MAX9278/MAX9282                                                              3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and LVDS Output
General Description                                               Benefits and Features
The MAX9278/MAX9282 gigabit multimedia serial link                ● Ideal for High-Definition Video Applications
(GMSL) deserializers receive data from a GMSL serializer             • 104MHz High-Bandwidth Mode Supports
over 50Ω coax or 100Ω shielded twisted-pair (STP) cable                 1920 x 720p/60Hz Display with 24-Bit Color
and output deserialized data on 3 of 4 data-lane LVDS                • Works with Low-Cost 50Ω Coax Cable and FAKRA
outputs (oLDI).                                                         Connectors or 100Ω STP
The MAX9282 has HDCP content protection but other-                   • Equalization Allows 15m Cable at Full Speed
wise is the same as the MAX9278. The deserializers pair              • Up to 192kHz Sample Rate and 32-Bit Sample
with any GMSL serializer capable of coax output. When                   Depth for 7.1 Channel HD Audio
programmed for STP input, they are backward compatible               • Audio Clock from Audio Source or Audio Sink
with any GMSL serializer.                                            • Color Lookup Table for Gamma Correction
The audio channel supports L-PCM I2S stereo and up to                • CNTL[3:0] Control Outputs
eight channels of L-PCM in TDM mode. Sample rates of              ● Multiple Data Rates for System Flexibility
32kHz to 192kHz are supported with sample depth up to                • Up to 3.12Gbps Serial-Bit Rate
32 bits.                                                             • 6.25MHz to 104MHz Pixel Clock
The embedded control channel operates at 9.6kbps                     • 9.6kbps to 1Mbps Control Channel in UART,
to 1Mbps in UART-to-UART and UART-to-I2C modes,                         UART-to-UART, UART-to-I2C, or I2C-to-I2C
and up to 1Mbps in I2C-to-I2C mode. Using the control                   Modes with Clock Stretch Capability
channel, a µC can program serializer, deserializer, and           ● Reduces EMI and Shielding Requirements
peripheral device registers at any time, independent of              • Programmable Spread Spectrum Reduces EMI
video timing, and manage HDCP operation (MAX9282).                   • Tracks Spread Spectrum on Input
Two GPIO ports are included, allowing display power-                 • High-Immunity Mode for Maximum Control-
up and switching of the backlight among other uses. A                   Channel Noise Rejection
continuously sampled GPI input supports touch-screen              ● Peripheral Features for System Power-Up and
controller interrupt requests in display applications.               Verification
For use with longer cables, the deserializers have a                 • Built-In PRBS Tester for BER Testing of the Serial
programmable cable equalizer. Programmable spread                       Link
spectrum is available on the LVDS output. The serial input           • Programmable Choice of Nine Default Device
and LVDS output meet ISO 10605 and IEC 61000-4-2                        Addresses
ESD standards. The core supply is 3.0V to 3.6V and the               • Two Dedicated GPIO Ports
I/O supply is 1.7V to 3.6V.                                          • Dedicated “Up/Down” GPI for Touch-Screen
The devices are in lead-free, 48-pin, 7mm x 7mm                         Interrupt and Other Uses
TQFN and side-wettable TQFN (SWTQFN) packages                        • Remote/Local Wake-Up from Sleep Mode
with exposed pad and 0.5mm lead pitch.                            ● Meets Rigorous Automotive and Industrial
                                                                     Requirements
Applications                                                         • -40°C to +105°C Operating Temperature
● High-Resolution Automotive Navigation                              • ±8kV Contact and ±15kV Air ISO 10605 and
● Rear-Seat Infotainment                                                IEC 61000-4-2 ESD Protection
● Megapixel Camera Systems
Simplified Diagram
            oLDI VIDEO/                     oLDI VIDEO/           Ordering Information appears at end of data sheet.
              AUDIO                           AUDIO
                        GMSL       MAX9278/             720p
         µC
                      SERIALIZER    MAX9282           DISPLAY
                I2C                            I2C
19-6881; Rev 3; 7/19


MAX9278/MAX9282                                                                                                 3.12Gbps GMSL Deserializers
                                                                                           for Coax or STP Input and LVDS Output
Functional Diagram
                                                                                                                                                   MAX9278/
  TXCLKOUT+/-                                                        SSPLL                    CLKDIV                             CDRPLL
                                                                                                                                                   MAX9282
                        7x PLL
                                                                                        (MAX9282 ONLY)
                                                                                                                                                                CX/TP
                                                                           RGB
                                      RGB[17:0]                                                HDCP
     TXOUT0+/-
                                                                                            DECRYPT
                                                              VIDEO
                                                                                                                                                                 IN+
                                          HS                               HS                                                   SERIAL TO          CML RX
                                          VS                               VS                                                   PARALLEL           AND EQ        IN-
     TXOUT1+/-                                                SYNC
                                          DE                               DE
                      PARALLEL
                                      RGB[23:18]
                       TO LVDS
                                    (4-CH or 9b10b)
                                                                                           HDCP       HDCP      8b/10b OR 9b10b
     TXOUT2+/-
                                                                                           KEYS      CONTROL
                                    RES/CNTL1                  FIFO
                                       (4-CH)                              CNTL1/RES,                               DECODE/
                                                                           CNTL2 (4CH)                           DESCRAMBLE                  TX
     TXOUT3+/-
                                                           CONTROL
                                                                           CNTL[3:0]
                      CNTL1 (4-CH)                           (9b10b)
                                                                            (9b10b)
        CNTL1         CNTL1 (9b10b)                                                                                                 REVERSE
                      CNTL2 (4-CH)                                        ACB                   HDCP                                CONTROL
                                                            I2S/TDM                                                                 CHANNEL
                                                                                              DECRYPT
        CNTL2         CNTL2 (9b10b)
                                                                          FCC
                       CNTL0, CNTL3 (9b10b)
 CNTL0, CNTL3
                                                                                                                                                                CDS
                                                                                                                                                                DRS
                   DATA DESCRIPTION                                                                                                    CONTROL                  HIM
                      REGISTERS                                                          UART/I2C
                                                                                                                    LOCK   ERR      PWDN BWS MS   ADD[1:0] SSEN
                INTOUT                                                                    TX/     RX/    I2CSEL
                                          MCLK      SD/HIM      WS    SCK     GPI GPIO_
                                                                                          SCL     SDA
www.maximintegrated.com                                                                                                                        Maxim Integrated │ 2


MAX9278/MAX9282                                                                                                 3.12Gbps GMSL Deserializers
                                                                                         for Coax or STP Input and LVDS Output
                                                           TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
   Register Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
   Output Bit Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   High-Bandwidth Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Audio Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Audio Channel Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Audio Channel Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
      Additional MCLK Output for Audio Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
      Audio Output Timing Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
   Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
   Control Channel and Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
      UART Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
      Interfacing Command-Byte-Only I2C Devices with UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
      UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
      Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
      Bus Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
      Format for Writing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
      Format for Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
      I2C Communication with Remote-Side Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
   Line Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 3


MAX9278/MAX9282                                                                                                3.12Gbps GMSL Deserializers
                                                                                        for Coax or STP Input and LVDS Output
                                           TABLE OF CONTENTS (continued)
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
   Manual Programming of the Spread-Spectrum Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
   HS/VS/DE Tracking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Serial Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Coax Splitter Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Cable Type Configuration Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Color Lookup Tables  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      Programming and Verifying LUT Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      LUT Color Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      LUT Bit Width  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      Recommended LUT Program Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
   High-Immunity Reverse Control-Channel Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
   Sleep Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
   Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
   Configuration Link  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
Link Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
High-Bandwidth Digital Content Protection (HDCP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
   Encryption Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
   Synchronization of Encryption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
   Repeater Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
HDCP Authentication Procedures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
   HDCP Protocol Summary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
      Example Repeater Network—Two µCs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
   Detection and Action Upon New Device Connection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   Notification of Start of Authentication and Enable of Encryption to Downstream Links . . . . . . . . . . . . . . . . . . . . .  59
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
   Self PRBS Test  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Error Checking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   ERR Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Auto Error Reset  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Dual µC Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Changing the Clock Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Fast Detection of Loss of Synchronization  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Providing a Frame Sync (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Software Programming of the Device Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   3-Level Configuration Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
www.maximintegrated.com                                                                                                                                 Maxim Integrated │ 4


MAX9278/MAX9282                                                                                                3.12Gbps GMSL Deserializers
                                                                                         for Coax or STP Input and LVDS Output
                                            TABLE OF CONTENTS (continued)
   Compatibility with Other GMSL Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Key Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   HS/VS/DE Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   WS/SCK Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   GPIOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   Choosing I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   AC-Coupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   Selection of AC-Coupling Capacitors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
   Power-Supply Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
   Cables and Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Chip Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
                                                                LIST OF FIGURES
Figure 1. Reverse Control-Channel Output Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 2. Test Circuit for Differential Input Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 3. Test Circuit for Single-Ended Input Measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 4. LVDS Output Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 5. Worst-Case Pattern Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 6. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 7. Parallel Clock Output Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 8. Output Pulse Positions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 9. Enable and Disable Time Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 10. LVDS Enable and Disable Time  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 11. Deserializer Delay  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 12. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 13. Lock Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 5


MAX9278/MAX9282                                                                                            3.12Gbps GMSL Deserializers
                                                                                    for Coax or STP Input and LVDS Output
                                            LIST OF FIGURES (continued)
Figure 14. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 15. Output I2S Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 16. LVDS Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 17. LVDS Clock and Bit Assignment  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 18. 24-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 19. 32-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 20. High-Bandwidth Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 21. Audio Channel Input Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 22. 8-Channel TDM (24-Bit Samples, Padded with Zeros) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 23. 6-Channel TDM (24-Bit Samples, No Padding)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 24. Stereo I2S (24-Bit Samples, Padded with Zeros) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 25. Stereo I2S (16-Bit Samples, No Padding) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 26. Audio Channel Output Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 27. GMSL UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 28. GMSL UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 29. Sync Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 30. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 31. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)  . . . . . . . . 37
Figure 32. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)  . . . . . . . . 38
Figure 33. START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Figure 34. Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Figure 35. Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 36. Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 37. Format for I2C Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Figure 38. Format for Write to Multiple Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Figure 39. Format for I2C Read  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Figure 40. 2:1 Coax Splitter Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Figure 41. Coax Connection Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Figure 42. LUT Dataflow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Figure 43. State Diagram, CDS = Low (Display Application) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Figure 44. State Diagram, CDS = High (Camera Application) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 45. Example Network with One Repeater and Two µCs (Tx = GMSL Serializer’s, Rx = Deserializer’s) . . . . . 56
Figure 46. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 47. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 48. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
www.maximintegrated.com                                                                                                                             Maxim Integrated │ 6


MAX9278/MAX9282                                                                                         3.12Gbps GMSL Deserializers
                                                                                 for Coax or STP Input and LVDS Output
                                                          LIST OF TABLES
Table 1. Device Address Defaults (Register 0x00, 0x01) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Table 2. Output Map (See Figure 16 and Figure 17)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 3. Data-Rate Selection Table  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 4. Maximum Audio WS Frequency (kHz) for Various TXCLKOUT Frequencies  . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 5. fSRC Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 6. I2C Bit Rate Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Table 7. Cable Equalizer Boost Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 8. Output Spread . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 9. Modulation Coefficients and Maximum SDIV Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 10. Configuration Input Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Table 11. Pixel Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 12. Reverse Control-Channel Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Table 13. Fast High-Immunity Mode Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Table 14. Startup Procedure for Video-Display Applications (CDS = Low) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Table 15. Startup Procedure for Image-Sensing Applications (CDS = High) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 16. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a Repeater)
           —First Part of the HDCP Authentication Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Table 17. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption is Enabled . . . . . . . . . . . . 54
Table 18. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After Encryption is Enabled  . . . . 55
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)
           —First and Second Parts of the HDCP Authentication Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Table 20. MAX9278/MAX9282 Feature Compatibility  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Table 21. Additional Supply Current from HDCP (MAX9282 Only)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Table 22. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Table 23. Register Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Table 24. HDCP Register Table (MAX9282 Only)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
www.maximintegrated.com                                                                                                                          Maxim Integrated │ 7


MAX9278/MAX9282                                                                                                           3.12Gbps GMSL Deserializers
                                                                                                    for Coax or STP Input and LVDS Output
Absolute Maximum Ratings (Note 1)
AVDD to EP...........................................................-0.5V to +3.9V                   Continuous Power Dissipation (TA = +70°C)
DVDD to EP..........................................................-0.5V to +3.9V                        TQFN/SWTQFN (derate 47.6mW/°C
IOVDD to EP.........................................................-0.5V to +3.9V                        above +70°C).............................................................3200mW
IN+, IN- to EP........................................................-0.5V to +1.9V                  Operating Temperature Range.......................... -40°C to +105°C
TXOUT_, TCLKOUT_ to EP..................................-0.5V to +3.9V                                Junction Temperature.......................................................+150°C
All Other Pins to EP.............................-0.5V to (VIOVDD + 0.5V)                             Storage Temperature Range............................. -65°C to +150°C
IN+, IN- Short Circuit to Ground or Supply................Continuous                                  Lead Temperature (soldering, 10s).................................. +300°C
                                                                                                      Soldering Temperature (reflow)........................................+260°C
Note 1: EP connected to PCB ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics (Note 2)
TQFN/SWTQFN
    Junction-to-Ambient Thermal Resistance (θJA)...........25°C/W
    Junction-to-Case Thermal Resistance (θJC)..................1°C/W
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
             board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
DC Electrical Characteristics
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 3)
                 PARAMETER                           SYMBOL                                  CONDITIONS                                    MIN          TYP           MAX           UNITS
 SINGLE-ENDED INPUTS (GPI, CDS, HIM, EQS, PWDN, OEN, I2CSEL, MS, SSEN, DRS, WS, SCK)
                                                                                                                                         0.65 x
 High-Level Input Voltage                               VIH1                                                                                                                          V
                                                                                                                                        VIOVDD
                                                                                                                                                                     0.35 x
 Low-Level Input Voltage                                VIL1                                                                                                                          V
                                                                                                                                                                    VIOVDD
 Input Current                                          IIN1           VIN = 0V to VIOVDD                                                  -10                         +20            µA
 SINGLE-ENDED OUTPUTS (MCLK, WS, SCK, SD, CNTL_, INTOUT)
                                                                                                                                        VIOVDD
                                                                                               DCS = 0
                                                                                                                                          - 0.3
 High-Level Output Voltage                             VOH1            IOUT = -2mA                                                                                                    V
                                                                                                                                        VIOVDD
                                                                                               DCS = 1
                                                                                                                                          - 0.2
                                                                                               DCS = 0                                                                  0.3
 Low-Level Output Voltage                              VOL1            IOUT = 2mA                                                                                                     V
                                                                                               DCS = 1                                                                  0.2
                                                                       VO = 0V,                VIOVDD = 3.0V to 3.6V                        15           25             39
                                                                       DCS = 0                 VIOVDD = 1.7V to 1.9V                         3            7             13
 Output Short-Circuit Current                            IOS                                                                                                                         mA
                                                                       VO = 0V,                VIOVDD = 3.0V to 3.6V                        20           35             63
                                                                       DCS = 1                 VIOVDD = 1.7V to 1.9V                         5           10             21
www.maximintegrated.com                                                                                                                                           Maxim Integrated │ 8


MAX9278/MAX9282                                                                     3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and LVDS Output
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 3)
           PARAMETER                SYMBOL                    CONDITIONS                       MIN    TYP       MAX     UNITS
 OPEN-DRAIN INPUT/OUTPUT (GPIO0, GPIO1, RX/SDA, TX/SCL, ERR, LOCK)
                                                                                              0.7 x
 High-Level Input Voltage             VIH2                                                                                 V
                                                                                             VIOVDD
                                                                                                                0.3 x
 Low-Level Input Voltage               VIL2                                                                                V
                                                                                                              VIOVDD
                                                                    RX/SDA, TX/SCL            -100               +5
 Input Current                         IIN2     (Note 4)                                                                  µA
                                                                    LOCK, ERR, GPIO_           -80               +5
                                                                    VIOVDD = 1.7V to 1.9V                        0.4
 Low-Level Output Voltage             VOL2      IOUT = 3mA                                                                 V
                                                                    VIOVDD = 3.0V to 3.6V                        0.3
 Input Capacitance                     CIN      Each pin (Note 5)                                                 10      pF
 OUTPUT FOR REVERSE CONTROL CHANNEL (IN+, IN-)
                                                Forward channel     Legacy reverse control-
 Differential High Output Peak                                                                  30                60
                                     VRODH      disabled,           channel mode                                          mV
 Voltage (VIN+) - (VIN-)
                                                Figure 1            High immunity mode          50              100
                                                Forward channel     Legacy reverse control-
 Differential Low Output Peak                                                                  -60               -30
                                     VRODL      disabled,           channel mode                                          mV
 Voltage (VIN+) - (VIN-)
                                                Figure 1            High immunity mode        -100               -50
                                                                    Legacy reverse control-
 Single-Ended High Output Peak                  Forward channel                                 30                60
                                     VROSH                          channel mode                                          mV
 Voltage                                        disabled
                                                                    High immunity mode          50              100
                                                                    Legacy reverse control-
 Single-Ended Low Output Peak                   Forward channel                                -60               -30
                                     VROSL                          channel mode                                          mV
 Voltage                                        disabled
                                                                    High immunity mode        -100               -50
 DIFFERENTIAL INPUTS (IN+, IN-)
                                                            Activity detector medium
                                                                                                                  60
 Differential High Input Threshold                          threshold, (0x0B D[6:5] = 01)
                                     VIDH(P)    Figure 2                                                                  mV
 (Peak) Voltage (VIN+) - (VIN-)                             Activity detector low threshold,
                                                                                                                47.5
                                                            (0x0B D[6:5] = 00)
                                                            Activity detector medium
                                                                                               -60
 Differential Low Input Threshold                           threshold, (0x0B D[6:5] = 01)
                                     VIDL(P)    Figure 2                                                                  mV
 (Peak) Voltage (VIN+) - (VIN-)                             Activity detector medium
                                                                                              -47.5
                                                            threshold, (0x0B D[6:5] = 00)
 Input Common-Mode Voltage
                                      VCMR                                                       1     1.3       1.6       V
 ((VIN+) + (VIN-))/2
www.maximintegrated.com                                                                                     Maxim Integrated │ 9


MAX9278/MAX9282                                                                   3.12Gbps GMSL Deserializers
                                                                    for Coax or STP Input and LVDS Output
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 3)
            PARAMETER               SYMBOL                     CONDITIONS                    MIN      TYP       MAX      UNITS
 Differential Input Resistance
                                        RIN                                                    80      100      130         Ω
 (Internal)
 SINGLE-ENDED INPUTS (IN+, IN-)
                                                Activity detector medium threshold,
                                                                                                                 43
 Single-Ended High Input                        (0x0B D[6:5] = 01)
                                     VISH(P)                                                                               mV
 Threshold (Peak) Voltage                       Activity detector low threshold,
                                                                                                                 33
                                                (0x0B D[6:5] = 00)
                                                Activity detector medium threshold,
                                                                                              -43
 Single-Ended Low Input                         (0x0B D[6:5] = 01)
                                     VISL(P)                                                                               mV
 Threshold (Peak) Voltage                       Activity detector medium threshold,
                                                                                              -33
                                                (0x0B D[6:5] = 00)
 Input Resistance (Internal)             RI                                                    40       50       65         Ω
 THREE-LEVEL LOGIC INPUTS (BWS, ADD_, CX/TP)
                                                                                             0.7 x
 High-Level Input Voltage               VIH                                                                                 V
                                                                                           VIOVDD
                                                                                                                0.3 x
 Low-Level Input Voltage                VIL                                                                                 V
                                                                                                              VIOVDD
 Mid-Level Input Current               IINM     (Note 6)                                      -10                10        µA
 Input Current                           IIN                                                 -150               150        µA
 LVDS OUTPUTS (TXOUT_, TXCLKOUT_ (Figure 4)
 Differential Output Voltage          VOD                                                    250                450        mV
 Change in VOS Between
                                     ΔVOD                                                                        25        mV
 Complementary Output States
 Output Offset Voltage                VOS                                                   1.125              1.375        V
 Cange in VOS Between
                                      ΔVOS                                                                       25        mV
 Complementary Output States
                                                                        3.5mA LVDS output    -7.5               +7.5
 Output Short-Circuit Current           IOS     VOUT = 0 or 3.6V                                                           mA
                                                                        7mA LVDS output       -15               +15
 Magnitude of Differential Output               3.5mA LVDS output                                                7.5
                                      IOSD                                                                                 mA
 Short-Circuit Current                          7mA LVDS output                                                  15
                                                Power-off or PWDN = low, VOUT+ = 0 or
 Output High-Impedance Current          IOZ                                                  -0.5               +0.5       µA
                                                3.6V, VOUT- = 0 or 3.6V
www.maximintegrated.com                                                                                     Maxim Integrated │ 10


MAX9278/MAX9282                                                                  3.12Gbps GMSL Deserializers
                                                                  for Coax or STP Input and LVDS Output
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 3)
           PARAMETER                SYMBOL                   CONDITIONS                      MIN      TYP       MAX      UNITS
 POWER SUPPLY
                                                BWS = low,    IAVDD + IDVDD, 2% spread
                                                                                                       162      190
                                                              enabled or disabled
                                                DRS = low,
                                                fTXCLKOUT =             VIOVDD = 3.6V                    9       10
                                                33.33MHz      IIOVDD
                                                                        V IOVDD  = 1.9V                4.8       5.1
                                                BWS = low,    IAVDD + IDVDD, 2% spread
 Total Supply Current (AVDD                                                                            240      280
                                                              enabled or disabled
                                                DRS = low,
 + DVDD + IOVDD) (Note 7)             IWCS                                                                                 mA
                                                fTXCLKOUT =             VIOVDD = 3.6V                    9       10
 (Worst-Case Pattern, Figure 5)                               IIOVDD
                                                104MHz                  VIOVDD = 1.9V                  4.8       5.1
                                                BWS = open, IAVDD + IDVDD, 2% spread                   178      210
                                                              enabled or disabled
                                                DRS = low,
                                                fTXCLKOUT =             VIOVDD = 3.6V                   10       11
                                                36.66MHz      IIOVDD
                                                                        V IOVDD  = 1.9V                5.3       5.6
                                                BWS = open, IAVDD + IDVDD, 2% spread                   258      300
                                                              enabled or disabled
                                                DRS = low,
                                                fTXCLKOUT =             VIOVDD = 3.6V                 11.5      12.5
                                                              IIOVDD
                                                104MHz                  V        = 1.9V                6.2       6.5
                                                                          IOVDD
                                                BWS = high, IAVDD + IDVDD, 2% spread                   175      210
 Total Supply Current (AVDD                                   enabled or disabled
                                                DRS = low,
 + DVDD + IOVDD) (Note 7)             IWCS                                                                                 mA
                                                fTXCLKOUT =             VIOVDD = 3.6V                 10.7      11.7
 (Worst-Case Pattern, Figure 5)                               IIOVDD
                                                33.33MHz                VIOVDD = 1.9V                  5.7        6
                                                BWS = high, IAVDD + IDVDD, 2% spread                   231      280
                                                              enabled or disabled
                                                DRS = low,
                                                fTXCLKOUT =             VIOVDD = 3.6V                   13      14.1
                                                              IIOVDD
                                                78MHz                   V        = 1.9V                  7       7.4
                                                                          IOVDD
 Sleep Mode Supply Current            ICCS                                                              64      300        µA
 Power-Down Current                   ICCZ      PWDN = GND                                              27      250        µA
 ESD PROTECTION
                                                Human Body Model, RD = 1.5kΩ,
                                                                                                        ±8
                                                CS = 100pF
                                                IEC 61000-4-2, RD =    Contact discharge               ±10
 IN+, IN- (Note 8)                   VESD       330Ω, CS = 150pF                                                           kV
                                                                       Air discharge                   ±12
                                                ISO 10605, RD = 2kΩ, Contact discharge                  ±8
                                                CS = 330pF             Air discharge                   ±15
www.maximintegrated.com                                                                                     Maxim Integrated │ 11


MAX9278/MAX9282                                                                  3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and LVDS Output
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 3)
           PARAMETER                SYMBOL                     CONDITIONS                    MIN      TYP       MAX      UNITS
                                                Human Body Model, RD = 1.5kΩ,
                                                                                                        ±8
                                                CS = 100pF
                                                IEC 61000-4-2, RD =    Contact discharge                ±8
 TXOUT_, TXCLKOUT_                    VESD      330Ω, CS = 150pF       Air discharge                   ±20                 kV
                                                ISO 10605, RD = 2kΩ, Contact discharge                  ±8
                                                CS = 330pF             Air discharge                   ±30
                                                Human Body Model, RD = 1.5kΩ,
 All Other Pins (Note 9)              VESD                                                              ±4                 kV
                                                CS = 100pF
AC Electrical Characteristics
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 10)
           PARAMETER                  SYMBOL                     CONDITIONS                     MIN      TYP     MAX      UNITS
 LVDS CLOCK OUTPUT (TXCLKOUT_)
                                                  BWS = low, DRS = high                         8.33             16.66
                                                  BWS = low, DRS = low                         16.66              104
                                                  BWS = mid, DRS = high                        18.33             36.66
 Clock Frequency                    fTXCLKOUT_                                                                             MHz
                                                  BWS = mid, DRS = low                         36.66              104
                                                  BWS = high, DRS = high                        6.25              12.5
                                                  BWS = high, DRS = low                         12.5               78
 I2C/UART PORT TIMING
 I2C/UART Bit Rate                                                                               9.6             1000      kbps
                                                  30% to 70%, CL = 10pF to 100pF, 1kΩ
 Output Rise Time                         tR                                                     20               150       ns
                                                  pullup to VIOVDD
                                                  70% to 30%, CL = 10pF to 100pF, 1kΩ
 Output Fall Time                          tF                                                    20               150       ns
                                                  pullup to VIOVDD
 I2C TIMING (Figure 6)
                                                  Low fSCL range:
                                                                                                 9.6              100
                                                  (I2CMSTBT = 010, I2CSLVSH = 10)
                                                  Mid fSCL range:
 SCL Clock Frequency                     fSCL                                                  > 100              400      kHz
                                                  (I2CMSTBT 101, I2CSLVSH = 01)
                                                  High fSCL range:
                                                                                               > 400             1000
                                                  (I2CMSTBT = 111, I2CSLVSH = 00)
                                                            Low                                  4.0
                                                  fSCL
 START Condition Hold Time             tHD:STA              Mid                                  0.6                        µs
                                                  range
                                                            High                                0.26
www.maximintegrated.com                                                                                     Maxim Integrated │ 12


MAX9278/MAX9282                                                                  3.12Gbps GMSL Deserializers
                                                                  for Coax or STP Input and LVDS Output
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 10)
           PARAMETER                 SYMBOL                     CONDITIONS                     MIN      TYP      MAX      UNITS
                                                           Low                                  4.7
                                                  fSCL
 Low Period of SCL Clock                tLOW               Mid                                  1.3                         µs
                                                  range
                                                           High                                 0.5
                                                           Low                                  4.0
                                                  fSCL
 High Period of SCL Clock              tHIGH               Mid                                  0.6                         µs
                                                  range
                                                           High                                0.26
                                                           Low                                  4.7
 Repeated START Condition                         fSCL
                                      tSU:STA              Mid                                  0.6                         µs
 Setup Time                                       range
                                                           High                                0.26
                                                           Low                                    0
                                                  fSCL
 Data Hold Time                       tHD:DAT              Mid                                    0                         µs
                                                  range
                                                           High                                   0
                                                           Low                                  250
                                                  fSCL
 Data Setup Time                      tSU:DAT              Mid                                  100                         µs
                                                  range
                                                           High                                  50
                                                           Low                                  4.0
                                                  fSCL
 Setup Time for STOP Condition        tSU:STO              Mid                                  0.6                         µs
                                                  range
                                                           High                                0.26
                                                           Low                                  4.7
                                                  fSCL
 Bus Free Time                          tBUF               Mid                                  1.3                         µs
                                                  range
                                                           High                                 0.5
                                                           Low                                                   3.45
                                                  fSCL
 Data Valid Time                      tVD:DAT              Mid                                                    0.9       µs
                                                  range
                                                           High                                                  0.45
                                                           Low                                                   3.45
                                                  fSCL
 Data Valid Acknowledge Time          tVD:ACK              Mid                                                    0.9       µs
                                                  range
                                                           High                                                  0.45
                                                           Low                                                    50
 Pulse Width of Spikes                            fSCL
                                         tSP               Mid                                                    50        ns
 Suppressed                                       range
                                                           High                                                   50
 Capacitive Load Each Bus Line            Cb                                                                     100        pF
www.maximintegrated.com                                                                                     Maxim Integrated │ 13


MAX9278/MAX9282                                                                    3.12Gbps GMSL Deserializers
                                                                     for Coax or STP Input and LVDS Output
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 10)
            PARAMETER                SYMBOL                       CONDITIONS                    MIN     TYP      MAX      UNITS
 SWITCHING CHARACTERISTICS
                                                  20% to 80%,        DCS = 1, CL = 10pF         0.5               3.1
                                                  DCS = 1,
 CNTL3–CNL0, MCLK Output                          CL = 10pF          DCS = 0, CL = 5pF          0.3               2.2
                                        tR, tF                                                                              ns
 Rise-and-Fall Time (Figure 7)                    20% to 80%,        VIOVDD = 1.7V to 1.9V      0.6               3.8
                                                  DCS = 0,
                                                  CL = 5pF           VIOVDD = 3.0V to 3.6V      0.4               2.4
 LVDS Output Rise Time                    tR      20% to 80%, RL = 100Ω                                  200      350       ps
 LVDS Output Fall Time                    tF      80% to 20%, RL = 100Ω                                  200      350       ps
                                                                                               N/7 x             N/7 x
                                                                                                        N/7 x
                                                                     fTXCLKOUT_ = 6.25MHz      tCLK -           tCLK +
                                                                                                        tCLK
                                                                                                400               400
                                                                                               N/7 x             N/7 x
                                                                                                        N/7 x
                                                                     fTXCLKOUT_ = 12.5MHz      tCLK -           tCLK +
                                                                                                        tCLK
                                                                                                250               250
                                                  N = 0 to 6,                                  N/7 x             N/7 x
 LVDS Output Pulse Position                                                                             N/7 x
                                      tPPOSN      tCLK = 1/          fTXCLKOUT_ = 33MHz        tCLK -            tCLK       ps
 (Figure 8)                                                                                             tCLK
                                                  fTXCLKOUT_                                    200               200
                                                                                               N/7 x             N/7 x
                                                                                                        N/7 x
                                                                     fTXCLKOUT_ = 78MHz        tCLK -           tCLK +
                                                                                                        tCLK
                                                                                                125               125
                                                                                               N/7 x             N/7 x
                                                                                                        N/7 x
                                                                     fTXCLKOUT_ = 104MHz       tCLK -           tCLK +
                                                                                                        tCLK
                                                                                                100               100
                                                  From last bit of the enable UART packet to
 LVDS Output Enable Time               tLVEN                                                                       50       µs
                                                  VOS = 1.25V (Figure 9, 10)
                                                  From last bit of the enable UART packet to
 LVDS Output Disable Time              tLVDS                                                                       50       µs
                                                  VOS = 0V (Figure 9, 10)
 Deserializer Delay                      tSD      (Note 11) Figure 11                            38                48     tPCLK
 Reverse Control-Channel Output                   No forward channel data transmission,
                                          tR                                                    180               400       ns
 Rise Time                                        Figure 1
 Reverse Control-Channel Output                   No forward channel data transmission,
                                          tF                                                    180               400       ns
 Fall Time                                        Figure 1
                                                  Deserializer GPI to serializer GPO (cable
 GPI-to-GPO Delay                      tGPIO                                                                      350       µs
                                                  delay not included), Figure 12
 Lock Time                             tLOCK      Figure 13                                                       3.6       ms
 Power-Up Time                           tPU      Figure 14                                                       9.4       ms
www.maximintegrated.com                                                                                     Maxim Integrated │ 14


MAX9278/MAX9282                                                                       3.12Gbps GMSL Deserializers
                                                                     for Coax or STP Input and LVDS Output
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 10)
           PARAMETER                  SYMBOL                       CONDITIONS                       MIN      TYP     MAX      UNITS
 I2S/TDM OUTPUT TIMING (Note 6)
                                                  tWS = 1/fWS,                                             1.2e-3   1.5e-3
                                                                      fWS = 48kHz or 44.1kHz
                                                  (cycle-to-                                                x tWS    x tWS
                                                  cycle), rising-                                          1.6e-3   2e-3 x
 WS Jitter                                tjWS                        fWS = 96kHz                                               ns
                                                  to-falling edge                                           x tWS     tWS
                                                  or falling-to-                                           1.6e-3   2e-3 x
                                                  rising edge         fWS = 192kHz
                                                                                                            x tWS     tWS
                                                                      nSCK = 16 bits,                      13e-3 x 16e-3 x
                                                  tSCK = 1/fSCK,      fWS = 48kHz or 44.1kHz                tSCK     tSCK
                                                  (cycle-to-          nSCK = 24 bits,                      39e-3 x 48e-3 x
 SCK Jitter (2-Channel I2S)             tjSCK1                                                                                  ns
                                                  cycle), rising-     fWS = 96kHz                           tSCK     tSCK
                                                  to-rising edge      nSCK = 32 bits,                       0.1 x   0.13 x
                                                                      fWS = 192kHz                          tSCK     tSCK
                                                                      nSCK = 16 bits,                      52e-3 x 64e-3 x
                                                  tSCK = 1/fSCK,      fWS = 48kHz or 44.1kHz                tSCK     tSCK
                                                  (cycle-to-          nSCK = 24 bits,                      156e-3   192e-3
 SCK Jitter (8-Channel TDM)             tjSCK2                                                                                  ns
                                                  cycle), rising-     fWS = 96kHz                          x tSCK   x tSCK
                                                  to-rising edge
                                                                      nSCK = 32 bits,                       0.4 x   0.52 x
                                                                      fWS = 192kHz                          tSCK     tSCK
 Audio Skew Relative to Video             tASK    Video and audio synchronized                             3 x tWS 4 x tWS      µs
                                                                      CL = 10pF, DCS = 1             0.3               3.1
 SCK, SD, WS Rise-and-Fall Time          tR, tF   20% to 80%                                                                    ns
                                                                      CL = 5pF, DCS = 0              0.4               3.8
 SD, WS Valid Time Before SCK                                                                      0.20 x   0.5 x
                                        tDVB1     tSCK = 1/fSCK, Figure 15                                                      ns
 (2-Channel I2S)                                                                                    tSCK    tSCK
 SD, WS Valid Time After SCK                                                                       0.20 x   0.5 x
                                         tDVA1    tSCK = 1/fSCK, Figure 15                                                      ns
 (2-Channel I2S)                                                                                    tSCK    tSCK
 SD, WS Valid Time Before SCK                                                                      0.20 x   0.5 x
                                        tDVB2     tSCK = 1/fSCK, Figure 15                                                      ns
 (8-Channel TDM)                                                                                    tSCK    tSCK
 SD, WS Valid Time After SCK                                                                       0.20 x   0.5 x
                                         tDVA2    tSCK = 1/fSCK, Figure 15                                                      ns
 (8-Channel TDM)                                                                                    tSCK    tSCK
Note 3: Limits are 100% production tested at TA = +25°C. Limits over the operating temperature range are guaranteed by design
          and characterization, unless otherwise noted.
Note 4: IIN MIN due to voltage drop across the internal pullup resistor.
Note 5: Not production tested. Guaranteed by design.
Note 6: To provide a mid level, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current
          must be less than ±10µA.
Note 7: IIOVDD not production tested. HDCP not enabled (MAX9282 only). See Table 21 for additional supply current when HDCP
          is enabled
Note 8: Specified pin to ground.
Note 9: Specified pin to all supply/ground.
Note 10: Not production tested, guaranteed by bench characterization.
Note 11: Measured in pixel clock bit times. tPCLK = 1/ x fTXCLKOUT_.
www.maximintegrated.com                                                                                         Maxim Integrated │ 15


MAX9278/MAX9282                                                                                         3.12Gbps GMSL Deserializers
                                                                                               for Coax or STP Input and LVDS Output
Typical Operating Characteristics
(VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C, unless otherwise noted.)
                                                    SUPPLY CURRENT                                                                              SUPPLY CURRENT
                                          vs. TXCLKOUT FREQUENCY (BWS = LOW)                                                          vs. TXCLKOUT FREQUENCY (BWS = OPEN)
                                                                                       toc01                                                                                        toc02
                              240                                                                                         260
                                          PRBS ON,                                                                                    PRBS ON,
                                                                                                                          250                                     EQ ON
                                         COAX MODE,                   EQ ON                                                          COAX MODE,
                              220          SS OFF,                                                                        240          SS OFF,
                                          HDCP ON                                                                                     HDCP ON
                                                                                                                          230
                              200
        SUPPLY CURRENT (mA)                                                                         SUPPLY CURRENT (mA)
                                                                                                                          220
                              180                                                                                         210
                                                                                                                          200
                              160
                                                                                                                          190
                                                                                                                          180
                              140
                                                                                                                          170
                                                           EQ OFF                                                                                                 EQ OFF
                              120                                                                                         160
                                    5     15    25   35    45   55   65    75   85    95 105                                    15         30     45         60        75     90      105
                                                     TXCLKOUT FREQUENCY (MHz)                                                                    TXCLKOUT FREQUENCY (MHz)
                                                    SUPPLY CURRENT                                                                              SUPPLY CURRENT
                                          vs. TXCLKOUT FREQUENCY (BWS = HIGH)                                                         vs. TXCLKOUT FREQUENCY (BWS = LOW)
                                                                                       toc03                                                                                        toc04
                              230                                                                                         240
                                          PRBS ON,                                                                                                            ALL SPREAD
                              220                               EQ ON                                                                 PRBS ON,
                                         COAX MODE,                                                                                                             VALUES
                                                                                                                          220        COAX MODE,
                                           SS OFF,
                              210                                                                                                     HDCP ON
                                          HDCP ON
                              200                                                                                         200
        SUPPLY CURRENT (mA)                                                                         SUPPLY CURRENT (mA)
                              190
                                                                                                                          180
                              180
                              170                                                                                         160
                              160
                                                                           EQ OFF                                         140
                              150
                              140                                                                                         120
                                    5           20         35        50         65        80                                    5     15    25   35    45    55   65    75   85    95 105
                                                     TXCLKOUT FREQUENCY (MHz)                                                                    TXCLKOUT FREQUENCY (MHz)
                                                    SUPPLY CURRENT                                                                              SUPPLY CURRENT
                                          vs. TXCLKOUT FREQUENCY (BWS = OPEN)                                                         vs. TXCLKOUT FREQUENCY (BWS = HIGH)
                                                                                       toc05                                                                                        toc06
                              260                                                                                         230
                                          PRBS ON,               ALL SPREAD                                                           PRBS ON,              ALL SPREAD
                              250                                                                                         220
                                           COAX                    VALUES                                                            COAX MODE,               VALUES
                              240          MODE,                                                                                      HDCP ON
                                                                                                                          210
                                          HDCP ON
                              230
                                                                                                                          200
        SUPPLY CURRENT (mA)                                                                         SUPPLY CURRENT (mA)
                              220
                                                                                                                          190
                              210
                                                                                                                          180
                              200
                                                                                                                          170
                              190
                              180                                                                                         160
                              170                                                                                         150
                              160                                                                                         140
                                    15         30     45        60        75     90      105                                    5           20         35         50         65        80
                                                     TXCLKOUT FREQUENCY (MHz)                                                                    TXCLKOUT FREQUENCY (MHz)
www.maximintegrated.com                                                                                                                                                       Maxim Integrated │ 16


MAX9278/MAX9282                                                                                                                                   3.12Gbps GMSL Deserializers
                                                                                                                                         for Coax or STP Input and LVDS Output
Typical Operating Characteristics (continued)
(VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C, unless otherwise noted.)
                                           OUTPUT SPECTURM                                                                                                                                        OUTPUT SPECTURM
                                       vs. TXCLKOUT FREQUENCY                                                                                                                                 vs. TXCLKOUT FREQUENCY
                                            (VARIOUS SPREAD)                                                                                                                                       (VARIOUS SPREAD)
                                                                                toc07                                                                                                                                                    toc08
                             10                                                                                                                                                   10
                                                          fTXCLKOUT = 33.3MHz                                                                                                                                          fTXCLKOUT = 66.6MHz
                              0                                                                                                                                                    0
                                     0% SPREAD                                                                                                                                               0% SPREAD
                             -10                                                                                                                                                 -10
                             -20                                                                                                                                                 -20
        OUTPUT POWER (dBm)                                                                                                                                 OUTPUT POWER (dBm)
                             -30                                                                                                                                                 -30
                             -40                                                                                                                                                 -40
                             -50                                                                                                                                                 -50
                             -60                                                                                                                                                 -60
                             -70                                                                                                                                                 -70
                             -80                                                                                                                                                 -80
                                                    2% SPREAD 4% SPREAD                                                                                                                                      2% SPREAD 4% SPREAD
                             -90                                                                                                                                                 -90
                                   31 31.5 32 32.5 33 33.5 34 34.5 35 35.5                                                                                                              62    63   64   65   66   67     68   69    70   71
                                                 TXCLKOUT FREQUENCY (MHz)                                                                                                                                TXCLKOUT FREQUENCY (MHz)
                                                                                                                   MAXIMUM TXCLKOUT FREQUENCY
                                                                                                                 vs. COAX CABLE LENGTH (BER ≤ 10-10)
                                                                                                                                                                                toc09
                                                                                                           120
                                                                                                           100
                                                                                                            80           OPTIMUM
                                                                                TXCLKOUT FREQUENCY (MHz)
                                                                                                                          PE/EQ
                                                                                                            60
                                                                                                                      NO PE/EQ
                                                                                                            40
                                                                                                                      NO PE,
                                                                                                                     10.7dB EQ
                                                                                                            20       BER CAN BE AS LOW AS 10-12 FOR
                                                                                                                     CABLE LENGTHS LESS THAN 15m
                                                                                                             0
                                                                                                                 0         5        10      15        20                          25
                                                                                                                                 CABLE LENGTH (m)
www.maximintegrated.com                                                                                                                                                                                                            Maxim Integrated │ 17


MAX9278/MAX9282                                                                                          3.12Gbps GMSL Deserializers
                                                                                                for Coax or STP Input and LVDS Output
Pin Configuration
                                                    TXOUT0+             TXOUT1+                          TXOUT2+   TXCLKOUT-   TXCLKOUT+             TXOUT3+
                            TOP VIEW
                                          TXOUT0-             TXOUT1-             AVDD   OEN   TXOUT2-                                     TXOUT3-
                                            36        35 34              33        32    31     30 29                28          27          26       25
                            INTOUT   37                                                                                                                        24 CNTL3
                            I2CSEL   38                                                                                                                        23 AVDD
                             IOVDD   39                                                                                                                        22 CNTL0
                              ADD0   40                                                                                                                        21 IOVDD
                              ADD1   41                                                                                                                        20 CNTL2
                              LOCK   42                                                 MAX9278                                                                19 CNTL1
                                                                                        MAX9282
                               ERR   43                                                                                                                        18 SD
                                MS   44                                                                                                                        17 SCK
                              SSEN   45                                                                                                                        16 WS
                               DRS   46                                                                                                                        15 PWDN
                                                                                                                                     EP
                             AVDD    47               +                                                                                                        14 TX/SCL
                             CX/TP   48                                                                                                                        13 RX/SDA
                                             1         2         3         4       5      6       7         8         9           10         11        12
                                          BWS                                                                                              DVDD
                                                    GPI       CDS
                                                                        GPIO0     AVDD
                                                                                         IN+   IN-       HIM       EQS
                                                                                                                               GPIO1                 MCLK
                                                                            TQFN/SWTQFN
                                                                             (7mm x 7mm)
Pin Description
  PIN         NAME                                                                                                  FUNCTION
                          Three-Level Bus Width Select Input. Set BWS to the same level on both sides of the serial link. Set
    1          BWS        BWS = low for 3-channel mode. Set BWS = high for 4-channel mode. Set BWS = open for high-
                          bandwidth mode.
    2          GPI        General-Purpose Input with Internal Pulldown to EP. The serializer GPO (or INT) output follows GPI.
                          Control Channel Direction Select Input with Internal Pulldown to EP. Set CDS = high when a control-
    3          CDS        channel master μC is connected at the deserializer. set CDS = low when a control-channel master μC
                          is connected at the serializer.
    4         GPIO0       Open-Drain, General-Purpose Input/Output with Internal 60kΩ Pullup to IOVDD
 5, 23,                   3.3V Analog Power Supply. Bypass AVDD to EP with 0.1µF and 0.001µF capacitors as close as
              AVDD
 32, 47                   possible to the device with the smaller capacitor closest to AVDD.
    6           IN+       Noninverting Coax/Twisted-Pair Serial Input
    7           IN-       Inverting Coax/Twisted-Pair Serial Input
                          High-Immunity Mode Input with Internal Pulldown to EP. Default HIGHIMM bit value is latched at power-
                          up or when resuming from power-down mode (PWDN = low) and is active-high. HIGHIMM can be
    8          HIM
                          programmed to a different value after power-up. HIGHIMM in the serializer must be set to the same
                          value.
www.maximintegrated.com                                                                                                                                                    Maxim Integrated │ 18


MAX9278/MAX9282                                                                3.12Gbps GMSL Deserializers
                                                                for Coax or STP Input and LVDS Output
Pin Description (continued)
  PIN          NAME                                                     FUNCTION
                        Equalizer Select Input with Internal Pulldown to EP. The state of EQS is latched at power-up or when
    9           EQS     resuming from power-down mode (PWDN = low). EQS = low selects 10.7dB boost. EQS = high selects
                        5.7dB boost.
   10         GPIO1     Open-Drain, General-Purpose Input/Output with Internal 60kΩ Pullup to IOVDD
                        3.3V Digital Power Supply. Bypass DVDD to EP with 0.1µF and 0.001µF capacitors as close as
   11          DVDD
                        possible to the device with the smaller value capacitor closest to DVDD.
   12          MCLK     Master Clock Output. See the Additional MCLK Output for Audio Applications section.
                        UART Receive/I2C Serial-Data Input/Output with Internal 30kΩ Pullup to IOVDD. Function is
                        determined by the state of I2CSEL at power-up. RX/SDA has an open-drain driver and requires a
   13         RX/SDA    pullup resistor.
                        RX: Input of the serializer’s UART.
                        SDA: Data input/output of the serializer’s I2C master/slave.
                        UART Transmit/I2C Serial-Clock Input/Output with Internal 30kΩ Pullup to IOVDD. Function is
                        determined by the state of I2CSEL at power-up. TX/SCL has an open-drain driver and requires a pullup
   14         TX/SCL    resistor.
                        TX: Output of the serializer’s UART.
                        SCL: Clock input/output of the serializer’s I2C master/slave.
                        Active-Low, Power-Down Input with Internal Pulldown to EP. Set PWDN low to enter power-down mode
   15         PWDN
                        to reduce power consumption.
                        I2S/TDM Word-Select Input/Output. Powers up as an I2S output (deserializer-provided clock). Set
   16           WS      AUDIOMODE bit = 1 to change WS to an input with internal pulldown to GND and supply WS externally
                        (system provided clock).
                        I2S/TDM Serial-Clock Input/Output. Powers up as an I2S output (deserializer-provided clock). Set
   17           SCK     AUDIOMODE bit = 1 to change SCK to an input with internal pulldown to GND and supply SCK
                        externally (system provided clock).
                        I2S/TDM Serial-Data Output. Disable I2S/TDM encoding to serial data to use SD as an additional
   18            SD     control/data output valid on the selected edge of TXCLKOUT_. Encrypted when HDCP is enabled
                        (MAX9282 only).
                        Auxiliary Control-Signal Output. CNTL1 remains high impedance in 24-bit mode (BWS = low)
   19         CNTL1     CNTL1 used only in 32-bit or high-bandwidth mode (BWS = high or open). CNTL1 not encrypted when
                        HDCP is enabled (MAX9282 only)
                        Auxiliary Control-Signal Output. CNTL2 remains high impedance in 24-bit mode (BWS = low). CNTL2
   20         CNTL2     used only in 32-bit or high-bandwidth mode (BWS = high or open). CNTL2 not encrypted when HDCP
                        is enabled (MAX9282 only).
                        I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1µF and 0.001µF
 21, 39       IOVDD
                        capacitors as close as possible to the device with the smallest value capacitor closest to IOVDD.
                        Auxiliary Control-Signal Output. CNTL0: Used only in high-bandwidth mode (BWS = open). CNTL0 not
   22         CNTL0
                        encrypted when HDCP is enabled (MAX9282 only).
                        Auxiliary Control-Signal Output. CNTL3: Used only in high-bandwidth mode (BWS = open). CNTL3 not
   24         CNTL3
                        encrypted when HDCP is enabled (MAX9282 only).
www.maximintegrated.com                                                                                     Maxim Integrated │ 19


MAX9278/MAX9282                                                                 3.12Gbps GMSL Deserializers
                                                                 for Coax or STP Input and LVDS Output
Pin Description (continued)
  PIN          NAME                                                    FUNCTION
 25, 26,
            TXOUT_+,    LVDS Data Output. Output use depends on BWS pin setting (Table 3). Certain data bits encrypted
 29, 30,
             TXOUT_-    when HDCP is enabled (MAX9282 only).
 33–36
           TXCLKOUT+,
 27, 28                 LVDS Clock Output
           TXCLKOUT-
                        CMOS Output-Enable Input with Internal Pulldown to EP. Set OEN high to enable MCLK, CNTL0,
   31           OEN
                        CNTL3, and INTOUT. Set OEN = low to put MCLK CNTL0, CNTL3, and INTOUT into high impedance.
                        A/V Status Register Interrupt Output. Indicates new data in the A/V status registers. INTOUT is reset
   37         INTOUT
                        when the A/V status registers are read.
                        I2C Select. Control-channel interface protocol select input with internal pulldown to EP. Set I2CSEL =
   38         I2CSEL
                        high to select I2C-to-I2C interface. Set I2CSEL = low to select UART-to-UART or UART-to-I2C interface.
                        Three-Level Address Selection Input with Internal Pulldown to EP. The state of ADD0 is latched at
   40          ADD0
                        power-up or when resuming from power-down mode (PWDN = low). See Table 1.
                        Three-Level Address Selection Input with Internal Pulldown to EP. The state of ADD1 is latched at
   41          ADD1
                        power-up or when resuming from power-down mode (PWDN = low). See Table 1.
                        Open-Drain Lock Output with Internal 30kΩ Pullup to IOVDD. LOCK = high indicates that PLLs are
   42          LOCK     locked with correct serial-word-boundary alignment. LOCK = low indicates that PLLs are not locked or
                        an incorrect serial-word-boundary alignment. LOCK is high when PWDN = low.
                        Error Output. Open-drain data error detection and/or correction indication output with internal 30kΩ
   43           ERR
                        pullup to IOVDD. ERR is high when PWDN is low.
                        Mode Select with Internal Pulldown to EP. MS sets the control-link mode when CDS = high. Set MS =
   44           MS      low to select base mode. Set MS = high to select bypass mode. MS sets the power-up state when CDS
                        = low (see Figure 41).
                        Spread-Spectrum Enable Input with Internal Pulldown to EP (Default). The state of SSEN is latched at
                        power-up or when resuming from power-down mode (PWDN = low). Set SSEN = high for 2% spread
   45          SSEN
                        spectrum on the LVDS and control outputs. Set SSEN = low to use the LVDS and control outputs
                        without spread spectrum.
                        Data-Rate Select Input with Internal Pulldown to EP (Default). The state of DRS is latched at power-
   46           DRS     up or when resuming from power-down mode (PWDN = low). Set DRS = high for slow TXCLKOUT_
                        frequencies (Table 4). Set SSEN = low for fast TXCLKOUT_ frequencies.
   48          CX/TP    Three-Level Coax/Twisted-Pair Select Input. See Table 10 for function.
                        Exposed Pad. EP is internally connected to device ground. MUST connect EP to the PCB ground plane
   —             EP
                        through an array of vias for proper thermal and electrical performance.
www.maximintegrated.com                                                                                      Maxim Integrated │ 20


MAX9278/MAX9282                                                                                          3.12Gbps GMSL Deserializers
                                                                                     for Coax or STP Input and LVDS Output
                                                                                                                    RL/2
                                                                                                    IN+
                                                          MAX9278
                                                          MAX9282
                                                                                                             VOD
                                                                             REVERSE
                                                               CONTROL-CHANNEL                                                      VCMR
                                                                                                     IN-
                                                                       TRANSMITTER                                  RL/2
                                            IN+                                                                   IN-
         VCMR
                                             IN-                                                                 IN+
                  VROH
                                    0.9 x VROH
                         0.1 x VROH
  (IN+) - (IN-)
                                                                                             0.1 x VROL
                                                tR
                                                                                             0.9 x VROL
                                                                                                                                                   VROL
                                                                                                                      tF
Figure 1. Reverse Control-Channel Output Parameters
                               RL/2
                                                                    IN+
                                                                                                                                        VIS(P)
                                                                                                                 49.9Ω   0.22µF
                               RL/2
                                                          VID(P)                                                                        IN_
                                                                     IN- _
  VIN+
           +
           _                                      CIN           CIN                                       +
                                                                                                  VIN_
                       +                                                                                   -                    CIN
                VIN-
                       _
                                                      VID(P) = | VIN+ - VIN- |
                                                      VCMR = (VIN+ + VIN-)/2
Figure 2. Test Circuit for Differential Input Measurement                             Figure 3. Test Circuit for Single-Ended Input Measurement
www.maximintegrated.com                                                                                                                  Maxim Integrated │ 21


MAX9278/MAX9282                                                           3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and LVDS Output
                                                          TXOUT_+
                                                                         RL/2
                                                         TXCLKOUT+
                                                                VOD
                                                                                                   VOS
                                                            TXOUT_-, RL/2
                                                           TXCLKOUT-
                                                                                               GND
                                                                     ((TXOUT_+)+ (TXOUT_-))/2
                                                                  ((TXCLKOUT+)+ (TXCLKOUT-))/2
           TXOUT_-
         TXCLKOUT-
                             VOS(-)                                 VOS(+)                                      VOS(-)
           TXOUT_+
         TXCLKOUT+
                                                                               |
                                                            DVOS = |VOS(+)-VOS(-)
                                                                 VOD(+)
                                                                                                                    VOD = 0V
                                 VOD(-)                    DVOD = OD(          |
                                                                     |V+)-VOD(-)                                VOD(-)
                                                    tR                                              tF
      (TXOUT_
            +) TXOUT_-)
                - (
  (TXCLKO
        UT+) - CLKOUT-
                 (TX )
Figure 4. LVDS Output Parameters
                                           TXCLKOUT+
                                           TXCLKOUT-
                                  TXOUT0+ TO TXOUT3+
                                   TXOUT0- TO TXOUT3-
                                                CNTL_
Figure 5. Worst-Case Pattern Output
www.maximintegrated.com                                                                                Maxim Integrated │ 22


MAX9278/MAX9282                                                                                3.12Gbps GMSL Deserializers
                                                                             for Coax or STP Input and LVDS Output
                            START           BIT 7                                                                         STOP
                          CONDITION         MSB                 BIT 6                       BIT 0      ACKNOWLEDGE     CONDITION
   PROTOCOL
                             (S)             (A7)                (A6)                       (R/W)           (A)            (P)
                   tSU;STA             tLOW      tHIGH
                                                              1/fSCL
                                                                                                                                         VIOVDD x 0.7
        SCL
                                                                                                                                         VIOVDD x 0.3
                                                                                     tSP
                     tBUF                              tf
                                              tr
                                                                                                                                         VIOVDD x 0.7
        SDA
                                                                                                                                         VIOVDD x 0.3
                               tHD;STA                    tSU;DAT      tHD;DAT                    tVD;DAT         tVD;ACK       tSU;STO
Figure 6. I2C Timing Parameters
                                                                                  CL
                                           MAX9278/   MAX9282
                                                               SINGLE-ENDED OUTPUT LOAD
                                                                      0.8 x     V
                                                                             I0VDD
                                                                      0.2 x    V
                                                                             I0VDD
                                                             tR                          tF
Figure 7. Parallel Clock Output Requirements
www.maximintegrated.com                                                                                                        Maxim Integrated │ 23


MAX9278/MAX9282                                                                          3.12Gbps GMSL Deserializers
                                                                                for Coax or STP Input and LVDS Output
                                    (TXCLKOUT+) -
                                      (TXCLKOUT-)
                                       (TXOUT_+) -
                                         (TXOUT_-)
                                                      tPPOS0
                                                    tPPOS1
                                                         tPPOS2
                                                             tPPOS3
                                                                 tPPOS4
                                                                     tPPOS5
                                                                         tPPOS6
Figure 8. Output Pulse Positions
                                                   MAX9278
                                                   MAX9282
                                                                                     CL
                                                                                    5pF          TXOUT_+
                                                                                               50I
                                                                                               50I        1.2V
                                                                                     CL
                                                                                    5pF          TXOUT_+
                               UART                                 RS/SDA
Figure 9. Enable and Disable Time Test Circuit
                                    RX/SDA
                                                        DISABLE                           ENABLE
                                                        PACKET                            PACKET
                                                                          tPHZ                      tPZH
                  VTXOUT_+ WHEN OUTPUT 1
                                                                                                               ~1.4V
                   VTXOUT_- WHEN OUTPUT 0
                                                                                 1.25V                   1.25V
                                                                                                               1.2V
                                                                                                               1.2V
                                                                                 1.15V                   1.15V
                  VTXOUT_+ WHEN OUTPUT 0
                                                                                                               ~1V
                   VTXOUT_- WHEN OUTPUT 1
                                                                          tPLZ                      tPZL
Figure 10. LVDS Enable and Disable Time
www.maximintegrated.com                                                                                          Maxim Integrated │ 24


MAX9278/MAX9282                                                                     3.12Gbps GMSL Deserializers
                                                                    for Coax or STP Input and LVDS Output
                                          FIRST BIT
                                                    N   N+1  N+2...      EXPANDED TIME SCALE
                                    IN+/IN-
                                                                                     FIRST BIT
                                                                          N-1                  N
                                 TXOUT_+/
                                  TXOUT_-
                              TXCLKOUT+/-
                                                                tSD
Figure 11. Deserializer Delay
                                                                            VIH_MIN
                              DESERIALIZER
                                   GPI
                                              VIL_MAX
                                                      tGPIO               tGPIO
                                                            VOH_MIN
                               SERIALIZER
                                   GPO
                                                                                    VOL_MAX
Figure 12. GPI-to-GPO Delay
www.maximintegrated.com                                                                          Maxim Integrated │ 25


MAX9278/MAX9282                                                          3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and LVDS Output
                                                         Detailed Description
       IN+ - IN-                                         The MAX9278/MAX9282 deserializers, when paired with
                                                         the MAX9275/MAX9277/MAX9279/MAX9281 serializers,
                                                         provide the full set of operating features, but are back-
                                                         ward compatible with the MAX9249–MAX9270 family of
                                                         gigabit multimedia serial link (GMSL) devices, and have
                                  tLOCK                  basic functionality when paired with any GMSL device.
                                                         The MAX9282 has high-bandwidth digital content protec-
       LOCK                                        VOH   tion (HDCP), while the MAX9278 does not.
                                                         The deserializers have a maximum serial-bit rate of
                                                         3.12Gbps for up to 15m of cable and operates up
                         PWDN MUST BE HIGH               to a maximum output clock of 104MHz in 24-bit 3-
                                                         channel mode and 27-bit high-bandwidth mode, or
Figure 13. Lock Time                                     78MHz in 32-bit 4-channel mode. This bit rate and output
                                                         flexibility support a wide range of displays, from QVGA
                                                         (320 x 240) to 1920 x 720 and higher with 24-bit color,
      IN+/-                                              as well as megapixel image sensors. An encoded audio
                                                         channel supports L-PCM I2S stereo and up to eight
                                                         channels of L-PCM in TDM mode. Sample rates of 32kHz
                                                         to 192kHz are supported with sample depth from 8 to 32
                                                         bits. Input equalization, combined with GMSL serializer
                 PWDN          VIH1
                                                         pre/deemphasis, extends the cable length and enhances
                                                         link reliability.
                                         tPU
                                                         The control channel enables a µC to program the serial-
        LOCK                                        VOH  izer and deserializer registers and program registers on
                                                         peripherals. The control channel is also used to perform
                                                         HDCP functions (MAX9282 only). The µC can be located
                                                         at either end of the link, or when using two µCs, at
Figure 14. Power-Up Delay                                both ends. Two modes of control-channel operation are
                                                         available. Base mode uses either I2C or GMSL UART
                                                         protocol, while bypass mode uses a user-defined UART
                                                         protocol. UART protocol allows full-duplex communica-
   WS                                                    tion, while I2C allows half-duplex communication.
                                                         Spread spectrum is available to reduce EMI on the LVDS
                      tDVA   tDVB
                                             tR
                                                         output. The serial input complies with ISO 10605 and IEC
                                                         61000-4-2 ESD protection standards.
  SCK
                                                         Register Mapping
                             tDVB     tDVA               Registers set the operating conditions of the deserializers
                                                tF       and are programmed using the control channel in base
                                                         mode. The MAX9278/MAX9282 holds its own device
   SD
                                                         address and the device address of the serializer it is
                                                         paired with. Similarly, the serializer holds its own device
                                                         address and the address of the MAX9278/MAX9282.
Figure 15. Output I2S Timing Parameters                  Whenever a device address is changed, be sure to write
                                                         the new address to both devices. The default device
                                                         address of the deserializer is set by the ADD[1:0] and
                                                         CX/TP inputs (see Table 1). Registers 0x00 and 0x01 in
                                                         both devices hold the device addresses.
www.maximintegrated.com                                                                          Maxim Integrated │ 26


MAX9278/MAX9282                                                                      3.12Gbps GMSL Deserializers
                                                                       for Coax or STP Input and LVDS Output
Table 1. Device Address Defaults (Register 0x00, 0x01)
                                                     DEVICE ADDRESS                         SERIALIZER          DESERIALIZER
                PIN
                                                            (BIN)                             DEVICE                 DEVICE
                                                                                             ADDRESS               ADDRESS
   CX/TP**      ADD1       ADD0      D7     D6    D5    D4     D3    D2    D1     D0            (hex)                 (hex)
  High/Low       Low        Low       1      0     0     X*     0     0     0     RW             80                    90
  High/Low       Low        High      1      0     0     X*     0     1     0    R/W             84                    94
  High/Low       Low        Open      1      0     0     X*     1     0     0    R/W             88                    98
  High/Low       High       Low       1      1     0     X*     0     0     0    R/W             C0                    D0
  High/Low       High       High      1      1     0     X*     0     1     0    R/W             C4                    D4
  High/Low       High       Open      1      1     0     X*     1     0     0    R/W             C8                    D8
  High/Low       Open       Low       0      1     0     X*     0     0     0    R/W             40                    50
  High/Low       Open       High      0      1     0     X*     0     1     0    R/W             44                    54
  High/Low       Open       Open      0      1     0     X*     1     0     0    R/W             48                    58
    Open         Low        Low       1      0     0     X*     0     0    X*    R/W             80                    92
    Open         Low        High      1      0     0     X*     0     1    X*    R/W             84                    96
    Open         Low        Open      1      0     0     X*     1     0    X*    R/W             88                    9A
    Open         High       Low       1      1     0     X*     0     0    X*    R/W             C0                    D2
    Open         High       High      1      1     0     X*     0     1    X*    R/W             C4                    D6
    Open         High       Open      1      1     0     X*     1     0    X*    R/W             C8                    DA
    Open         Open       Low       0      1     0     X*     0     0    X*    R/W             40                    52
    Open         Open       High      0      1     0     X*     0     1    X*    R/W             44                    56
    Open         Open       Open      0      1     0     X*     1     0    X*    R/W             48                    5A
*X = 0 for the serializer address; X = 1 for the deserializer address.
**CX/TP determine the serial cable type; CX/TP = open addresses only for coax mode.
Output Bit Map                                                          Input data is scrambled and then 8b/10b coded (9b/10b
The output bit width depends on settings of the bus width               in high-bandwidth mode). The deserializer recovers the
(BWS) pin. Table 2 lists the bit map. Unused output bits                embedded serial clock, then samples, decodes, and
are pulled low.                                                         descrambles the data. In 3-channel mode, the first 21 bits
                                                                        contain video data. In 4-channel mode, the first 29 bits
Serial Link Signaling and Data Format                                   contain video data. In high-bandwidth mode, the first 24
The serializer uses differential CML signaling to drive                 bits contain video data, or special control signal packets.
twisted-pair cable and single-ended CML to drive                        The last 3 bits contain the embedded audio channel, the
coaxial cable with programmable pre/deemphasis and                      embedded forward control channel, and the parity bit of
AC-coupling. The deserializer uses AC-coupling and                      the serial word (Figure 18, Figure 19, Figure 20).
programmable channel equalization.
www.maximintegrated.com                                                                                       Maxim Integrated │ 27


MAX9278/MAX9282                                                                                           3.12Gbps GMSL Deserializers
                                                                                      for Coax or STP Input and LVDS Output
Table 2. Output Map (See Figure 16 and Figure 17)
                                                                                                                   MODE
      SIGNAL           INPUT PIN/BIT POSITION                        3-CHANNEL MODE                       HIGH-BANDWIDTH         4-CHANNEL MODE
                                                                         (BWS = LOW)                     MODE (BWS = OPEN)         (BWS = HIGH)
        R[5:0]                  DOUT[5:0]                                        Used                              Used                 Used
        G[5:0]                DOUT [11:6]                                        Used                              Used                 Used
        B[5:0]               DOUT [17:12]                                        Used                              Used                 Used
                       DOUT18/HS, DOUT19/VS,
    HS, VS, DE                                                                 Used**                             Used**               Used**
                              DOUT20/DE
        R[7:6]               DOUT [22:21]                                      Used+                               Used                 Used
        G[7:6]               DOUT [24:23]                                      Used+                               Used                 Used
        B[7:6]               DOUT [26:25]                                      Used+                               Used                 Used
  RES, CNTL[2:1]            RES, CNTL[2:1]                                   Not used                             Used*/**             Used**
  CNTL3, CNTL0              CNTL3, CNTL0                                     Not used                             Used*/**            Not used
      I2S/TDM                                                                    Used                              Used                 Used
                             WS, SCK, SD
   AUX SIGNAL                                                                    Used                              Used                 Used
*See the High-Bandwidth Mode section for details on timing requirements.
+Outputs used only when the respective color lookup tables are enabled.
**Not encrypted when HDCP is enabled (MAX9282 only).
                           TXCLKOUT-
                           TXCLKOUT+
                                                     CYCLE N-1                                    CYCLE N
                             TXOUT0+/-           DOUT1      DOUT0    DOUT6     DOUT5      DOUT4    DOUT3   DOUT2   DOUT1  DOUT0
                             TXOUT1+/-           DOUT8      DOUT7   DOUT13     DOUT12    DOUT11   DOUT10   DOUT9   DOUT8  DOUT7
                             TXOUT2+/-           DOUT15    DOUT14   DOUT20     DOUT19    DOUT18   DOUT17   DOUT16  DOUT15 DOUT14
                             TXOUT3+/-*          DOUT22    DOUT21   DOUT27     DOUT26    DOUT25   DOUT24   DOUT23  DOUT22 DOUT21
                              CNTL0**                                                           CNTL0
                                                                                               DOUT27/
                               CNTL1*
                                                                                                CNTL1
                                                                                               DOUT28/
                               CNTL2*
                                                                                                CNTL2
                              CNTL3**                                                           CNTL3
                                 SD                                                              SD
                                        *TXOUT3+/-, CNTL1, CNTL2 ONLY USED IN 32-BIT AND HIGH-BANDWIDTH MODES
                                        **CNTL0, CNTL3 ONLY USED IN HIGH-BANDWIDTH MODES
Figure 16. LVDS Input Timing
www.maximintegrated.com                                                                                                           Maxim Integrated │ 28


MAX9278/MAX9282                                                                                         3.12Gbps GMSL Deserializers
                                                                                   for Coax or STP Input and LVDS Output
                                                TXCLKOUT-
                                                TXCLKOUT+
                                                                           CYCLE N-1                                 CYCLE N
                                                   TXOUT0+/-              R1        R0      G0         R5         R4   R3       R2       R1    R0
                              BIT WEIGHT
           BIT NAME**
                          VESA          oLDI
               R7        7 (MSB)         1         TXOUT1+/-             G2         G1       B1        B0         G5   G4       G3       G2    G1
               R6           6         0 (LSB)
               R5           5         7 (MSB)
               R4           4            6
               R3           3            5         TXOUT2+/-              B3        B2      DE         VS         HS   B5       B4       B3    B2
               R2           2            4
               R1           1            3
               R0        0 (LSB)         2
                                                  TXOUT3+/-*              R7        R6      RES        B7         B6   G7       G6       R7    R6
                                                              *TXOUT3+/- USED IN 4-CHANNEL AND HIGH-BANDWIDTH MODES, OR WHEN LUT IS ON
                                                              **SIMILAR BIT MAPPINGS USED FOR G[7:0] AND B[7:0]
Figure 17. LVDS Clock and Bit Assignment
                                                                    24 BITS
        SERIAL DATA      D0        D1                     D17         D18        D19     D20        ACB         FCC  PCB
                                                                                                                               FORWARD       PACKET
                                                                                                        AUDIO DECODE           CONTROL        PARITY
                                                                                                                              CHANNEL BIT   CHECK BIT
        OUTPUT PIN      DOUT     DOUT                    DOUT        DOUT       DOUT    DOUT                                  RX/      TX/
                                                                                                     WS         SCK  SD
        OR LVDS BIT       0         1                       17       18/HS      19/VS   20/DE                                 SDA      SCL
         BIT NAME*
                         R0        R1                       B5        HS         VS       DE
                                       RGB DATA                                                        I2S/TDM
                                                                         CONTROL BITS                                        UART/I2C
                                         (LVDS)                                                         AUDIO
                                                                              (LVDS)
                      MAX9282 NOTE: VS/HS MUST BE SET AT DOUT[19:18] FOR HDCP
                      FUNCTIONALITY.
                      ONLY DOUT[17:0] AND ACB HAVE HDCP
                      ENCRYPTION.
                      *VESA AND oLDI ASSIGN DIFFERENT BIT WEIGHTS TO THE RGB BIT NAMES.
Figure 18. 24-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                                 Maxim Integrated │ 29


MAX9278/MAX9282                                                                                                                        3.12Gbps GMSL Deserializers
                                                                                                             for Coax or STP Input and LVDS Output
                                                                                                  32 BITS
 SERIAL DATA       D0       D1                         D17       D18       D19      D20      D21    D22    D23      D24     D25      D26       D27     D28   ACB       FCC      PCB
                                                                                                                                                                                           FORWARD          PACKET
                                                                                                                                                                 AUDIO DECODE              CONTROL          PARITY
                                                                                                                                                                                         CHANNEL BIT       CHECK BIT
                                                                                                                                             CNTL1
  OUTPUT PIN      DOUT    DOUT                        DOUT      DOUT      DOUT     DOUT     DOUT   DOUT   DOUT     DOUT    DOUT    DOUT                                                   RX/     TX/
                                                                                                                                           OR RES CNTL2      WS        SCK      SD
  OR LVDS BIT       0        1                         17       18/HS     19/VS    20/DE     21      22    23       24       25       26                                                 SDA      SCL
                                                                                                                                             (LVDS)
  BIT NAME*        R0       R1                         B5        HS        VS       DE       R6     R7     G6       G7       B6       B7
                                                                                                                                             AUX
                                 RGB DATA                                                                    RGB DATA                                           I2S/TDM
                                                                    CONTROL BITS                                                          CONTROL                                       UART/I2C
                                   (LVDS)                                                                      (LVDS)                                            AUDIO
                                                                        (LVDS)                                                               BITS
                MAX9282 NOTE: VS/HS MUST BE SET AT DOUT[19:18] FOR HDCP
                FUNCTIONALITY.
                      ONLY DOUT[17:0], DOUT[26:21] AND ACB HAVE HDCP
                      ENCRYPTION.
                *VESA AND oLDI ASSIGN DIFFERENT BIT WEIGHTS TO THE RGB BIT NAMES.
Figure 19. 32-Bit Mode Serial-Data Format
                                                                       27 BITS                                                                                                     27 BITS
   SERIAL DATA     D0      D1                      D17      D18      D19      D20     D21     D22   D23   ACB     FCC    PCB                                             SPECIAL SERIAL DATA PACKET
                                                                                                                                  FORWARD          PACKET
                                                                                                             AUDIO DECODE         CONTROL-         PARITY                 CONTROL SIGNAL DECODING
                                                                                                                                 CHANNEL BIT     CHECK BIT
                                                                                                                                                                   CNTL1
    OUTPUT PIN    DOUT   DOUT                     DOUT     DOUT     DOUT     DOUT    DOUT    DOUT  DOUT                          RX/     TX/                                                DOUT     DOUT   DOUT
                                                                                                          WS      SCK     SD                               CNTL0 OR RES CNTL2      CNTL3
    OR LVDS BIT     0      1                        17      21       22       23       24     25    26                           SDA     SCL                                                18/HS    19/VS  20/DE
                                                                                                                                                                   (LVDS)
    BIT NAME*      R0      R1                      B5       R6       R7       G6      G7      B6    B7                                                                                        HS      VS     DE
                               RGB DATA (3                                    RGB DATA (4th                                                                         AUX
                                                                                                            I2S/TDM
                                CHANNELS                                        CHANNEL                                         UART/I2C                         CONTROL                        CONTROL BITS
                                                                                                             AUDIO
                                  LVDS                                            LVDS)                                                                            BITS                            (LVDS)
                      VS/HS/DE MUST BE SET AT DOUT[20:18].
                      MAX9282 NOTE: ONLY DOUT[17:0], DOUT[26:21] AND ACB HAVE HDCP ENCRYPTION.
                      *VESA AND oLDI ASSIGN DIFFERENT BIT WEIGHTS TO THE RGB BIT NAMES.
Figure 20. High-Bandwidth Mode Serial-Data Format
www.maximintegrated.com                                                                                                                                                           Maxim Integrated │ 30


MAX9278/MAX9282                                                                 3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and LVDS Output
Table 3. Data-Rate Selection Table
    DRS BIT SETTING                           BWS PIN SETTING                                     PCLKOUT RANGE (MHz)
                                               Low (24-bit mode)                                           16.66 to 104
      0 (high data rate)                  Mid (high bandwidth mode)                                        36.66 to 104
                                               High (32-bit mode)                                            12.5 to 78
                                                      Low                                                  8.33 to 16.66
      1 (low data rate)                               Mid                                                 18.33 to 36.66
                                                      High                                                  6.25 to 12.5
The deserializer uses the DRS bit and the BWS input to            rate detection uses an internal oscillator to continuously
set the TXCLKOUT frequency range (Table 3). Set DRS               determine the audio data rate and output the audio in I2S
= 1 for low data rate TXCLKOUT frequency range. Set               format. The audio channel is enabled by default. When
DRS = 0 for high data rate TXCLKOUT frequency range.              the audio channel is disabled, the SD/HIM is treated as
                                                                  an auxiliary control signal.
High-Bandwidth Mode
                                                                  Since the encoded audio data sent through the serial
The deserializer uses a 27-bit high-bandwidth mode to
                                                                  link is synchronized with TXCLKOUT (through ACB), low
support 24-bit RGB at 104MHz pixel clock. Set BWS =
                                                                  TXCLKOUT frequencies limit the maximum audio sam-
open in both the serializer and deserializer to use high-
                                                                  pling rate. Table 3 lists the maximum audio sampling rate
bandwidth mode. In high-bandwidth mode, the deserial-
                                                                  for various TXCLKOUT frequencies. Spread-spectrum
izer decodes HS, VS, DE, and CNTL[3:0] from special
                                                                  settings do not affect the I2S/TDM data rate or WS clock
packets. Packets are sent by replacing a pixel before
                                                                  frequency.
the rising edge and after the falling edge of the HS, VS,
and DE signals. However, for CNTL[3:0], packets always            Audio Channel Input
replace a pixel before the transition of CNTL[3:0]. Keep          The audio channel input works with 8-channel TDM and
HS, VS, and DE low pulse widths at least 2 pixel clock            stereo I2S, as well as nonstandard formats. The input
cycles. By default, CNTL[3:0] are sampled continuously            format is shown in Figure 21.
when DE is low. CNTL[3:0] are sampled only on HS/VS
transitions when DE is high. If DE triggering of encoded
packets is not desired, set the serializer’s DISDETRIG
= 0 and the CNTLTRIG bits to their desired value (reg-
                                                                                             FRAME
ister 0x15) to change the CNTL triggering behavior. Set
DETREN = 0 on the deserializer when DE is not periodic.               WS
Audio Channel
                                                                     SCK
The audio channel supports 8kHz to 192kHz audio
sampling rates and audio word lengths from 8 bits to
32 bits (2-channel I2S) or 64 to 256 bits (TDM64 to                   SD         0  1   2                                N
TDM256). The audio bit clock (SCK) does not have                                              16 TO 256 BITS
to be synchronized with TXCLKOUT. The serializer
automatically encodes audio data into a single-bit stream
synchronous with TXCLKOUT. The deserializer decodes
the audio stream and stores audio words in a FIFO. Audio          Figure 21. Audio Channel Input Format
www.maximintegrated.com                                                                                         Maxim Integrated │ 31


MAX9278/MAX9282                                                        3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and LVDS Output
Table 4. Maximum Audio WS Frequency (kHz) for Various TXCLKOUT Frequencies
                                                        TXCLKOUT FREQUENCY
CHANNELS
           BITS PER                                          (DRS = 0*)
           CHANNEL                                             (MHz)
                      12.5    15.0     16.6    20.0      25.0     30.0       35.0    40.0    45.0       50.0      100
               8          +    +        +        +        +        +          +       +       +          +          +
              16          +    +        +        +        +        +          +       +       +          +          +
              18      185.5    +        +        +        +        +          +       +       +          +          +
  2
              20      174.6    +        +        +        +        +          +       +       +          +          +
              24      152.2   182.7      +       +        +        +          +       +       +          +          +
              32      123.7   148.4    164.3     +        +        +          +       +       +          +          +
               8        +       +        +       +        +        +          +       +       +          +          +
              16      123.7   148.4    164.3     +        +        +          +       +       +          +          +
              18      112.0   134.4    148.8   179.2      +        +          +       +       +          +          +
  4
              20      104.2   125.0    138.3   166.7      +        +          +       +       +          +          +
              24      88.6    106.3    117.7   141.8    177.2       +         +       +       +          +          +
              32      69.9     83.8     92.8   111.8    139.7     167.6       +       +       +          +          +
               8      152.2   182.7      +       +        +        +          +       +       +          +          +
              16       88.6   106.3    117.7   141.8    177.2      +          +       +       +          +          +
              18      80.2    93.3     106.6   128.4    160.5      +          +       +       +          +          +
  6
              20      73.3    88.0     97.3    117.3    146.6     175.9       +       +       +          +          +
              24      62.5    75.0     83.0    100       125       150        175      +       +         +          +
              32      48.3    57.9     64.1    77.2      96.5     115.9      135.2   154.5   173.8       +          +
               8      123.7   148.4    164.3     +        +         +         +       +       +          +          +
              16       69.9    83.8     92.8   111.8    139.7     167.6       +       +       +          +          +
              18      62.5    75.0     83.0    100.0    125.0     150.0      175.0    +       +          +          +
  8
              20      57.1    68.5     75.8    91.3     114.2     137.0      159.9   182.7    +          +          +
              24      48.3    57.9     64.1    77.2      96.5     115.9      135.2   154.5   173.8       +          +
              32      37.1    44.5     49.3    59.4      74.2     89.1       103.9   118.8   133.6     148.4        +
           COLOR CODING
 < 48kHz
 48kHz to 96kHz
 96kHz to 192kHz
 > 192kHz
+Max WS rate is greater than 192kHz.
*DRS = 0 TXCLKOUT frequency is equal to 2x the DRS = 1 TXCLKOUT frequency.
www.maximintegrated.com                                                                           Maxim Integrated │ 32


MAX9278/MAX9282                                                                   3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and LVDS Output
The period of the WS can be 8 to 256 SCK periods. The                affect operation of the audio channel. The polarity for WS
WS frame starts with the falling edge and can be low for             and SCK edges is programmable.
1 to 255 SCK periods. SD is one SCK period, sampled                  Figure 22, Figure 23, Figure 24, and Figure 25 are exam-
on the rising edge. MSB/LSB order, zero padding or any               ples of acceptable input formats.
other significance assigned to the serial data does not
                                                              256 SCK
   WS
  SCK
    SD             CH1          CH2               CH3     CH4             CH5          CH6              CH7       CH8
                 32 SCK
             MSB 24-BIT DATA
             LSB 8 BITS ZERO
Figure 22. 8-Channel TDM (24-Bit Samples, Padded with Zeros)
                                                               144 SCK
   WS
  SCK
   SD                   CH1               CH2           CH3                 CH4                CH5            CH6
                      24 SCK
                    24-BIT DATA
Figure 23. 6-Channel TDM (24-Bit Samples, No Padding)
                                                                64 SCK
   WS
  SCK
   SD                                LEFT CHANNEL                                         RIGHT CHANNEL
                                        32 SCK
                                    MSB 24-BIT DATA
                                    LSB 8 BITS ZERO
Figure 24. Stereo I2S (24-Bit Samples, Padded with Zeros)
www.maximintegrated.com                                                                                     Maxim Integrated │ 33


MAX9278/MAX9282                                                          3.12Gbps GMSL Deserializers
                                                           for Coax or STP Input and LVDS Output
                                                        32 SCK
   WS
  SCK
   SD                                 LEFT CHANNEL                              RIGHT CHANNEL
                                         16 SCK
                                       16-BIT DATA
Figure 25. Stereo I2S (16-Bit Samples, No Padding)
Audio Channel Output                                         WS and SCK can be driven by the audio source (clock
WS, SCK, and SD are output with the same timing rela-        master) or the audio sink (clock slave). Buffer underflow
tionship they had at the audio input, except that WS is      and overflow flags are available to the sink as clock slave
always 50% duty cycle (regardless of the duty cycle of       through I2C for clock-frequency adjustment. Data are
WS at the input).                                            sampled on the rising edge. WS and SCK polarity are
                                                             programmable.
The output format is shown in Figure 26.
                                          I2S                                          TDM 256
             WS                                                   WS
            SCK                                                  SCK
          SD/HIM                                               SD/HIM
                         8 TO 32 BITS                                                   256 BITS
Figure 26. Audio Channel Output Format
www.maximintegrated.com                                                                             Maxim Integrated │ 34


MAX9278/MAX9282                                                                  3.12Gbps GMSL Deserializers
                                                                 for Coax or STP Input and LVDS Output
Additional MCLK Output for Audio Applications                     Audio Output Timing Sources
Some audio DACs, such as the MAX9850, do not                      The deserializer has multiple options for audio data output
require a synchronous main clock (MCLK), while other              timing. By default, the deserializer provides the output
DACs require a separate MCLK for operation. For audio             timing based on the incoming data rate (through a FIFO)
applications that cannot use WS or TXCLKOUT directly,             and an internal oscillator.
the deserializer provides a divided MCLK output at                To use a system-sourced clock, set the AUDIOMODE bit
either DOUT28/CNTL2 or CNTL0/ADD0 (determined by                  to 1 (D5 of register 0x02) to set WS and SCK as inputs
MCLKPIN bit setting) at the expense of one less control           on the deserializer side. The deserializer uses a FIFO to
line. By default, MCLK is turned off. Set MCLKDIV (dese-          smooth out the differences in input and output audio tim-
rializer register 0x12, D[6:0]) to a nonzero value to enable      ing. Registers 0x78 and 0x79 store the FIFO overflow/
the MCLK output. Set MCLKDIV to 0x00 to disable MCLK              underflow information for use with external WS/SCK tim-
and set DOUT28/CNTL2 or CNTL0/ADD0 as a control                   ing. The FIFO drops data packets during FIFO overflow.
output.                                                           By default, the FIFO repeats the last audio packet during
The output MCLK frequency is:                                     FIFO underflow when no audio data is available. Set the
                                  f SRC                           AUDUFBEH bit (D2 of register 0x01D) to 1 to output all
                     fMCLK =                                      zeroes during underflow.
                               MCLKDIV
where:                                                            Reverse Control Channel
fSRC is the MCLK source frequency (see Table 5)                   The serializer uses the reverse control channel to receive
                                                                  I2C/UART and GPO signals from the deserializer in
MCLKDIV is the divider ratio from 1 to 127
                                                                  the opposite direction of the video stream. The reverse
Choose MCLKDIV values so that fMCLK is not greater                control channel and forward video data coexist on the
than 60MHz. MCLK frequencies derived from TXCLKOUT                same serial cable forming a bidirectional link. The reverse
(MCLKSRC = 0) are not affected by spread-spectrum                 control channel operates independently from the forward
settings in the deserializer. Enabling spread spectrum            control channel. The reverse control channel is available
in the serializer, however, introduces spread spectrum            2ms after power-up. The serializer temporarily disables
into MCLK. Spread-spectrum settings of either device              the reverse control channel for 500µs after starting/
do not affect MCLK frequencies derived from the internal          stopping the forward serial link.
oscillator. The internal oscillator frequency ranges
from 100MHz to 150MHz over all process corners and
operating conditions. Alternatively, set MCLKWS = 1
(0x15 D1) to output WS from MCLK.
Table 5. fSRC Settings
    MCLKWS SETTING           MCLKSRC SETTING          DATA RATE                                          MCLK SOURCE
                                                                          BIT-WIDTH SETTING
   (REGISTER 0x15, D1)      (REGISTER 0x12, D7)        SETTING                                         FREQUENCY (fSRC)
                                                      High speed      24-bit or high-bandwidth mode        3 x fTXCLKOUT
                                                       (DRS = 0)                32-bit mode                4 x fTXCLKOUT
                                       0
                                                       Low speed      24-bit or high-bandwidth mode        6 x fTXCLKOUT
             0
                                                       (DRS = 1)                32-bit mode                8 x fTXCLKOUT
                                                                                                         Internal oscillator
                                       1                  —                          —
                                                                                                            (120MHz typ)
             1                         —                  —                          —                           WS*
*MCLK is not divided when using WS as the MCLK source. MCLK divider must still be set to a nonzero number for MCLK to be
enabled.
www.maximintegrated.com                                                                                  Maxim Integrated │ 35


MAX9278/MAX9282                                                                          3.12Gbps GMSL Deserializers
                                                                       for Coax or STP Input and LVDS Output
Control Channel and Register Programming                                  The deserializer uses differential line coding to send
The control channel is available for the µC to send and                   signals over the reverse channel to the serializer. The
receive control data over the serial link simultaneously                  bit rate of the control channel is 9.6kbps to 1Mbps in
with the high-speed data. The µC controls the link from                   both directions. The serializer and deserializer automati-
either the serializer or the deserializer side to support                 cally detect the control-channel bit rate in base mode.
video-display or image-sensing applications. The control                  Packet bit-rate changes can be made in steps of up to
channel between the µC and serializer or deserializer                     3.5 times higher or lower than the previous bit rate.
runs in base mode or bypass mode according to the                         See the Changing the Clock Frequency section for more
mode selection (MS) input of the device connected to the                  information.
µC. Base mode is a half-duplex control channel and the                    Figure 27 shows the UART protocol for writing and read-
bypass mode is a full-duplex control channel. The total                   ing in base mode between the µC and the serializer/
maximum forward or reverse control-channel delay is 2µs                   deserializer.
(UART) or 2-bit times (I2C) from the input of one device to               Figure 28 shows the UART data format. Even parity is
the output of the other. I2C delay is measured from a local               used. Figure 29 and Figure 30 detail the formats of the
START condition to a remote START condition.                              SYNC byte (0x79) and the ACK byte (0xC3). The µC and
UART Interface                                                            the connected slave chip generate the SYNC byte and
In base mode, the µC is the host and can access the                       ACK byte, respectively. Events such as device wake-up
registers of both the serializer and deserializer from either             and GPI generate transitions on the control channel that
side of the link using the GMSL UART protocol. The µC                     can be ignored by the µC. Data written to the deserializer
can also program the peripherals on the remote side by                    registers do not take effect until after the acknowledge
sending the UART packets to the serializer or deserializer,               byte is sent. This allows the µC to verify that write com-
with the UART packets converted to I2C by the device                      mands are received without error, even if the result of the
on the remote side of the link. The µC communicates                       write command directly affects the serial link. The slave
with a UART peripheral in base mode (through INTTYPE                      uses the SYNC byte to synchronize with the host UART’s
register settings), using the half-duplex default GMSL                    data rate. If the GPI or MS inputs of the deserializer
UART protocol of the serializer/deserializer. The device                  toggle while there is control-channel communication, or
addresses of the serializer and deserializer in base mode                 if a line fault occurs, the control-channel communication
are programmable.                                                         will be corrupted. In the event of a missed or delayed
                                                                          acknowledge (~1ms due to control-channel timeout), the
When the peripheral interface is I2C, the serializer/                     µC should assume there was an error in the packet trans-
deserializer converts UART packets to I2C that have                       mission or response. In base mode, the µC must keep the
device addresses different from those of the serializer or                UART Tx/Rx lines high no more than 4 bit times between
deserializer. The converted I2C bit rate is the same as the               bytes in a packet. Keep the UART Tx/Rx lines high for at
original UART bit rate.                                                   least 16 bit times before starting to send a new packet.
                                                                WRITE DATA FORMAT
                      SYNC    DEV ADDR + R/W   REG ADDR    NUMBER OF BYTES       BYTE 1            BYTE N
                                                          MASTER WRITES TO SLAVE                                  ACK
                                                                                                   MASTER READS FROM SLAVE
                                                               READ DATA FORMAT
                      SYNC    DEV ADDR + R/W   REG ADDR   NUMBER OF BYTES
                                           MASTER WRITES TO SLAVE                 ACK       BYTE 1               BYTE N
                                                                            MASTER READS FROM SLAVE
Figure 27. GMSL UART Protocol for Base Mode
www.maximintegrated.com                                                                                                Maxim Integrated │ 36


MAX9278/MAX9282                                                                                         3.12Gbps GMSL Deserializers
                                                                                   for Coax or STP Input and LVDS Output
                                                                          1 UART FRAME
                        START        D0         D1         D2         D3        D4         D5           D6           D7        PARITY      STOP
                                     FRAME 1                                        FRAME 2                                              FRAME 3
                                                         STOP      START                                   STOP       START
Figure 28. GMSL UART Data Format for Base Mode
              D0     D1    D2     D3     D4    D5     D6    D7                                      D0     D1     D2    D3      D4    D5     D6    D7
     START     1     0      0      1       1    1      1     0   PARITY STOP             START       1      1      0     0       0     0      1     1   PARITY STOP
Figure 29. Sync Byte (0x79)                                                          Figure 30. ACK Byte (0xC3)
  UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
  µC            SERIALIZER/DESERIALIZER
           11                  11                    11                  11                   11                            11                      11
      SYNC FRAME          DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES              DATA 0                       DATA N                  ACK FRAME
  SERIALIZER/DESERIALIZER              PERIPHERAL
                                             1     7     1 1         8       1                                    8        1                  8       1 1
                                             S DEV ID    W A     REG ADDR    A                                 DATA 0      A               DATA N     A P
  UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
  µC            SERIALIZER/DESERIALIZER
           11                  11                    11                  11                               11                     11                        11
      SYNC FRAME          DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                         ACK FRAME                DATA 0                    DATA N
 SERIALIZER/DESERIALIZER              PERIPHERAL
                                             1     7     1 1         8       1 1      7      1 1        8       1             8      1 1
                                             S DEV ID    W A     REG ADDR    A S   DEV ID   R A       DATA 0    A          DATA N    A P
                                         : MASTER TO SLAVE     : SLAVE TO MASTER    S: START     P: STOP      A: ACKNOWLEDGE
Figure 31. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
As shown in Figure 31, the remote-side device converts                               device removes the byte number count and adds or
packets going to or coming from the peripherals from                                 receives the ACK between the data bytes of I2C. The I2C
UART format to I2C format and vice versa. The remote                                 bit rate is the same as the UART bit rate.
www.maximintegrated.com                                                                                                                      Maxim Integrated │ 37


MAX9278/MAX9282                                                                                  3.12Gbps GMSL Deserializers
                                                                             for Coax or STP Input and LVDS Output
Interfacing Command-Byte-Only I2C Devices with                                  The µC cannot access the serializer/deserializer’s reg-
UART                                                                            isters in this mode. Peripherals accessed through the
The deserializers’ UART-to-I2C conversion can interface                         forward control channel using the UART interface need
with devices that do not require register addresses, such                       to handle at least one TXCLKOUT period ±10ns of jitter
as the MAX7324 GPIO expander. In this mode, the I2C                             due to the asynchronous sampling of the UART signal
master ignores the register address byte and directly reads/                    by TXCLKOUT. Set MS/HVEN = high to put the control
writes the subsequent data bytes (Figure 32). Change                            channel into bypass mode. For applications with the µC
the communication method of the I2C master using the                            connected to the deserializer, there is a 1ms wait time
I2CMETHOD bit. I2CMETHOD = 1 sets command-byte-                                 between setting MS high and the bypass control channel
only mode, while I2CMETHOD = 0 sets normal mode                                 being active. There is no delay time when switching to
where the first byte in the data stream is the register                         bypass mode when the µC is connected to the serial-
address.                                                                        izer. Do not send a logic-low value longer than 100µs to
                                                                                ensure proper GPO functionality. Bypass mode accepts
UART Bypass Mode                                                                bit rates down to 10kbps in either direction. See the
In bypass mode, the deserializers ignore UART com-                              GPO/GPI Control section for GPI functionality limitations.
mands from the µC and the µC communicates with the                              The control-channel data pattern should not be held low
peripherals directly using its own defined UART protocol.                       longer than 100µs if GPI control is used.
       UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
   µC              SERIALIZER/DESERIALIZER
            11                 11                  11                 11                11                        11                    11
     SYNC FRAME          DEVICE ID + WR    REGISTER ADDRESS NUMBER OF BYTES           DATA 0                   DATA N               ACK FRAME
    SERIALIZER/DESERIALIZER               PERIPHERAL
                                            1    7     1 1                                                8     1                 8       1 1
                                            S  DEV ID  W A                                              DATA 0  A              DATA N     A P
        UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
   µC              SERIALIZER/DESERIALIZER
           11                  11                  11                 11                           11                  11                     11
      SYNC FRAME         DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                    ACK FRAME             DATA 0                 DATA N
  SERIALIZER/DESERIALIZER               PERIPHERAL
                                                                           1     7     1 1         8       1                8    1 1
                                                                           S DEV ID    R A      DATA 0     A            DATA N   A P
                                      : MASTER TO SLAVE    : SLAVE TO MASTER S: START      P: STOP    A: ACKNOWLEDGE
Figure 32. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                          Maxim Integrated │ 38


MAX9278/MAX9282                                                                3.12Gbps GMSL Deserializers
                                                                for Coax or STP Input and LVDS Output
I2C Interface                                                     sent by a master, followed by the device’s 7-bit slave
In I2C-to-I2C mode, the deserializer’s control-channel            address plus a R/W bit, a register address byte, one or
interface sends and receives data through an I2C-                 more data bytes, and finally a STOP condition.
compatible 2-wire interface. The interface uses a serial-         START and STOP Conditions
data line (SDA) and a serial-clock line (SCL) to achieve
                                                                  Both SCL and SDA remain high when the interface is not
bidirectional communication between master and slave(s).
                                                                  busy. A master signals the beginning of a transmission
A µC master initiates all data transfers to and from the
                                                                  with a START (S) condition by transitioning SDA from high
device and generates the SCL clock that synchronizes
                                                                  to low while SCL is high (see Figure 33). When the mas-
the data transfer. When an I2C transaction starts on the
                                                                  ter has finished communicating with the slave, it issues
local-side device’s control-channel port, the remote-side
                                                                  a STOP (P) condition by transitioning SDA from low to
device’s control-channel port becomes an I2C master
                                                                  high while SCL is high. The bus is then free for another
that interfaces with remote-side I2C peripherals. The I2C
                                                                  transmission.
master must accept clock stretching that is imposed by
the deserializer (holding SCL low). The SDA and SCL               Bit Transfer
lines operate as both an input and an open-drain output.          One data bit is transferred during each clock pulse
Pullup resistors are required on SDA and SCL. Each                (Figure 34). The data on SDA must remain stable while
transmission consists of a START condition (Figure 6)             SCL is high.
       SDA
       SCL
                    S                                                                                          P
                  START                                                                                       STOP
                CONDITION                                                                                   CONDITION
Figure 33. START and STOP Conditions
        SDA
        SCL
                            DATA LINE STABLE;      CHANGE OF DATA
                               DATA VALID            ALLOWED
Figure 34. Bit Transfer
www.maximintegrated.com                                                                                 Maxim Integrated │ 39


MAX9278/MAX9282                                                             3.12Gbps GMSL Deserializers
                                                             for Coax or STP Input and LVDS Output
Acknowledge                                                   Slave Address
The acknowledge bit is a clocked 9th bit that the recipient   The deserializers have 7-bit long slave addresses. The
uses to handshake receipt of each byte of data (Figure 35).   bit following a 7-bit slave address is the R/W bit, which is
Thus, each byte transferred effectively requires nine bits.   low for a write command and high for a read command.
The master generates the 9th clock pulse, and the recipi-     The slave address for the deserializer is XX01XXX1 for
ent pulls down SDA during the acknowledge clock pulse.        read commands and XX01XXX0 for write commands.
The SDA line is stable low during the high period of the      See Figure 36.
clock pulse. When the master is transmitting to the slave
                                                              Bus Reset
device, the slave device generates the acknowledge bit
because the slave device is the recipient. When the slave     The device resets the bus with the I2C START condition
device is transmitting to the master, the master generates    for reads. When the R/W bit is set to 1, the deserializers
the acknowledge bit because the master is the recipient.      transmit data to the master, thus the master is reading
The device generates an acknowledge even when the             from the device.
forward control channel is not active. To prevent acknowl-
edge generation when the forward control channel is not
active, set the I2CLOCACK bit low.
                       START                                                            CLOCK PULSE FOR
                    CONDITION                                                             ACKNOWLEDGE
                                         1                2                           8                  9
               SCL
               SDA
                BY
       TRANSMITTER
               SDA
                BY
          RECEIVER
                         S
Figure 35. Acknowledge
           SDA      X         X          0         1        X          X          X            R/W      ACK
                   MSB                                                                         LSB
           SCL
Figure 36. Slave Address
www.maximintegrated.com                                                                                 Maxim Integrated │ 40


MAX9278/MAX9282                                                                                    3.12Gbps GMSL Deserializers
                                                                                for Coax or STP Input and LVDS Output
Format for Writing                                                                device takes no further action beyond storing the register
Writes to the deserializers comprise the transmission of                          address (Figure 37). Any bytes received after the register
the slave address with the R/W bit set to zero, followed by                       address are data bytes. The first data byte goes into the
at least one byte of information. The first byte of informa-                      register selected by the register address, and subsequent
tion is the register address or command byte. The register                        data bytes go into subsequent registers (Figure 38). If
address determines which register of the device is to be                          multiple data bytes are transmitted before a STOP con-
written by the next byte, if received. If a STOP (P) condi-                       dition, these bytes are stored in subsequent registers
tion is detected after the register address is received, the                      because the register addresses autoincrements.
                                          0 = WRITE
                        ADDRESS = 0x80                           REGISTER ADDRESS = 0x00                       REGISTER 0x00 WRITE DATA
       S     1    0    0    0   0    0    0    0     A    0     0    0   0    0     0    0    0   A     D7    D6  D5   D4    D3  D2   D1   D0    A  P
           S = START BIT
           P = STOP BIT
           A = ACK
           D_ = DATA BIT
Figure 37. Format for I2C Write
                                                        0 = WRITE
                                   ADDRESS = 0x80                                     REGISTER ADDRESS = 0x00
              S      1     0    0      0    0     0    0     0      A      0     0      0     0    0     0      0    0     A
                                                                                                                                      S = START BIT
                                                                                                                                      P = STOP BIT
                              REGISTER 0x00 WRITE DATA                               REGISTER 0x01 WRITE DATA                         A = ACK
                                                                                                                                      N = NACK
                                                                                                                                      D_ = DATA BIT
                    D7    D6    D5    D4    D3    D2   D1    D0     A      D7    D6     D5   D4    D3   D2     D1   D0     N     P
Figure 38. Format for Write to Multiple Registers
www.maximintegrated.com                                                                                                             Maxim Integrated │ 41


MAX9278/MAX9282                                                                     3.12Gbps GMSL Deserializers
                                                                     for Coax or STP Input and LVDS Output
Format for Reading                                                    be adjusted by setting the I2CSLVSH register settings on
The deserializers are read using the internally stored                both sides.
register address as an address pointer, the same way the              I2C Address Translation
stored register address is used as an address pointer for
                                                                      The deserializers support I2C address translation for up to
a write. The pointer autoincrements after each data byte
                                                                      two device addresses. Use address translation to assign
is read using the same rules as for a write. Thus, a read
                                                                      unique device addresses to peripherals with limited
is initiated by first configuring the register address by
                                                                      I2C addresses. Source addresses (address to translate
performing a write (Figure 39). The master can now read
                                                                      from) are stored in registers 0x18 and 0x1A. Destination
consecutive bytes from the device, with the first data byte
                                                                      addresses (address to translate to) are stored in registers
being read from the register address pointed by the previ-
                                                                      0x19 and 0x1B.
ously written register address. Once the master sends a
NACK, the device stops sending valid data.                            In a multilink situation where there are multiple deserial-
                                                                      izers and/or peripheral devices connected to these serial-
I2C Communication with Remote-Side Devices                            izers, the deserializers support broadcast commands to
The deserializers support I2C communication with a                    control these multiple devices. Select an unused device
peripheral on the remote side of the communication link               address to use as a broadcast device address. Program
using SCL clock stretching. While multiple masters can                all the remote-side serializer devices to translate the
reside on either side of the communication link, arbitration          broadcast device address (source address stored in
is not provided. The connected masters need to support                registers 0x0F, 0x11) to the peripherals’ address
SCL clock stretching. The remote-side I2C bit-rate range              (destination address stored in registers 0x10, 0x12). Any
must be set according to the local-side I2C bit rate.                 commands sent to the broadcast address (selected
Supported remote-side bit rates can be found in Table                 unused address) are sent to all deserializers and/or
6. Set the I2CMSTBT (register 0x1C) to set the remote                 peripheral devices connected to the deserializers whose
I2C bit rate. If using a bit rate different from 400kbps,             addresses match the translated broadcast address.
local- and remote-side I2C setup and hold times should
                                                  0 = WRITE
                               ADDRESS = 0x80                               REGISTER ADDRESS = 0x00
            S      1    0    0    0     0     0 0      0    A       0    0    0    0      0     0   0     0    A
                                                                                                                        S = START BIT
                                                  1 = READ                                                              P = STOP BIT
                               ADDRESS = 0x81                               REGISTER 0x00 READ DATA                     A = ACK
     REPEATED START                                                                                                     N = NACK
                                                                                                                        D_ = DATA BIT
            S      1    0    0    0     0     0 0      1    A      D7    D6   D5   D4     D3    D2  D1    D0   N      P
Figure 39. Format for I2C Read
Table 6. I2C Bit Rate Ranges
              LOCAL BIT RATE                         REMOTE BIT RATE RANGE                             I2CMSTBT SETTING
                  f > 50kbps                                 Up to 1Mbps                                       Any
             20kbps < f < 50kbps                            Up to 400kbps                                    Up to 110
                  f < 20kbps                                Up to 10kbps                                       000
www.maximintegrated.com                                                                                           Maxim Integrated │ 42


MAX9278/MAX9282                                                           3.12Gbps GMSL Deserializers
                                                           for Coax or STP Input and LVDS Output
GPO/GPI Control                                             Line Equalizer
GPO on the serializer follows GPI transitions on the dese-  The deserializer includes an adjustable line equalizer to
rializer. This GPO/GPI function can be used to transmit     further compensate cable attenuation at high frequencies.
signals such as a frame sync in a surround-view camera      The cable equalizer has 11 selectable levels of com-
system. The GPI-to-GPO delay is 0.35ms max. Keep            pensation from 2.1dB to 13dB (Table 7). To select other
time between GPI transitions to a minimum 0.35ms. This      equalization levels, set the corresponding register bits
includes transitions from the other deserializer in coax    in the deserializer (0x05 D[3:0]). Use equalization in the
splitter mode. Bit D4 of register 0x06 in the deserializer  deserializer, together with preemphasis in the serializer, to
stores the GPI input state. GPO is low after power-up.      create the most reliable link for a given cable.
The µC can set GPO by writing to the SETGPO register
bit. Do not send a logic-low value on the deserializer RX/  Spread Spectrum
SDA input (UART mode) longer than 100µs in either base      To reduce the EMI generated by the transitions on
or bypass mode to ensure proper GPO/GPI functionality.      the serial link, the deserializer output is programma-
                                                            ble for spread spectrum. If the serializer, paired with
Table 7. Cable Equalizer Boost Levels                       the MAX9278/MAX9282, has programmable spread
    BOOST SETTING                                           spectrum, do not enable spread for both at the same time
                            TYPICAL BOOST GAIN (dB)         or their interaction will cancel benefits. The deserializer
       (0x05 D[3:0])
           0000                          2.1                tracks the serializer spread and passes the spread to the
           0001                          2.8                deserializer output. The programmable spread-spectrum
           0010                          3.4                amplitudes are ±2%,and ±4% (Table 8).
           0011                          4.2
                                                            The deserializer includes a sawtooth divider to control the
                                         5.2                spread-modulation rate. Autodetection of the TXCLKOUT
           0100               Power-up default when
                                                            operation range guarantees a spread-spectrum modu-
                                    EQS = high
                                                            lation frequency within 20kHz to 40kHz. Additionally,
           0101                          6.2
                                                            manual configuration of the sawtooth divider (SDIV: 0x03,
           0110                           7
                                                            D[5:0]) allows the user to set a modulation frequency
           0111                          8.2
                                                            according to the TXCLKOUT frequency. When ranges
           1000                          9.4
                                                            are manually selected, program the SDIV value for a fixed
                                        10.7
                                                            modulation frequency around 20kHz.
           1001               Power-up default when
                                     EQS = low              Manual Programming of the Spread-Spectrum
           1010                         11.7                Divider
           1011                          13                 The modulation rate relates to the TXCLKOUT frequency
                                                            as follows:
Table 8. Output Spread
                                                                                            f
       SS                      SPREAD (%)                                    f M= (1 + DRS) TXCLKOUT
                                                                                           MOD × SDIV
                            No spread spectrum
       00                                                   where:
                     Power-up default when SSEN = 0
                           ±2% spread spectrum              fM = Modulation frequency
       01                                                   DRS = DRS value (0 or 1)
                     Power-up default when SSEN = 1
       10                   No spread spectrum              fTXCLKOUT = TXCLKOUT frequency
                                                            MOD = Modulation coefficient given in Table 9
        11                 ±4% spread spectrum
                                                            SDIV = 5-bit SDIV setting, manually programmed by the
Table 9. Modulation Coefficients and                        µC
Maximum SDIV Settings                                       To program the SDIV setting, first look up the modulation
                                                            coefficient according to the desired bus-width and spread-
      SPREAD-          MODULATION
                                             SDIV UPPER     spectrum settings. Solve the above equation for SDIV using
     SPECTRUM          COEFFICIENT
                                          LIMIT (DECIMAL)   the desired pixel clock and modulation frequencies. If the
     SETTING (%)      MOD (DECIMAL)
                                                            calculated SDIV value is larger than the maximum allowed
           4                208                  15         SDIV value in Table 9, set SDIV to the maximum value.
           2                208                  30
www.maximintegrated.com                                                                             Maxim Integrated │ 43


MAX9278/MAX9282                                                                        3.12Gbps GMSL Deserializers
                                                                       for Coax or STP Input and LVDS Output
                                           GMSL                                            MAX9278
                                       SERIALIZER                                          MAX9282
                                                 OUT+                                     IN+
                                                  OUT-                                    IN-
                                                                  OPTIONAL
                                                              COMPONENTS
                                                            FOR INCREASED
                                                            POWER-SUPPLY                   MAX9278
                                                                 REJECTION
                                                                                           MAX9282
                                                                                          IN+
                                                                                          IN-
Figure 40. 2:1 Coax Splitter Connection Diagram
                                                                         HS/DE. Set HVTRMODE = 0 (D4 of register 0x15) to
                                                                         disable full periodic tracking. HS/VS/DE tracking can be
        GMSL                                                             turned on in 3-channel and 4-channel modes to track and
     SERIALIZER                                   MAX9278
                                                  MAX9282                correct against bit errors in HS/VS/DE link bits.
              OUT+                            IN+                        Serial Input
                                                                         The device can receive serial data from two kinds of
              OUT-                            IN-
                          AVDD                                           cable: 100Ω twisted pair and 50Ω coax. (Contact the
                                                                         factory for devices compatible with 75Ω cables).
                                         OPTIONAL COMPONENTS FOR
                               50Ω       INCREASED POWER-SUPPLY          Coax Splitter Mode
                                         REJECTION                       In coax mode, OUT+ and OUT- of the serializer are active.
                                                                         This enables the use as a 1:2 splitter (Figure 40). In coax
Figure 41. Coax Connection Diagram                                       mode, connect OUT+ to IN+ of the deserializer. Connect
                                                                         OUT- to IN- of the second deserializer. Control-channel
                                                                         data is broadcast from the serializer to both deserializers
Table 10. Configuration Input Map                                        and their attached peripherals. Assign a unique address
 CX/TP                           FUNCTION                                to send control data to one deserializer. Leave all unused
  High     Coax+ input. 7-bit device address is XXXXXX0 (bin).           IN_ pins unconnected, or connect them to ground through
   Mid     Coax- input. 7-bit device address is XXXXXX1 (bin).           50Ω and a capacitor for increased power-supply rejection.
                                                                         If OUT- is not used, connect OUT- to VDD through a 50Ω
           Twisted pair input. 7-bit device address is
   Low                                                                   resistor (Figure 41). When there are µCs at the serializer,
           XXXXXX0 (bin).
                                                                         and at each deserializer, only one µC can communicate
                                                                         at a time. Disable forward and reverse channel links
HS/VS/DE Tracking                                                        according to the communicating deserializer connection
The deserializer has tracking to filter out HS/VS/DE bit or              to prevent contention in I2C-to-I2C mode. Use ENREVP
packet errors. HS/VS/DE tracking is on by default when                   or ENREVN register bits to disable/enable the control-
the device is in high-bandwidth mode (BWS = open), and                   channel link. In UART mode, the serializer provides
off by default when in 3-channel or 4-channel mode (BWS                  arbitration of the control-channel link.
= low or high). Set/clear HVTREN (D6 of register 0x15) to
enable/disable HS/VS tracking. Set/clear DETREN (D5 of                   Cable Type Configuration Input
register 0x15) to enable/disable DE tracking. By default,                CX/TP determine the power-up state of the serial input.
the device uses a partial and full periodic tracking of                  In coax mode, CX/TP also determine which coax input is
                                                                         active, along with the default device address (Table 10).
www.maximintegrated.com                                                                                          Maxim Integrated │ 44


MAX9278/MAX9282                                                                3.12Gbps GMSL Deserializers
                                                                for Coax or STP Input and LVDS Output
Color Lookup Tables                                              0x00 for LUTADDR and 0x00 as the number of bytes field
The deserializer includes three color lookup tables (LUT)        in UART packet, when reading a 256-byte data block.
to support automatic translation of RGB pixel values.            LUT Color Translation
This feature can be used for color gamma correction,
                                                                 After power-up or going out of sleep or power-down
brightness/contrast or for other purposes. There are three
                                                                 modes, LUT translation is disabled and LUT contents
lookup tables, each 8 bits wide and 256 entries deep,
                                                                 are unknown. After program and verify operations
enabling a 1:1 translation of 8-bit input values to any 8-bit
                                                                 are finished, in order to enable LUT translations, set
output value for each color (24 bits total).
                                                                 LUTPROG bit to 0 and set the respective LUT enable bits
Programming and Verifying LUT Data                               (RED_LUT_EN, GRN_LUT_EN, BLU_LUT_EN) to 1 to
The µC must set the LUTPROG register bit to 1 before             enable the desired LUT translation function. Only the
programming and verifying the tables. To program a LUT,          selected colors are translated by the LUT (the other
the µC generates a write packet with register address            colors are not touched). The µC does not need to fill in all
set to the assigned register address for respective LUT          three color lookup tables if all three color translations are
(0x7D, 0x7E, or 0x7F). The deserializer writes data in           not needed.
the packet to the respective LUT starting from the LUT           After a pixel is deserialized, decoded, and decrypted (if
address location set in LUTADDR register. Successive             necessary), it is segmented into its color components:
bytes in the data packet are written to the next LUT             red, green, and blue (RGB), according to Table 11 and
address location; however, each new data packet write            Figure 42. If LUT translation is enabled, each 8-bit
starts from the address location stored in the LUTADDR           pretranslation color value is used as address to the
register. Use 0x00 for LUTADDR and 0x00 as the number            respective LUT table to look up the corresponding
of bytes field in UART packet, when writing a 256 byte           (translated) 8-bit color value.
data block, because 8-bit wide number of bytes field
                                                                 LUT Bit Width
cannot normally represent 9-bit wide “256” value. There
is no number of bytes field in I2C-to-I2C modes.                 In 4-channel mode and high-bandwidth mode, 24 bits are
                                                                 available for color data (8 bits per color) and each LUT is
To readback the contents of an LUT, the µC generates a
                                                                 used for 8-bit to 8-bit color translation. In 3-channel mode,
read packet with register address set to the assigned reg-
                                                                 the deserializer can receive only up to 18-bit color (6 bits
ister address for respective LUT (0x7D, 0x7E, or 0x7F).
                                                                 per color). The LUT tables can translate from 6-bit to
The deserializer outputs read data from the respec-
                                                                 6-bit, using the first 64 locations (0x00 to 0x3F). Program
tive LUT starting from the LUT address location set in
                                                                 the MSB 2 bits of each LUT value to 00. Alternatively,
LUT_ADDR register. Similar to the write operation, use
                                                                 program full 8-bit values to each LUT for 6-bit to 8-bit color
                                                                 translation.
Table 11. Pixel Data Format
    DOUT          DOUT           DOUT          DOUT          DOUT         DOUT            DOUT           DOUT           DOUT
     [5:0]        [11:6]        [17:12]         18            19            20           [22:21]        [24:23]        [26:25]
     R[5:0]       G[5:0]         B[5:0]         HS            VS            DE            R[7:6]         G[7:6]         B[7:6]
www.maximintegrated.com                                                                                     Maxim Integrated │ 45


MAX9278/MAX9282                                                                                                                    3.12Gbps GMSL Deserializers
                                                                                                           for Coax or STP Input and LVDS Output
   32-BIT OR HIGH-    R7     R6                                     32-BIT OR HIGH-    G7    G6                                       32-BIT OR HIGH-    B7     B6
   BANDWIDTH MODE                                                   BANDWIDTH MODE                                                    BANDWIDTH MODE
   24-BIT MODE     0     0                                          24-BIT MODE     0     0                                           24-BIT MODE     0     0
                                 R5    R4    R3     R2   R1     R0                               G5  G4     G3    G2   G1    G0                                     B5  B4      B3   B2 B1  B0
                 MSB                                               LSB           MSB                                            LSB                MSB                                         LSB
                                                                 REDLUTEN                                                     GRNLUTEN                                                       BLULUTEN
                                ADDR       RED LUT        EN                                    ADDR    GREEN LUT       EN                                         ADDR     BLUE LUT     EN
                                         DATA                                                           DATA                                                               DATA
                 MSB                                                 LSB         MSB                                              LSB              MSB                                           LSB
         OUTPUT DOUT DOUT                                                           DOUT DOUT DOUT DOUT                                               DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
                                DOUT5 DOUT4 DOUT3 DOUT2 DOUT1 DOUT0                                       DOUT9 DOUT8 DOUT7 DOUT6
              PIN    22    21                                                         24    23   11  10                                                 26    25    17  16     15    14 13  12
         OUTPUT
          SIGNAL     R7    R6    R5    R4    R3    R2    R1    R0                     G7   G6    G5  G4     G3    G2   G1    G0                         B7    B6    B5  B4     B3    B2 B1  B0
Figure 42. LUT Dataflow
Recommended LUT Program Procedure                                                                            4)      Repeat steps 2 and 3 for the green LUT, using 0x7E
1)    Write LUTPROG = 1 to register 0x7C. Keep                                                                       as the register address
      BLULUTEN = 0, GRNLUTEN = 0, REDLUTEN = 0                                                               5)      Repeat steps 2 and 3 for the blue LUT, using 0x7F as
      (write 0x08 to register 0x7C).                                                                                 the register address
2)    Write contents of red LUT with a single write packet.                                                  6a) To finish the program and verify routine, without
      For 24-bit RGB, use 0x7D as register address and                                                               enabling the LUT color translation, write LUTPROG =
      0x00 as number of bytes (UART only) and write 256                                                              0 (Write 0x00 to register 0x7C).
      bytes. For 18-bit RGB, use 0x7D as register address                                                    6b) To finish the program and verify routine, and start LUT
      and 0x40 as number of bytes (UART only) and write 64                                                           color translation, write LUTPROG = 0, BLULUTEN =
      bytes. (Optional: Multiple write packets can be used if                                                        1, GRNLUTEN = 1, REDLUTEN = 1 (Write 0x07 to
      LUTADDR is set before each LUT write packet.)                                                                  register 0x7C).
3)    Read contents of red LUT and verify that they are
      correct. Use the same register address and number
      of bytes used in the previous step.
www.maximintegrated.com                                                                                                                                                      Maxim Integrated │ 46


MAX9278/MAX9282                                                                3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and LVDS Output
Table 12. Reverse Control-Channel Modes
                                                                                                               MAX UART/
     HIGHIMM BIT OR           REVFAST
                                                     REVERSE CONTROL-CHANNEL MODE                             I2C BIT RATE
   SD/HIM PIN SETTING            BIT
                                                                                                                  (kbps)
                                                       Legacy reverse control-channel mode
           LOW (1)                X                                                                                1000
                                                        (compatible with all GMSL devices)
                                  0                            High-immunity mode                                   500
           HIGH (1)
                                  1                         Fast high-immunity mode                                1000
X = Don’t care.
                                                                 Sleep Mode
Table 13. Fast High-Immunity Mode
                                                                 The deserializers have sleep mode to reduce power
Requirements                                                     consumption. To power up the devices into sleep mode,
                         ALLOWED TXCLKOUT FREQUENCY
                                                                 set MS = high when CDS = high (display applications).
    BWS SETTING                                                  The devices also enter or exit sleep mode by a command
                                      (MHz)
                                                                 from a µC using the control channel. Set the SLEEP bit
          Low                        > 41.66
                                                                 to 1 to initiate sleep mode. Entering sleep mode resets
          High                         > 30                      the HDCP registers, but not the configuration registers.
          Open                       > 83.33                     The deserializer sleeps after serial link inactivity or 8ms
Note: Fast high-immunity mode requires DRS = 0.                  (whichever arrives first) after setting its SLEEP = 1. Do
High-Immunity Reverse Control-Channel Mode                       not send serial data to the deserializer to prevent wakeup.
                                                                 See the Link Startup Procedure section for details on wak-
The deserializer contains a high-immunity reverse
                                                                 ing up the device for different µC and starting conditions.
control-channel mode, which has increased robustness at
half the bit rate over the standard GMSL reverse control-        To wake up from the local side, send an arbitrary control-
channel link (Table 12). Connect a 30kΩ resistor to GPO/         channel command to deserializer, wait for 5ms for the
HIM on the serializer, and SD/HIM on the deserializer to         chip to power up, and then write 0 to SLEEP register bit
use high-immunity mode at power-up. Set the HIGHIMM              to make the wake-up permanent. To wake up from the
bit high in both the serializer and deserializer to enable       remote side, enable serialization. The deserializer detects
high-immunity mode at any time after power-up. Set the           the activity on the serial link and then when it locks, it
HIGHIMM bit low in both the serializer and deserializer to       automatically sets its SLEEP register bit to 0.
use the legacy reverse control-channel mode. The dese-           Power-Down Mode
rializer reverse control-channel mode is not available for
                                                                 The deserializers have a power-down mode that further
500µs/1.92ms after the reverse control-channel mode is
                                                                 reduces power consumption compared to sleep mode.
changed through the serializer/deserializer’s HIGHIMM
                                                                 Set PWDN low to enter power-down mode. In power-
bit setting, respectively. The user must set SD/HIM and
                                                                 down, the LVDS outputs remain high impedance. Entering
GPO/HIM or the HIGHIMM bits to the same value for
                                                                 power-down resets the device’s registers. Upon exiting
proper reverse control-channel communication.
                                                                 power-down, the state of external pins ADD2­–ADD0,
In high-immunity mode, set HPFTUNE = 00 in the equal-            CX/TP, I2CSEL, SD, HIM, and BWS are latched.
izer, if the serial bit rate = [TXCLKOUT x 30 (BWS = low
or open) or 40 (BWS = high)] is larger than 1Gbps when           Configuration Link
BWS is low or high. When BWS = open, set HPFTUNE =               The control channel can operate in a low-speed mode
00 when the serial bit rate is larger than 2GBps. In addi-       called configuration link in the absence of a clock input.
tion, use 47nF AC-coupling capacitors. Note that legacy          This allows a microprocessor to program configuration
reverse control-channel mode may not function when               registers before starting the video link. An internal oscil-
using 47nF AC-coupling capacitors.                               lator provides the clock for the configuration link. Set
By default, high-immunity mode uses a 500kbps bit rate.          CLINKEN = 1 on the serializer to enable configuration
Set REVFAST =1 (D7 in register 0x1A in the serializer and        link. Configuration link is active until the video link is
register 0x11 in the deserializer) in both devices to use a      enabled. The video link overrides the configuration link
1Mbps bit rate. Certain limitations apply when using the         and attempts to lock when SEREN = 1.
fast high-immunity mode (Table 13).
www.maximintegrated.com                                                                                 Maxim Integrated │ 47


MAX9278/MAX9282                                                                       3.12Gbps GMSL Deserializers
                                                                     for Coax or STP Input and LVDS Output
Link Startup Procedure                                                available after the video link or the configuration link is
Table 14 lists the startup procedure for display                      established. If the deserializer powers up after the serial-
applications. Table 15 lists the startup procedure for                izer, the control channel becomes unavailable for 2ms
image-sensing applications. The control channel is                    after power-up.
Table 14. Startup Procedure for Video-Display Applications (CDS = Low)
                                                                 SERIALIZER
 NO.                   µC                                                                                    DESERIALIZER
                                          (AUTOSTART ENABLED)             (AUTOSTART DISABLED)
                                        Sets all configuration           Sets all configuration       Sets all configuration
                                        inputs. If any configuration     inputs. If any configuration inputs. If any configuration
                                        inputs are available on one      inputs are available on one  inputs are available on one
  —     µC connected to serializer.
                                        end of the link but not the      end of the link but not the  end of the link but not the
                                        other, always connects that      other, always connects that  other, always connects that
                                        configuration input low.         configuration input low.     configuration input low.
                                        Powers up and loads default
                                                                                                      Powers up and loads default
                                        settings. Establishes video      Powers up and loads default
  1     Powers up.                                                                                    settings. Locks to video link
                                        link when valid TXCLK            settings.
                                                                                                      signal if available.
                                        available.
        Enables serial link by setting
        SEREN = 1 or configuration
        link by setting SEREN = 0
                                                                         Establishes configuration or Locks to configuration or
  2     and CLINKEN = 1 (if valid                      —
                                                                         video link.                  video link signal.
        PCLK not available) and gets
        an acknowledge. Waits for
        link to be establish (~3ms).
        Writes configuration bits in
                                                                                                      Configuration changed from
  3     the serializer/deserializer and Configuration changed from default settings.
                                                                                                      default settings.
        gets an acknowledge.
        If not already enabled,
        sets SEREN = 1, gets an
                                        Establishes video link when valid TXCLK available (if not     Locks to video link signal (if
  4     acknowledge and waits for
                                        already enabled).                                             not already locked).
        video link to be established
        (~3ms).
        Begin sending video data to                                                                   Video data received and
  5                                     Video data serialized and sent across serial link.
        input.                                                                                        deserialized.
www.maximintegrated.com                                                                                        Maxim Integrated │ 48


MAX9278/MAX9282                                                                                   3.12Gbps GMSL Deserializers
                                                                                 for Coax or STP Input and LVDS Output
                                                      SLEEP = 1, VIDEO LINK OR CONFIG
                                                        LINK NOT LOCKED AFTER 8ms
                                                                                                                       CONFIG LINK
       MS PIN      SLEEP BIT                                                                                                          CONFIG LINK
                                                                                                                        UNLOCKED
      SETTING POWER-UP VALUE                         WAKE-UP             POWER-ON        SIGNAL      SERIAL PORT                       OPERATING
                                        SLEEP
        LOW            0                              SIGNAL                IDLE       DETECTED        LOCKING                          PROGRAM
        HIGH           1                                                                                               CONFIG LINK
                                                                                                                                       REGISTERS
                                                                                                                         LOCKED
                                                                                                                                          0      SLEEP
                     SERIAL LINK ACTIVITY STOPS OR 8ms ELAPSES AFTER                            VIDEO LINK                   VIDEO LINK
                                                                                  PWDN = HIGH,   LOCKED                      UNLOCKED
                                     FC SETS SLEEP = 1                            POWER-ON
                     INT CHANGES FROM
                       LOW TO HIGH OR                                                                              PRBSEN = 0
       SEND INT TO       HIGH TO LOW                   PWDN = LOW OR       POWER-DOWN              VIDEO LINK                       VIDEO LINK
                                          ALL STATES                             OR                OPERATING                        PRBS TEST
    GMSL SERIALIZER                                      POWER-OFF                                                 PRBSEN = 1
                                                                             POWER-OFF
                                                                                                       0      SLEEP
Figure 43. State Diagram, CDS = Low (Display Application)
www.maximintegrated.com                                                                                                          Maxim Integrated │ 49


MAX9278/MAX9282                                                                                   3.12Gbps GMSL Deserializers
                                                                                for Coax or STP Input and LVDS Output
Table 15. Startup Procedure for Image-Sensing Applications (CDS = High)
                                                                                    SERIALIZER
 NO.                          µC                                                                                                   DESERIALIZER
                                                          (AUTOSTART ENABLED)                 (AUTOSTART DISABLED)
                                                          Sets all configuration              Sets all configuration            Sets all configuration
  —     µC connected to deserializer.
                                                          inputs.                             inputs.                           inputs.
                                                          Powers up and loads                                                   Powers up and loads
                                                                                              Powers up and loads
                                                          default settings.                                                     default settings.
   1    Powers up.                                                                            default settings. Goes to
                                                          Establishes video link when                                           Locks to video link
                                                                                              sleep after 8ms.
                                                          valid TXCLK available.                                                signal if available.
                                                                                                                                Configuration
        Writes deserializer configuration bits
   2                                                                     —                                  —                   changed from default
        and gets an acknowledge.
                                                                                                                                settings.
        Wakes up the serializer by sending
        dummy packet, and then writing
   3    SLEEP = 0 within 8ms. May not get                                —                    Wakes up.                                     —
        an acknowledge (or gets a dummy
        acknowledge) if not locked.
        Writes serializer configuration bits.
   4    May not get an acknowledge (or gets               Configuration changed from default settings.                                      —
        a dummy acknowledge) if not locked.
        If not already enabled, sets SEREN =                                                                                    Locks to video link
                                                          Establishes video link when valid TXCLK available (if not
   5    1, gets an acknowledge and waits for                                                                                    signal (if not already
                                                          already enabled).
        serial link to be established (~3ms).                                                                                   locked).
                                                                                                                                Video data received
   6    Begin sending video data to input.                Video data serialized and sent across serial link.
                                                                                                                                and deserialized.
                                                     SLEEP = 1, VIDEO LINK OR CONFIG
                                                        LINK NOT LOCKED AFTER 8ms
                                                                                                                       CONFIG LINK
                                                                                                                                      CONFIG LINK
                                                                                                                        UNLOCKED
                                                     WAKE-UP            POWER-ON        SIGNAL       SERIAL PORT                       OPERATING
                                        SLEEP
                                                      SIGNAL               IDLE       DETECTED         LOCKING                          PROGRAM
                                                                                                                       CONFIG LINK
                                                                                                                                       REGISTERS
                                                                                                                         LOCKED
                                                                                                                                          0      SLEEP
                     SERIAL LINK ACTIVITY STOPS OR 8ms ELAPSES AFTER                            VIDEO LINK                   VIDEO LINK
                                                                                 PWDN = HIGH,    LOCKED                      UNLOCKED
                                     µC SETS SLEEP = 1                           POWER-ON
                     GPI CHANGES FROM
                       LOW TO HIGH OR                                                                              PRBSEN = 0
      SEND GPI TO       HIGH TO LOW                     PWDN = LOW OR     POWER-DOWN               VIDEO LINK                       VIDEO LINK
                                          ALL STATES                            OR                 OPERATING                        PRBS TEST
          GMSL                                           POWER-OFF          POWER-OFF                              PRBSEN = 1
       SERIALIZER
                                                                                                       0      SLEEP
Figure 44. State Diagram, CDS = High (Camera Application)
www.maximintegrated.com                                                                                                          Maxim Integrated │ 50


MAX9278/MAX9282                                                             3.12Gbps GMSL Deserializers
                                                             for Coax or STP Input and LVDS Output
High-Bandwidth Digital Content                                every 128 frames. These values are compared internally
                                                              (internal comparison mode) or can be compared in the
Protection (HDCP)                                             host µC.
Note: The explanation of HDCP operation in this data
sheet is provided as a guide for general understanding.       In addition, the GMSL serializer/deserializer provide
Implementation of HDCP in a product must meet the             response values for the enhanced link verification.
requirements given in the HDCP System v1.3 Amendment          Enhanced link verification is an optional method of link
for GMSL, which is available from DCP.                        verification for faster detection of loss-of-synchronization.
                                                              For this option, the GMSL serializer and deserializer
HDCP has two main phases of operation: authentication         generate 8-bit enhanced link-verification response values
and the link integrity check. The µC starts authentica-       (PJ and PJ’) every 16 frames. The host must detect three
tion by writing to the START_AUTHENTICATION bit in            consecutive PJ/PJ’ mismatches before resampling.
the GMSL serializer. The GMSL serializer generates a
64-bit random number. The host µC first reads the 64-bit      Encryption Enable
random number from the GMSL serializer and writes it          The GMSL link transfers either encrypted or nonen-
to the deserializer. The µC then reads the GMSL serial-       crypted data. To encrypt data, the host µC sets the
izer public key selection vector (AKSV) and writes it to      encryption enable (ENCRYPTION_ENABLE) bit in both
the deserializer. The µC then reads the deserializer KSV      the GMSL serializer and deserializer. The µC must set
(BKSV) and writes it to the GMSL serializer. The µC           ENCRYPTION_ENABLE in the same VSYNC cycle in
begins checking BKSV against the revocation list. Using       both the GMSL serializer and deserializer (no internal
the cipher, the GMSL serializer and deserializer calculate    VSYNC falling edges between the two writes). The same
a 16-bit response value, R0 and R0’, respectively. The        timing applies when clearing ENCRYPTION_ENABLE to
GMSL amendment for HDCP reduces the 100ms mini-               disable encryption.
mum wait time allowed for the receiver to generate R0’
                                                              Note: ENCRYPTION_ENABLE enables/disables encryp-
(specified in HDCP rev 1.3) to 128 pixel clock cycles in
                                                              tion on the GMSL irrespective of the content. To comply
the GMSL amendment.
                                                              with HDCP, the µC must not allow content requiring
There are two response-value comparison modes: internal       encryption to cross the GMSL unencrypted.
comparison and µC comparison. Set EN_INT_COMP = 1
                                                              The µC must complete the authentication process before
to select internal comparison mode. Set EN_INT_COMP
                                                              enabling encryption. In addition, encryption must be dis-
= 0 to select µC comparison mode. In internal compari-
                                                              abled before starting a new authentication session.
son mode, the µC reads the deserializer response R0’
and writes it to the GMSL serializer. The GMSL serializer     Synchronization of Encryption
compares R0’ to its internally generated response value       The video vertical sync (VSYNC) synchronizes the start
R0, and sets R0_RI_MATCHED. In µC comparison mode,            of encryption. Once encryption has started, the GMSL
the µC reads and compares the R0/R0’ values from the          generates a new encryption key for each frame and each
GMSL serializer/deserializer.                                 line, with the internal falling edge of VSYNC and HSYNC.
During response-value generation and comparison, the          Rekeying is transparent to data and does not disrupt the
host µC checks for a valid BKSV (having 20 1s and 20          encryption of video or audio data.
0s is also reported in BKSV_INVALID) and checks BKSV
against the revocation list. If BKSV is not on the list and
                                                              Repeater Support
the response values match, the host authenticates the         The GMSL serializer/deserializer include features to build
link. If the response values do not match, the µC resam-      an HDCP repeater. An HDCP repeater receives and
ples the response values (as described in HDCP rev 1.3,       decrypts HDCP content and then encrypts and transmits
Appendix C). If resampling fails, the µC restarts authen-     on one or more downstream links. A repeater can also use
tication by setting the RESET_HDCP bit in the GMSL            decrypted HDCP content (e.g., to display on a screen).
serializer. If BKSV appears on the revocation list, the host  To support HDCP repeater-authentication protocol, the
cannot transmit data that requires protection. The host       deserializer has a REPEATER register bit. This register
knows when the link is authenticated and decides when         bit must be set to 1 by a µC (most likely on the repeater
to output data requiring protection. The µC performs a link   module). Both the GMSL serializer and deserializer use
integrity check every 128 frames or every 2s ±0.5s. The       SHA-1 hash-value calculation over the assembled KSV
GMSL serializer/deserializer generate response values         lists. HDCP GMSL links support a maximum of 15 receiv-
                                                              ers (total number including the ones in repeater modules).
www.maximintegrated.com                                                                                Maxim Integrated │ 51


MAX9278/MAX9282                                                                      3.12Gbps GMSL Deserializers
                                                                    for Coax or STP Input and LVDS Output
If the total number of downstream receivers exceeds 14,               (refer to the HDCP 1.3 Amendment for GMSL for details).
the µC must set the MAX_DEVS_EXCEEDED register bit                    The µC must perform link integrity checks while encryp-
when it assembles the KSV list.                                       tion is enabled (see Table 17). Any event that indicates
                                                                      that the deserializer has lost link synchronization should
HDCP Authentication Procedures                                        retrigger authentication. The µC must first write 1 to the
The GMSL serializer generates a 64-bit random number                  RESET_HDCP bit in the GMSL serializer before starting
exceeding the HDCP requirement. The GMSL serial-                      a new authentication attempt.
izer/deserializer internal one-time programmable (OTP)
                                                                      HDCP Protocol Summary
memories contain a unique HDCP keyset programmed at
the factory. The host µC initiates and controls the HDCP              Table 10, Table 11, and Table 12 list the summaries of the
authentication procedure. The GMSL serializer and dese-               HDCP protocol. These tables serve as an implementation
rializer generate HDCP authentication response values                 guide only. Meet the requirements in the GMSL amend-
for the verification of authentication. Use the following             ment for HDCP to be in full compliance.
procedures to authenticate the HDCP GMSL encryption
Table 16. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a
Repeater)—First Part of the HDCP Authentication Protocol
   NO.                            µC                          HDCP GMSL SERIALIZER                HDCP GMSL DESERIALIZER
                                                           Powers up waiting for HDCP         Powers up waiting for HDCP
     1    Initial state after power-up.
                                                           authentication.                    authentication.
          Makes sure that A/V data not requiring
          protection (low-value content) is available at
          the GMSL serializer inputs (such as blue or
          informative screen). Alternatively, uses the
     2    FORCE_VIDEO and FORCE_AUDIO bits of                               —                                  —
          the GMSL serializer to mask A/V data at the
          input of the GMSL serializer. Starts the link by
          writing SEREN = H or link starts automatically
          if AUTOS is low.
                                                           Starts serialization and transmits Locks to incoming data stream and
     3                            —
                                                           low-value content A/V data.        outputs low-value content A/V data.
          Reads the locked bit of the deserializer and
     4                                                                      —                                  —
          makes sure the link is established.
                                                           Combines seed with internally
          Optionally writes a random-number seed to        generated random number. If
     5                                                                                                         —
          the GMSL serializer.                             no seed provided, only internal
                                                           random number is used.
          If HDCP encryption is required, starts           Generates (stores) AN, and
          authentication by writing 1 to the               resets the
     6                                                                                                         —
          START_AUTHENTICATION bit of the GMSL             START_AUTHENTICATION bit
          serializer.                                      to 0.
          Reads AN and AKSV from the GMSL serializer                                          Generates R0’ triggered by the µC’s
     7                                                                      —
          and writes to the deserializer.                                                     write of AKSV.
          Reads the BKSV and REPEATER bit from the         Generates R0, triggered by the
     8                                                                                                         —
          deserializer and writes to the GMSL serializer.  µC’s write of BKSV.
www.maximintegrated.com                                                                                       Maxim Integrated │ 52


MAX9278/MAX9282                                                                   3.12Gbps GMSL Deserializers
                                                                  for Coax or STP Input and LVDS Output
Table 16. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a
Repeater)—First Part of the HDCP Authentication Protocol (continued)
  NO.                             µC                         HDCP GMSL SERIALIZER          HDCP GMSL DESERIALIZER
        Reads the INVALID_BKSV bit of the GMSL
        serializer and continues with authentication
   9    if it is 0. Authentication can be restarted if it                —                               —
        fails (set RESET_HDCP = 1 before restarting
        authentication).
        Reads R0’ from the deserializer and reads
        R0 from the GMSL serializer. If they match,
        continues with authentication; otherwise,
        retries up to two more times (optionally, GMSL
  10                                                                     —                               —
        serializer comparison can be used to detect if
        R0/R0’ match). Authentication can be restarted
        if it fails (set RESET_HDCP = 1 before
        restarting authentication).
        Waits for the VSYNC falling edge (internal to
        the GMSL serializer) and then sets the
        ENCRYPTION_ENABLE bit to 1 in the                 Encryption enabled after the  Decryption enabled after the next
   11
        deserializer and GMSL serializer (if the FC is    next VSYNC falling edge.      VSYNC falling edge.
        not able to monitor VSYNC, it can utilize the
        VSYNC_DET bit in the GMSL serializer).
        Checks that BKSV is not in the Key
        Revocation list and continues if it is not.
  12    Authentication can be restarted if it fails.                     —                               —
        Note: Revocation list check can start after
        BKSV is read in step 8.
        Starts transmission of A/V content that needs     Performs HDCP encryption on   Performs HDCP decryption on high-
  13
        protection.                                       high-value content A/V data.  value content A/V data.
www.maximintegrated.com                                                                                 Maxim Integrated │ 53


MAX9278/MAX9282                                                                   3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and LVDS Output
Table 17. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption
is Enabled
  NO.                           µC                           HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                          Generates Ri and updates the
                                                                                          Generates Ri’ and updates the RI’
   1                             —                        RI register every 128 VSYNC
                                                                                          register every 128 VSYNC cycles.
                                                          cycles.
                                                          Continues to encrypt and        Continues to receive, decrypt, and
   2                             —
                                                          transmit A/V data.              output A/V data.
        Every 128 video frames (VSYNC cycles) or
   3                                                                      —                                 —
        every 2s.
   4    Reads RI from the GMSL serializer.                                —                                 —
   5    Reads RI’ from the deserializer.                                  —                                 —
        Reads RI again from the GMSL serializer and
        makes sure it is stable (matches the previous
   6                                                                      —                                 —
        RI that it has read from the GMSL serializer). If
        RI is not stable, go back to step 5.
        If RI matches RI’, the link integrity check is
   7                                                                      —                                 —
        successful; go back to step 3.
        If RI does not match RI’, the link integrity
        check fails. After the detection of failure of
        link integrity check, the FC makes sure that
        A/V data not requiring protection (low-value
        content) is available at the GMSL serializer
   8                                                                      —                                 —
        inputs (such as blue or informative screen).
        Alternatively, the FORCE_VIDEO and
        FORCE_AUDIO bits of the GMSL serializer
        can be used to mask A/V data input of the
        GMSL serializer.
                                                          Disables encryption and
        Writes 0 to the ENCRYPTION_ENABLE bit of                                          Disables decryption and outputs low-
   9                                                      transmits low-value content A/V
        the GMSL serializer and deserializer.                                             value content A/V data.
                                                          data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
  10                                                                      —                                 —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                    Maxim Integrated │ 54


MAX9278/MAX9282                                                                 3.12Gbps GMSL Deserializers
                                                                 for Coax or STP Input and LVDS Output
Table 18. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After
Encryption is Enabled
  NO.                           µC                         HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                        Generates PJ and updates the
                                                                                        Generates PJ’ and updates the PJ’
   1                            —                       PJ register every 16 VSYNC
                                                                                        register every 16 VSYNC cycles.
                                                        cycles.
                                                        Continues to encrypt and        Continues to receive, decrypt, and
   2                            —
                                                        transmit A/V data.              output A/V data.
        Every 16 video frames, reads PJ from the
   3                                                                   —                                  —
        GMSL serializer and PJ’ from the deserializer.
        If PJ matches PJ’, the enhanced link integrity
   4                                                                   —                                  —
        check is successful; go back to step 3.
        If there is a mismatch, retry up to two more
        times from step 3. Enhanced link integrity
        check fails after 3 mismatches. After the
        detection of failure of enhanced link integrity
        check, the µC makes sure that A/V data not
   5    requiring protection (low-value content) is                    —                                  —
        available at the GMSL serializer inputs (such
        as blue or informative screen). Alternatively,
        the FORCE_VIDEO and FORCE_AUDIO bits
        of the GMSL serializer can be used to mask
        A/V data input of the GMSL serializer.
                                                        Disables encryption and
        Writes 0 to the ENCRYPTION_ENABLE bit of                                        Disables decryption and outputs low-
   6                                                    transmits low-value content A/V
        the GMSL serializer and deserializer.                                           value content A/V data.
                                                        data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
   7                                                                   —                                  —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                  Maxim Integrated │ 55


MAX9278/MAX9282                                                                             3.12Gbps GMSL Deserializers
                                                                            for Coax or STP Input and LVDS Output
Example Repeater Network—Two µCs
The example shown in Figure 44 has one repeater and two µCs. Table 19 summarizes the authentication operation.
                               BD-DRIVE                 REPEATER                                                DISPLAY 1
                                    TX_B1              RX_R1                                   TX_R1            RX_D1
                                                                            VIDEO
                            µC_B                                          ROUTING
                                                                                                                DISPLAY 2
                            MEMORY
                            WITH SRM                   RX_R2                µC_R               TX_R2            RX_D2
                                       VIDEO CONNECTION
                                       CONTROL CONNECTION 1 (µC_B IN BD-DRIVE IS MASTER)
                                       CONTROL CONNECTION 2 (µC_R IN REPEATER IS MASTER)
Figure 45. Example Network with One Repeater and Two µCs (Tx = GMSL Serializer’s, Rx = Deserializer’s)
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol
                                                                                                HDCP GMSL                    HDCP GMSL
                                                                                                SERIALIZER                 DESERIALIZER
                                                                                              (TX_B1, TX_R1,               (RX_R1, RX_D1,
  NO.                     µC_B                                    µC_R                            TX_R2)                       RX_D2)
                                                                                              TX_B1 CDS = 0                RX_R1 CDS = 1
                                                                                              TX_R1 CDS = 0                RX_D1 CDS = 0
                                                                                              TX_R2 CDS = 0                RX_D2 CDS = 0
                                                                                         All: Power-up waiting for    All: Power-up waiting for
    1     Initial state after power-up.           Initial state after power-up.
                                                                                         HDCP authentication.         HDCP authentication.
                                                  Writes REPEATER = 1 in
                                                  RX_R1. Retries until proper
                                                  acknowledge frame received.
                                                  Note: This step must be
                                                  completed before the first part
                                                  of authentication is started
                                                  between TX_B1 and RX_R1 by
    2                       —                                                                        —                            —
                                                  the µC_B (step 7). For example,
                                                  to satisfy this requirement,
                                                  RX_R1 can be held at power-
                                                  down until µC_R is ready to
                                                  write the REPEATER bit, or
                                                  µC_B can poll µC_R before
                                                  starting authentication.
www.maximintegrated.com                                                                                                    Maxim Integrated │ 56


MAX9278/MAX9282                                                            3.12Gbps GMSL Deserializers
                                                                 for Coax or STP Input and LVDS Output
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                              HDCP GMSL            HDCP GMSL
                                                                              SERIALIZER          DESERIALIZER
                                                                            (TX_B1, TX_R1,       (RX_R1, RX_D1,
  NO.                   µC_B                            µC_R                     TX_R2)              RX_D2)
                                                                            TX_B1 CDS = 0         RX_R1 CDS = 1
                                                                            TX_R1 CDS = 0         RX_D1 CDS = 0
                                                                            TX_R2 CDS = 0         RX_D2 CDS = 0
        Makes sure that A/V data
        not requiring protection (low-
        value content) is available at
        the TX_B1 inputs (such as
        blue or informative screen).
                                                                        TX_B1: Starts        RX_R1: Locks to
        Alternatively, the FORCE_
                                                                        serialization and    incoming data stream
   3    VIDEO and FORCE_AUDIO                            —
                                                                        transmits low-value  and outputs low-value
        bits of TX_B1 can be used to
                                                                        content A/V data.    content A/V data.
        mask A/V data input of TX_B1.
        Starts the link between TX_B1
        and RX_R1 by writing SEREN
        = H to TX_B1, or link starts
        automatically if AUTOS is low.
                                         Starts all downstream links
                                                                        TX_R1, TX_R2: Starts RX_D1, RX_D2: Locks
                                         by writing SEREN = H to
                                                                        serialization and    to incoming data stream
   4                      —              TX_R1, TX_R2, or links start
                                                                        transmits low-value  and outputs low-value
                                         automatically if AUTOS of
                                                                        content A/V data.    content A/V data.
                                         transmitters are low.
                                         Reads the locked bit of RX_D1
                                         and makes sure the link
        Reads the locked bit of RX_R1
                                         between TX_R1 and RX_D1 is
        and makes sure the link
   5                                     established. Reads the locked              —                   —
        between TX_B1 and RX_R1 is
                                         bit of RX_D2 and makes sure
        established.
                                         the link between TX_R2 and
                                         RX_D2 is established.
                                         Writes 1 to the
                                         GPIO_0_FUNCTION and
                                         GPIO_1_FUNCTION bits
        Optionally, writes a random      in RX_R1 to change GPIO
   6                                                                                —                   —
        number seed to TX_B1.            functionality used for HDCP
                                         purpose. Optionally, writes a
                                         random-number seed to TX_R1
                                         and TX_R2.
        Starts and completes the                                        TX_B1: According
                                                                                             RX_R1: According to
        first part of the authentication                                to commands from
   7                                                     —                                   commands from µC_B,
        protocol between TX_B1, RX_R1                                   µC_B, generates AN,
                                                                                             computes R0’.
        (see steps 6–10 in Table 11).                                   computes R0.
www.maximintegrated.com                                                                          Maxim Integrated │ 57


MAX9278/MAX9282                                                                  3.12Gbps GMSL Deserializers
                                                                 for Coax or STP Input and LVDS Output
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                                    HDCP GMSL             HDCP GMSL
                                                                                    SERIALIZER          DESERIALIZER
                                                                                  (TX_B1, TX_R1,        (RX_R1, RX_D1,
  NO.                 µC_B                             µC_R                           TX_R2)                RX_D2)
                                                                                  TX_B1 CDS = 0         RX_R1 CDS = 1
                                                                                  TX_R1 CDS = 0         RX_D1 CDS = 0
                                                                                  TX_R2 CDS = 0         RX_D2 CDS = 0
                                         When GPIO_1 = 1 is detected,
                                         starts and completes the first part TX_R1, TX_R2:         RX_D1, RX_D2:
                                         of the authentication protocol      According to commands According to commands
   8                    —
                                         between the (TX_R1, RX_D1)          from µC_R, generates  from µC_R, computes
                                         and (TX_R2, RX_D2) links (see       AN, computes R0.      R0’.
                                         steps 6–10 in Table 11).
        Waits for the VSYNC falling
        edge and then enables
        encryption on the (TX_B1,
        RX_R1) link. Full authentication
                                                                             TX_B1: Encryption     RX_R1: Decryption
        is not complete yet so it makes
   9                                                     —                   enabled after next    enabled after next
        sure A/V content that needs
                                                                             VSYNC falling edge.   VSYNC falling edge.
        protection is not transmitted.
        Since REPEATER = 1 was read
        from RX_R1, the second part of
        authentication is required.
                                         When GPIO_0 = 1 is detected,        TX_R1, TX_R2:         RX_D1, RX_D2:
                                         enables encryption on the           Encryption enabled    Decryption enabled
  10                    —
                                         (TX_R1, RX_D1) and (TX_R2,          after next VSYNC      after next VSYNC
                                         RX_D2) links.                       falling edge.         falling edge.
                                                                                                   RX_R1: Control
                                         Blocks control channel
                                                                                                   channel from serializer
                                         from µC_B side by setting
                                                                                                   side (TX_B1) is blocked
   11                                    REVCCEN = FWDCCEN = 0                           —
                                                                                                   after FWDCCEN =
                                         in RX_R1. Retries until proper
                                                                                                   REVCCEN = 0 is
                                         acknowledge frame received.
                                                                                                   written.
        Waits for some time to allow                                                               RX_R1: Triggered by
        µC_R to make the KSV list        Writes BKSVs of RX_D1 and                                 µC_R’s write of BINFO,
        ready in RX_R1. Then polls       RX_D2 to the KSV list in RX_                              calculates hash value
  12    (reads) the KSV_LIST_READY                                                       —
                                         R1. Then, calculates and writes                           (V’) on the KSV list,
        bit of RX_R1 regularly until     the BINFO register of RX_R1.                              BINFO and the secret-
        proper acknowledge frame is                                                                value M0’.
        received and bit is read as 1.
                                         Writes 1 to the KSV_LIST_                                 RX_R1: Control channel
                                         READY bit of RX_R1 and then                               from the serializer side
                                         unblocks the control channel                              (TX_B1) is unblocked
  13                                                                                     —
                                         from the µC_B side by setting                             after FWDCCEN =
                                         REVCCEN = FWDCCEN = 1 in                                  REVCCEN = 1 is
                                         RX_R1.                                                    written.
www.maximintegrated.com                                                                                 Maxim Integrated │ 58


MAX9278/MAX9282                                                            3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and LVDS Output
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                               HDCP GMSL                HDCP GMSL
                                                                               SERIALIZER             DESERIALIZER
                                                                             (TX_B1, TX_R1,           (RX_R1, RX_D1,
  NO.                  µC_B                           µC_R                       TX_R2)                   RX_D2)
                                                                             TX_B1 CDS = 0            RX_R1 CDS = 1
                                                                             TX_R1 CDS = 0            RX_D1 CDS = 0
                                                                             TX_R2 CDS = 0            RX_D2 CDS = 0
         Reads the KSV list and BINFO
         from RX_R1 and writes them                                     TX_B1: Triggered by
         to TX_B1. If any of the MAX_                                   µC_B’s write of BINFO,
         DEVS_EXCEEDED or MAX_                                          calculates hash value
   14                                                   —                                                    —
         CASCADE_EXCEEDED bits                                          (V) on the KSV list,
         is 1, then authentication fails.                               BINFO and the secret-
         Note: BINFO must be written                                    value M0.
         after the KSV list.
         Reads V from TX_B1 and V’
         from RX_R1. If they match,
   15    continues with authentication;                 —                           —                        —
         otherwise, retries up to two
         more times.
         Searches for each KSV in the
   16    KSV list and BKSV of RX_R1 in                  —                           —                        —
         the Key Revocation list.
         If keys are not revoked,
         the second part of the
   17                                                   —                           —                        —
         authentication protocol is
         completed.
                                                                        All: Perform HDCP        All: Perform HDCP
         Starts transmission of A/V
   18                                                   —               encryption on high-      decryption on high-
         content that needs protection.
                                                                        value A/V data.          value A/V data.
Detection and Action Upon New Device                         Use the following procedure to notify downstream links of
Connection                                                   the start of a new authentication request:
When a new device is connected to the system, the            1) Host µC begins authentication with the HDCP repeat-
device must be authenticated and the device’s KSV               er’s input receiver.
checked against the revocation list. The downstream          2) When AKSV is written to HDCP repeater’s input
µCs can set the NEW_DEV_CONN bit of the upstream                receiver, its AUTH_STARTED bit is automatically set
receiver and invoke an interrupt to notify upstream µCs.        and its GPIO1 goes high (if GPIO1_FUNCTION is set
Notification of Start of Authentication and                     to high).
Enable of Encryption to Downstream Links                     3) HDCP repeater’s µC waits for a low-to-high transition
HDCP repeaters do not immediately begin authentication          on HDCP repeater input receiver’s AUTH_STARTED
upon startup or detection of a new device, but instead wait     bit and/or GPIO1 (if configured) and starts authentica-
for an authentication request from the upstream transmit-       tion downstream.
ter/repeaters.                                               4) HDCP repeater’s µC resets the AUTH_STARTED bit.
www.maximintegrated.com                                                                              Maxim Integrated │ 59


MAX9278/MAX9282                                                              3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and LVDS Output
Set GPIO0_FUNCTION to high to have GPIO0 follow the            0x0E). Auto error reset clears the error counters DECERR
ENCRYPTION_ENABLE bit of the receiver. The repeater            and the ERR output ~1µs after ERR goes low. Auto error
µC can use this function for notification when encryption      reset is disabled on power-up. Enable auto error reset
is enabled/disabled by an upstream µC.                         through AUTORST (0x06, D5). Auto error reset does not
                                                               run when the device is in PRBS test mode.
Applications Information
                                                               Dual µC Control
Self PRBS Test                                                 Usually systems have one microcontroller to run the
The serializers include a PRBS pattern generator that          control channel, located on the serializer side for display
works with bit-error verification in the deserializer. To run  applications or on the deserializer side for image-sensing
the PRBS test, First disable HDCP enctyption. Next, set        applications. However, a µC can reside on each side
DISHSFILT, DISVSFILT, and DISDEFILT to 1, to disable           simultaneously, and trade off running the control channel.
glitch filter in the deserializer. Then, set PRBSEN = 1        In this case, each µC can communicate with the serializer
(0x04, D5) in the serializer and then in the deserializer.     and deserializer and any peripheral devices.
To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the
                                                               Contention occurs if both µCs attempt to use the control
deserializer and then in the serializer.
                                                               channel at the same time. It is up to the user to
The deserializer also includes a PRBS mode                     prevent this contention by implementing a higher level
compatible with the MAX9271/MAX9273 serializers. To            protocol. In addition, the control channel does not provide
run the MAX9271/MAX9273 compatible PRBS test, first            arbitration between I2C masters on both sides of the
set PRBSTYPE = 1 (deserializer D7, Register 0x06).             link. An acknowledge frame is not generated when
Next, set DISHSFILT, DISVSFILT, and DISDEFILT to 1, to         communication fails due to contention. If communication
disable glitch filter in the deserializer. Then, set PRBSEN    across the serial link is not required, the µCs can disable
= 1 (0x04, D5) in the deserializer and then in the serial-     the forward and reverse control channel using the
izer. To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in      FWDCCEN and REVCCEN bits (0x04, D[1:0]) in the
the serializer (the deserializer PRBSEN should automati-       serializer/deserializer. Communication across the serial
cally clear).                                                  link is stopped and contention between µCs cannot occur.
Error Checking                                                 As an example of dual µC use in an image-sensing
The deserializers check the serial link for errors and         application, the serializer can be in sleep mode and
store the number of decoding errors in the 8-bit registers     waiting for wake-up by the µC on the deserializer side.
DECERR (0x0D). If a large number of decoding errors            After wake-up, the serializer-side µC assumes master
are detected within a short duration (error rate ≥ 1/4),       control of the serializer’s registers.
the deserializers lose lock and stop the error counter.        Changing the Clock Frequency
The deserializers then attempt to relock to the serial
                                                               It is recommended that the serial link be enabled after
data. DECERR reset upon successful video link lock,
                                                               the video clock (fTXCLKOUT) and the control-channel
successful readout of the register (through µC), or when-
                                                               clock (fUART/fI2C) are stable. When changing the clock
ever auto error reset is enabled. The deserializers use a
                                                               frequency, stop the video clock for 5µs, apply the clock
separate PRBS Register during the internal PRBS test,
                                                               at the new frequency, then restart the serial link or toggle
and DECERR are reset to 0x00.
                                                               SEREN. On-the-fly changes in clock frequency are
ERR Output                                                     possible if the new frequency is immediately stable and
The deserializers have an open-drain ERR output. This          without glitches. The reverse control channel remains
output asserts low whenever the number of decoding             unavailable for 500µs after serial link start or stop. When
errors exceeds the error thresholds during normal opera-       using the UART interface, limit on-the-fly changes in
tion, or when at least 1 PRBS error is detected during         fUART to factors of less than 3.5 at a time to ensure
PRBS test. ERR reasserts high whenever DECERR                  that the device recognizes the UART sync pattern. For
resets, due to DECERR readout, video link lock, or auto        example, when lowering the UART frequency from 1Mbps
error reset.                                                   to 100kbps, first send data at 333kbps then at 100kbps for
                                                               reduction ratios of 3 and 3.333, respectively.
Auto Error Reset
The default method to reset errors is to read the
respective error registers in the deserializers (0x0D and
www.maximintegrated.com                                                                                Maxim Integrated │ 60


MAX9278/MAX9282                                                                      3.12Gbps GMSL Deserializers
                                                                    for Coax or STP Input and LVDS Output
Fast Detection of Loss of Synchronization                             0x00 of the serializer for serializer device address change,
A measure of link quality is the recovery time from loss of           or register 0x01 of the deserializer for deserializer device
synchronization. The host can be quickly notified of loss-            address change). Then write the same address into the
of-lock by connecting the deserializer’s LOCK output to               corresponding register on the other device (register 0x00
the GPI input. If other sources use the GPI input, such as            of the deserializer for serializer device address change,
a touch-screen controller, the µC can implement a routine             or register 0x01 of the serializer for deserializer device
to distinguish between interrupts from loss-of-sync and               address change).
normal interrupts. Reverse control-channel communica-                 3-Level Configuration Inputs
tion does not require an active forward link to operate
                                                                      ADD0[1:0], CX/TP and BWS are 3-level inputs that control
and accurately tracks the LOCK status of the GMSL link.
                                                                      the serial interface configuration and power-up defaults.
LOCK asserts for video link only and not for the configura-
                                                                      Connect 3-level inputs through a pullup resistor to IOVDD
tion link.
                                                                      to set a high level, a pulldown resistor to GND to set a low
Providing a Frame Sync (Camera                                        level, or open to set a mid level. For digital control, use
Applications)                                                         three-state logic to drive the 3-level logic input.
The GPI/GPO provide a simple solution for camera                      Configuration Blocking
applications that require a frame sync signal from the
                                                                      The deserializers can block changes to registers. Set
ECU (e.g., surround-view systems). Connect the ECU
                                                                      CFGBLOCK to make registers 0x00 to registers 0x1F as
frame sync signal to the GPI input, and connect GPO
                                                                      read only. Once set, the registers remain blocked until the
output to the camera frame sync input. GPI/GPO has
                                                                      supplies are removed or until PWDN is low.
a typical delay of 275µs (350µs max). Skew between
multiple GPI/GPO channels is 115µs max. If a lower                    Compatibility with Other GMSL Devices
skew signal is required, connect the camera’s frame sync              The deserializers are designed to pair with the MAX9275–
input to one of the deserializer’s GPIOs and use an I2C               MAX9281 serializers, but interoperate with any GMSL
broadcast write command to change the GPIO output                     serializers. See Table 20 for operating limitations.
state. This has a maximum skew of 1.5µs, independent
from the used I2C bit rate.                                           Key Memory
                                                                      Each device has a unique HDCP key set that is stored
Software Programming of the Device
                                                                      in secure nonvolatile memory (NVM). The HDCP key set
Addresses
                                                                      consists of 40 56-bit private keys and one 40-bit public
The serializers and deserializers have programmable                   key. The NVM is qualified for automotive applications.
device addresses. This allows multiple GMSL devices,
along with I2C peripherals, to coexist on the same control            HS/VS/DE Inversion
channel. The serializer device address is in register 0x00            The deserializer uses an active-high HS, VS, and DE
of each device, while the deserializer device address is in           for encoding and HDCP encryption. Set INVHSYNC,
register 0x01 of each device. To change a device address,             INVVSYNC, and INVDE in the serializer (registers 0x0D,
first write to the device whose address changes (register
Table 20. MAX9278/MAX9282 Feature Compatibility
   MAX9278/MAX9282 FEATURE                                                  GMSL SERIALIZER
  HDCP (MAX9282 only)               If feature not supported in serializer, must not be turned on in the MAX9282.
  High-bandwidth mode               If feature not supported in serializer, must only use 24-bit and 32-bit modes.
  I2C to I2C                        If feature not supported in serializer, must use UART-to-I2C or UART-to-UART mode.
                                    If feature not supported in serializer, must connect unused serial output through 200nF and
  Coax
                                    50Ω in series to VDD and set the reverse control-channel amplitude to 100mV.
  High-immunity control channel     If feature not supported in serializer, must use the legacy reverse control-channel mode.
                                    If feature not supported in serializer, must use I2S encoding (with 50% WS duty cycle), if
  TDM encoding
                                    supported.
  I2S encoding                      If feature not supported in serializer, must disable I2S in the MAX9278/MAX9282.
www.maximintegrated.com                                                                                         Maxim Integrated │ 61


MAX9278/MAX9282                                                             3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and LVDS Output
0x0E) to invert active-low input signals for use with the    for details). To meet the fast-mode rise-time requirement,
GMSL devices. Set INVHSYNC, INVVSYNC, and INVDE              choose the pullup resistors so that rise time tR = 0.85
in the deserializer (register 0x0F, 0x14) to output active-  x RPULLUP x CBUS < 300ns. The waveforms are not
low signals for use with downstream devices.                 recognized if the transition time becomes too slow. The
                                                             device supports I2C/UART rates up to 1Mbps.
WS/SCK Inversion
The deserializer uses standard polarities for I2S. Set       AC-Coupling
INVWS, INVSCK in the serializer (register 0x1B) to invert    AC-coupling isolates the receiver from DC voltages up
opposite polarity signals for use with the GMSL devices.     to the voltage rating of the capacitor. Capacitors at the
Set INVWS, INVSCK in the deserializer (register 0x1D) to     serializer output and at the deserializer input are needed
output reverse-polarity signals for downstream use.          for proper link operation and to provide protection if either
                                                             end of the cable is shorted to a battery. AC-coupling
GPIOs                                                        blocks low-frequency ground shifts and low-frequency
The deserializers have two open-drain GPIOs available        common-mode noise.
when not used for HDCP purposes (see the Notification
of Start of Authentication and Enable of Encryption to       Selection of AC-Coupling Capacitors
Downstream Links section), GPIO1OUT and GPIO0OUT             Voltage droop and the digital sum variation (DSV) of
(0x06, D3 and D1) set the output state of the GPIOs.         transmitted symbols cause signal transitions to start from
Setting the GPIO output bits to 0 low pulls the output low,  different voltage levels. Because the transition time is fixed,
while setting the bits to 1 leaves the output undriven, and  starting the signal transition from different voltage levels
pulled high through internal/external pullup resistors. The  causes timing jitter. The time constant for an AC-coupled
GPIO input buffers are always enabled. The input states      link needs to be chosen to reduce droop and jitter to an
are stored in GPIO1 and GPIO0 (0x06, D2 and D0). Set         acceptable level. The RC network for an AC-coupled link
GPIO1OUT/GPIO0OUT to 1 when using GPIO1/GPIO0                consists of the CML/coax receiver termination resistor
as an input.                                                 (RTR), the CML/coax driver termination resistor (RTD),
                                                             and the series AC-coupling capacitors (C). The RC
Internal Input Pulldowns                                     time constant for four equal-value series capacitors
The control and configuration inputs (except 3-level         is (C x (RTD + RTR))/4. RTD and RTR are required to
inputs) include a pulldown resistor to GND. External pull-   match the transmission line impedance (usually 100Ω
down resistors are not needed.                               differential, 50Ω single ended). This leaves the capacitor
                                                             selection to change the system time constant. Use at
Choosing I2C/UART Pullup Resistors
                                                             0.22μF (using legacy reverse control channel), 47nF
I2C and UART open-drain lines require a pullup resistor      (using high-immunity reverse control channel), or larger
to provide a logic-high level. There are tradeoffs between   high-frequency surface-mount ceramic capacitors, with
power dissipation and speed, and a compromise may            sufficient voltage rating to withstand a short to battery, to
be required when choosing pullup resistor values. Every      pass the lower speed reverse control-channel signal. Use
device connected to the bus introduces some capacitance      capacitors with a case size less than 3.2mm x 1.6mm to
even when the device is not in operation. I2C specifies      have lower parasitic effects to the high-speed signal.
300ns rise times (30% to 70%) for fast mode, which
is defined for data rates up to 400kbps (see the I2C
specifications in the AC Electrical Characteristics table
www.maximintegrated.com                                                                              Maxim Integrated │ 62


MAX9278/MAX9282                                                            3.12Gbps GMSL Deserializers
                                                             for Coax or STP Input and LVDS Output
Power-Supply Circuits and Bypassing                           impedance of 50Ω; contact the factory for 75Ω operation).
The deserializers use an AVDD and DVDD of 3.0V to             Table 22 lists the suggested cables and connectors used
3.6V. All single-ended inputs and outputs except for the      in the GMSL link.
serial input derive power from an IOVDD of 1.7V to 3.6V,      Board Layout
which scale with IOVDD. Proper voltage-supply bypass-
                                                              Separate LVCMOS logic signals and CML/coax high-
ing is essential for high-frequency circuit stability.
                                                              speed signals to prevent crosstalk. Use a four-layer PCB
Power-Supply Table                                            with separate layers for power, ground, CML/coax, and
HDCP operation (MAX9282 only) draws additional                LVCMOS logic signals. Layout PCB traces close to each
current. This is shown in Table 21.                           other for a 100Ω differential characteristic impedance for
                                                              STP. The trace dimensions depend on the type of trace
Cables and Connectors                                         used (microstrip or stripline). Note that two 50Ω PCB
Interconnect for CML typically has a differential imped-      traces do not have 100Ω differential impedance when
ance of 100Ω. Use cables and connectors that have             brought close together—the impedance goes down when
matched differential impedance to minimize impedance          the traces are brought closer. Use a 50Ω trace for the
discontinuities. Coax cables typically have a characteristic  single-ended output when driving coax.
Table 21. Additional Supply Current from HDCP (MAX9282 Only)
                          fTXCLKOUT                                          MAXIMUM HDCP CURRENT
                              (MHz)                                                    (mA)
                               16.6                                                       6
                               33.3                                                       9
                               36.6                                                       9
                               66.6                                                      12
                               104                                                       18
Table 22. Suggested Connectors and Cables for GMSL
            VENDOR                      CONNECTOR                       CABLE                          TYPE
          Rosenberger                  59S2AX-400A5-Y                   RG174                          Coax
          Rosenberger                  D4S10A-40ML5-Z                 Dacar 538                         STP
             Nissei                        GT11L-2S                F-2WME AWG28                         STP
              JAE                          MX38-FF                   A-BW-Lxxxxx                        STP
www.maximintegrated.com                                                                             Maxim Integrated │ 63


MAX9278/MAX9282                                                                3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and LVDS Output
Route the PCB traces for differential CML channel in par-
allel to maintain the differential characteristic impedance.                                          RD
                                                                                          1MΩ       1.5kΩ
Avoid vias. Keep PCB traces that make up a differential
pair equal length to avoid skew within the differential pair.                   CHARGE-CURRENT-  DISCHARGE
                                                                                 LIMIT RESISTOR  RESISTANCE
ESD Protection                                                           HIGH-
                                                                                              CS  STORAGE             DEVICE
                                                                       VOLTAGE
ESD tolerance is rated for Human Body Model, IEC                                          100pF   CAPACITOR           UNDER
                                                                          DC
61000-4-2, and ISO 10605. The ISO 10605 and IEC                                                                        TEST
                                                                       SOURCE
61000-4-2 standards specify ESD tolerance for electronic
systems. The serial link inputs are rated for ISO 10605
ESD protection and IEC 61000-4-2 ESD protection. All
pins are tested for the Human Body Model. The Human            Figure 46. Human Body Model ESD Test Circuit
Body Model discharge components are CS = 100pF and
RD = 1.5kΩ (Figure 46). The IEC 61000- 4-2 discharge
components are CS = 150pF and RD = 330Ω (Figure 47).                                                  RD
The ISO 10605 discharge components are CS = 330pF                                                    330Ω
and RD = 2kΩ (Figure 48).
                                                                                CHARGE-CURRENT-   DISCHARGE
                                                                                  LIMIT RESISTOR RESISTANCE
                                                                         HIGH-
                                                                                              CS   STORAGE            DEVICE
                                                                       VOLTAGE
                                                                                           150pF   CAPACITOR           UNDER
                                                                           DC
                                                                                                                        TEST
                                                                        SOURCE
                                                               Figure 47. IEC 61000-4-2 Contact Discharge ESD Test Circuit
                                                                                                      RD
                                                                                                     2kΩ
                                                                                CHARGE-CURRENT-  DISCHARGE
                                                                                 LIMIT RESISTOR  RESISTANCE
                                                                         HIGH-
                                                                                             CS   STORAGE             DEVICE
                                                                      VOLTAGE
                                                                                          330pF   CAPACITOR           UNDER
                                                                          DC
                                                                                                                       TEST
                                                                       SOURCE
                                                               Figure 48. ISO 10605 Contact Discharge ESD Test Circuit
www.maximintegrated.com                                                                                      Maxim Integrated │ 64


MAX9278/MAX9282                                                3.12Gbps GMSL Deserializers
                                                for Coax or STP Input and LVDS Output
Table 23. Register Table
  REGISTER                                                                                         DEFAULT
                   BITS    NAME     VALUE                      FUNCTION
  ADDRESS                                                                                           VALUE
                                           Serializer device address (power-up default value
                  D[7:1]   SERID   XXXXXXX                                                         XX00XX0
     0x00                                  depends on latched address pin level)
                    D0       —         0   Reserved                                                     0
                                           Deserializer device address (power-up default
                  D[7:1]   DESID   XXXXXXX                                                         XX01XXX
                                           value depends on latched address pin level)
     0x01
                                       0   Normal operation
                    D0   CFGBLOCK                                                                       0
                                       1   Registers 0x00 to 0x1F are read only
                                           No spread spectrum. Power-up default when
                                      00
                                           SSEN = low.
                                           ±2% spread spectrum. Power-up default when
                  D[7:6]     SS       01                                                               00
                                           SSEN = high.
                                      10   No spread spectrum
                                      11   ±4% spread spectrum
                                           WS, SCK configured as output (deserializer
                                       0
                                           sourced clock)
                    D5   AUDIOMODE                                                                      0
                                           WS, SCK configured as input (system sourced
                                       1
                                           clock)
     0x02                              0   Disable I2S/TDM channel
                    D4    AUDIOEN                                                                       1
                                       1   Enable I2S/TDM channel
                                      00   12.5MHz to 25MHz pixel clock
                                      01   25MHz to 50MHz pixel clock
                  D[3:2]   PRNG                                                                        11
                                      10   50MHz to 104MHz pixel clock
                                      11   Automatically detect the pixel clock range
                                      00   0.5 to 1Gbps serial-data rate
                                      01   1 to 2Gbps serial-data rate
                  D[1:0]   SRNG                                                                        11
                                      10   2 to 3.12Gbps serial-data rate
                                      11   Automatically detect serial-data rate
                                           Calibrate spread modulation rate only once after
                                      00
                                           locking
                                           Calibrate spread modulation rate every 2ms after
                                      01
                                           locking
                  D[7:6]  AUTOFM                                                                       00
                                           Calibrate spread modulation rate every 16ms after
                                      10
                                           locking
     0x03                                  Calibrate spread modulation rate every 256ms
                                      11
                                           after locking
                    D5       —         0   Reserved                                                     0
                                    00000  Auto calibrate sawtooth divider
                                           Manual SDIV setting. See the Manual
                  D[4:0]    SDIV                                                                     00000
                                    XXXXX  Programming of the Spread-Spectrum Divider
                                           section.
www.maximintegrated.com                                                                    Maxim Integrated │ 65


MAX9278/MAX9282                                                 3.12Gbps GMSL Deserializers
                                               for Coax or STP Input and LVDS Output
Table 23. Register Table (continued)
  REGISTER                                                                                              DEFAULT
                   BITS      NAME  VALUE                        FUNCTION
  ADDRESS                                                                                                VALUE
                                       0   LOCK output is low                                                0
                    D7     LOCKED
                                       1   LOCK output is high                                         (read only)
                                       0   Enable CNTL and I2S outputs
                    D6     OUTENB                                                                            0
                                       1   Disable CNTL and I2S outputs
                                       0   Disable PRBS test
                    D5     PRBSEN                                                                            0
                                       1   Enable PRBS test
                                           Normal mode (power-up default value depends on
                                       0
                                           CDS and MS pin value at power-up)
                    D4      SLEEP                                                                          0, 1
                                           Activate sleep mode (power-up default value
                                       1
                                           depends on CDS and MS pin value at power-up)
     0x04                                  Deserializer control channel uses UART-to-I2C
                                      00
                                           when I2CSEL = 0
                  D[3:2]   INTTYPE         Deserializer control channel uses UART-to UART                   01
                                      01
                                           when I2CSEL = 0
                                    10, 11 Deserializer control channel disabled
                                       0   Disable reverse control channel to serializer (sending)
                    D1    REVCCEN                                                                            1
                                       1   Enable reverse control channel to serializer (sending)
                                           Disable forward control channel from serializer
                                       0
                                           (receiving)
                    D0    FWDCCEN                                                                            1
                                           Enable forward control channel from serializer
                                       1
                                           (receiving)
                                           I2C conversion sends the register address when
                                       0
                                           converting UART to I2C
                    D7   I2CMETHOD                                                                           0
                                           Disable sending of I2C register address when
                                       1
                                           converting UART to I2C (command-byte-only mode)
                                      00   7.5MHz equalizer highpass filter cutoff frequency
                                      01   3.75MHz equalizer highpass filter cutoff frequency
                  D[6:5]   HPFTUNE                                                                          01
                                      10   2.5MHz equalizer highpass filter cutoff frequency
                                      11   1.87MHz equalizer highpass filter cutoff frequency
                                       0   Enable equalizer
                    D4       PDEQ                                                                            0
                                       1   Disable equalizer
                                    0000   2.1dB equalizer boost gain
                                    0001   2.8dB equalizer boost gain
     0x05                           0010   3.4dB equalizer boost gain
                                    0011   4.2dB equalizer boost gain
                                           5.2dB equalizer boost gain. Power-up default
                                    0100
                                           when SSEN = high.
                                    0101   6.2dB equalizer boost gain
                  D[3:0]   EQTUNE   0110   7dB equalizer boost gain                                    0100, 1001
                                     0111  8.2dB equalizer boost gain
                                    1000   9.4dB equalizer boost gain
                                           10.7dB equalizer boost gain. Power-up default
                                    1001
                                           when SSEN = low.
                                    1010   11.7dB equalizer boost gain
                                    1011   13dB equalizer boost gain
                                    11XX   Do not use
www.maximintegrated.com                                                                         Maxim Integrated │ 66


MAX9278/MAX9282                                                    3.12Gbps GMSL Deserializers
                                                 for Coax or STP Input and LVDS Output
Table 23. Register Table (continued)
  REGISTER                                                                                           DEFAULT
                   BITS    NAME      VALUE                        FUNCTION
  ADDRESS                                                                                             VALUE
                                        0    Deserializer uses standard PRBS test
                    D7   PRBSTYPE            Deserializer uses MAX9271/MAX9273-compatible                0
                                        1
                                             PRBS test
                                        0    No automatic reset of error registers and outputs
                    D6   AUTORST             Automatically reset DECERR register 1µs after               0
                                        1
                                             ERR asserts
                                             Enable GPI to GPO signal transmission to
                                        0
                                             serializer
                    D5     DISGPI                                                                        0
                                             Disable GPI to GPO signal transmission to
                                        1
                                             serializer
     0x06                               0    GPI input is low                                            0
                    D4     GPIIN
                                        1    GPI input is high                                      (read only)
                                        0    Set GPIO1 to low
                    D3   GPIO1OUT                                                                        1
                                        1    Set GPIO1 to high
                                        0    GPIO1 input is low                                          0
                    D2    GPIO1IN
                                        1    GPIO1 input is high                                    (read only)
                                        0    Set GPIO0 to low
                    D1   GPIO0OUT                                                                        1
                                        1    Set GPIO0 to high
                                        0    GPIO0 input is low                                          0
                    D0    GPIO0IN
                                        1    GPIO0 input is high                                    (read only)
     0x07         D[7:0]     —      01010100 Reserved                                                01010100
                  D[7:3]     —        00110  Reserved                                                  00110
                                             Enable DE glitch filter. Power up default when
                                        0
                                             BWS = low or high.
                    D2   DISDEFILT                                                                      0, 1
                                             Disable DE glitch filter. Power-up default when
                                        1
                                             BWS = open.
                                             Enable VS glitch filter. Power-up default when
                                        0
     0x08                                    BWS = low or high.
                    D1   DISVSFILT                                                                      0, 1
                                             Disable VS glitch filter. Power-up default when
                                        1
                                             BWS = open.
                                             Enable HS glitch filter. Power-up default
                                        0
                                             BwhnWS = low or high.
                    D0   DISHSFILT                                                                      0, 1
                                             Disable HS glitch filter. Power-up default when
                                        1
                                             BWS = open.
     0x09         D[7:0]     —      11001000 Reserved                                                11001000
     0x0A         D[7:0]     —     00010XXX  Reserved                                               00010XXX
     0x0B         D[7:0]     —      00100000 Reserved                                                00100000
     0x0C         D[7:0]  ERRTHR   XXXXXXXX  Error threshold for decoding errors                     00000000
                                                                                                     00000000
     0x0D         D[7:0]  DECERR   XXXXXXXX  Decoding error counter
                                                                                                    (read only)
                                                                                                     00000000
     0x0E         D[7:0] PRBSERR   XXXXXXXX  PRBS error counter
                                                                                                    (read only)
www.maximintegrated.com                                                                      Maxim Integrated │ 67


MAX9278/MAX9282                                                  3.12Gbps GMSL Deserializers
                                                 for Coax or STP Input and LVDS Output
Table 23. Register Table (continued)
  REGISTER                                                                                        DEFAULT
                   BITS      NAME     VALUE                      FUNCTION
  ADDRESS                                                                                           VALUE
                  D[7:3]       —      00000  Reserved                                               00000
                                         0   No DE inversion at the output
                    D2       INVDE                                                                     0
                                         1   Invert DE at the output
     0x0F                                0   Enable remote wake-up
                    D1    DISRWAKE                                                                     0
                                         1   Disable remote wake-up
                                         0   Drive INTOUT low
                    D0      INTOUT                                                                     0
                                         1   Drive INTOUT high
     0x10         D[7:0]       —   XXXXXXXX  Reserved                                            (Read only)
                                             High-immunity reverse control-channel mode uses
                                         0
                                             500kbps bit rate
                    D7     REVFAST                                                                     0
     0x11                                    High-immunity reverse control-channel mode uses
                                         1
                                             1Mbps bit rate
                  D[6:0]       —     0100010 Reserved                                              0100010
                                         0   MCLK derived from TXCLKOUT (see Table 6)
                    D7    MCLKSRC                                                                      0
                                         1   MCLK derived from internal oscillator
     0x12
                                     0000000 MCLK disabled
                  D[6:0]   MCLKDIV                                                                 0000000
                                   XXXXXXX   MCLK divider
     0x13         D[7:0]       —    0X010000 Reserved                                             0X010000
                                         0   No VS inversion at the output
                    D7    INVVSYNC                                                                     0
                                         1   Invert VS at the output
                                         0   No HS inversion at the output
                    D6    INVHSYNC                                                                     0
                                         1   Invert HS at the output
                                         0   Normal LVDS output operation
                    D5   FORCELVDS                                                                     0
                                         1   LVDS output forced low
                                         0   Normal CMOS output driver current
                    D4        DCS                                                                      0
                                         1   Boosted CMOS output driver current
     0x14                                    Serial-data bit 27 mapped to CNTL1
                                         0
                    D3     DISCNTL           (when BWS = high)                                         1
                                         1   CNTL1 forced low (when BWS = high)
                                             Serial-data bit 27 mapped to RES bit
                                         0
                    D2      DISRES           (when BWS = high)                                         0
                                         1   RES bit forced low (when BWS = high)
                                        00   1.75mA LVDS driver current
                                        01   3.5mA LVDS driver current
                  D[1:0]     ILVDS                                                                    01
                                        10   5.25mA LVDS driver current
                                        11   7mA LVDS driver current
www.maximintegrated.com                                                                   Maxim Integrated │ 68


MAX9278/MAX9282                                                   3.12Gbps GMSL Deserializers
                                                for Coax or STP Input and LVDS Output
Table 23. Register Table (continued)
  REGISTER                                                                                          DEFAULT
                   BITS     NAME    VALUE                         FUNCTION
  ADDRESS                                                                                            VALUE
                                        0   INTOUT pin output controlled by INTOUT bit above
                    D7    AUTOINT           Writes to any AVINFO bytes sets INTOUT to high.              1
                                        1
                                            Reads to any AVINFO bytes sets INTOUT to low.
                                            Disable HS/VS tracking (power-up default value
                                        0
                                            depends on state of BWS input value at power-up)
                    D6    HVTREN                                                                       0, 1
                                            Enable HS/VS tracking (power-up default value
                                        1
                                            depends on state of BWS input value at power-up)
                                            Disable DE tracking (power-up default value
                                        0
                                            depends on state of BWS input value at power-up)
     0x15           D5    DETREN                                                                       0, 1
                                            Enable DE tracking (power-up default value
                                        1
                                            depends on state of BWS input value at power-up)
                                        0   Partial periodic HS/VS and DE tracking
                    D4   HVTRMODE                                                                        1
                                        1   Partial and full periodic HS/VS and DE tracking
                  D[3:2]     —         00   Reserved                                                    00
                                        0   MCLK output operates normally
                    D1    MCLKWS                                                                         0
                                        1   WS is output from MCLK (MCLK mirrors WS)
                                        0   MCLK output on CNTL2 (when OEN = low)
                    D0    MCLKPIN                                                                        0
                                        1   MCLK output on CNTL0 (when OEN = low)
                                            Legacy reverse control-channel mode (power-up
                                        0
                                            default value depends on SD/HIM at power-up)
                    D7    HIGHIMM           High-immunity reverse control-channel mode                 0, 1
     0x16
                                        1   (power-up default value depends on SD/HIM at
                                            power-up)
                  D[6:0]     —      1011010 Reserved                                                 1011010
     0x17         D[7:0]     —    0XXXXXXX  Reserved                                               000XXXXX
                  D[7:1]  I2CSRCA  XXXXXXX  I2C address translator source A                         0000000
     0x18
                    D0       —          0   Reserved                                                     0
                  D[7:1]  I2CDSTA  XXXXXXX  I2C address translator destination A                    0000000
     0x19
                    D0       —          0   Reserved                                                     0
                  D[7:1]  I2CSRCB  XXXXXXX  I2C address translator source B                         0000000
     0x1A
                    D0       —          0   Reserved                                                     0
                  D[7:1]  I2CDSTB  XXXXXXX  I2C address translator destination B                    0000000
     0x1B
                    D0       —          0   Reserved                                                     0
www.maximintegrated.com                                                                     Maxim Integrated │ 69


MAX9278/MAX9282                                               3.12Gbps GMSL Deserializers
                                              for Coax or STP Input and LVDS Output
Table 23. Register Table (continued)
  REGISTER                                                                                         DEFAULT
                   BITS       NAME VALUE                     FUNCTION
  ADDRESS                                                                                           VALUE
                                         Acknowledge not generated when forward
                                      0
                                         channel is not available
                    D7   I2CLOCACK                                                                      1
                                         I2C-to-I2C slave generates local acknowledge
                                      1
                                         when forward channel is not available
                                     00  352ns/117ns I2C setup/hold time
                                     01  469ns/234ns I2C setup/hold time
                  D[6:5]  I2CSLVSH                                                                     01
                                     10  938ns/352ns I2C setup/hold time
                                     11  1046ns/469ns I2C setup/hold time
                                    000  8.47kbps (typ) I2C-to-I2C master bit-rate setting
                                    001  28.3kbps (typ) I2C-to-I2C master bit-rate setting
     0x1C
                                    010  84.7kbps (typ) I2C-to-I2C master bit-rate setting
                                    011  105kbps (typ) I2C-to-I2C master bit-rate setting
                  D[4:2]  I2CMSTBT                                                                    101
                                    100  173kbps (typ) I2C-to-I2C master bit-rate setting
                                    101  339kbps (typ) I2C-to-I2C master bit-rate setting
                                    110  533kbps (typ) I2C-to-I2C master bit-rate setting
                                    111  837kbps (typ) I2C-to-I2C master bit-rate setting
                                     00  64µs (typ) I2C-to-I2C slave remote timeout
                                     01  256µs (typ) I2C-to-I2C slave remote timeout
                  D[1:0]  I2CSLVTO                                                                     10
                                     10  1024µs (typ) I2C-to-I2C slave remote timeout
                                     11  No I2C-to-2C slave remote timeout
                  D[7:6]       —     00  Reserved                                                      00
                                      0  Normal DE operation
                    D5       DESEL                                                                      0
                                      1  HS copied to DE
                                     00  D18/D19 used for HS/VS (normal opeartion)
                                         D14/D15 used for HS/VS (D[19:16] shifted to
                                     01
                  D[4:3]    HVSRC        D[17:14]), for use with the MAX9271                           00
                                         D0/D1 used for HS/VS (D[19:2] shifted to D[17:0]),
                                     1X
     0x1D                                for use with the MAX9271/73 with HV inversion
                                         Audio FIFO repeats last audio word when FIFO is
                                      0
                    D2   AUDUFBEH        empty                                                          0
                                      1  Audio FIFO outputs all zeroes when FIFO is empty
                                      0  Do not invert SCK at output
                    D1      INVSCK                                                                      0
                                      1  Invert SCK at output
                                      0  Do not invert WS at output
                    D0       INVWS                                                                      0
                                      1  Invert WS at output
www.maximintegrated.com                                                                    Maxim Integrated │ 70


MAX9278/MAX9282                                                 3.12Gbps GMSL Deserializers
                                                for Coax or STP Input and LVDS Output
Table 23. Register Table (continued)
   REGISTER                                                                                     DEFAULT
                   BITS     NAME     VALUE                     FUNCTION
   ADDRESS                                                                                        VALUE
                                            Device identifier
                                                                                                0010XX00
     0x1E         D[7:0]     ID    0010XX00 (MAX9278 = 0x24)
                                                                                                (read only)
                                            (MAX9282 = 0x28)
                                                                                                     000
                  D[7:5]     —         000  Reserved
                                                                                                (read only)
     0x1F                               0   Not HDCP capable (MAX9278)
                    D4      CAPS                                                               (Read only)
                                        1   HDCP capable (MAX9282)
                  D[3:0]  REVISION    XXXX  Device revision                                    (Read only)
  0x40 to 0x59    D[7:0]   AVINFO  XXXXXXXX Video/audio format/status/information bytes          All zeroes
      0x77        D[7:0]     —     XXXXXXXX                                                    (Read only)
                                            Audio FIFO last overflow/underflow period
      0x78        D[7:0] AUDOUPER  XXXXXXXX                                                    (Read only)
                                            (AUDIOMODE = 1 only)
                                        0   Audio FIFO is in underflow (AUDIOMODE = 1 only)
                    D7     AUDOU                                                               (Read only)
                                        1   Audio FIFO is in overflow (AUDIOMODE = 1 only)
      0x79
                                                                                                 0000XXX
                  D[6:0]     —      0000XXX Reserved
                                                                                                (read only)
     0x7B         D[7:0]  LUTADDR  XXXXXXXX LUT start address for write and read                00000000
                  D[7:5]     —         000  Reserved                                                 000
                                        0   Normal operation
                    D4   EN4THLANE                                                                    0
                                        1   TXOUT3_ enabled (when BWS = 0)
                                        0   Disable LUT write and read
                    D3    LUTPROG                                                                     0
                                        1   Enable LUT write and read
     0x7C                               0   Disable blue LUT
                    D2   BLULUTEN                                                                     0
                                        1   Enable blue LUT
                                        0   Disable green LUT
                    D1   GRNLUTEN                                                                     0
                                        1   Enable green LUT
                                        0   Disable red LUT
                    D0   REDLUTEN                                                                     0
                                        1   Enable red LUT
     0x7D         D[7:0]   REDLUT  XXXXXXXX Red LUT value (see Table 12)                        00000000
     0x7E         D[7:0] GREENLUT  XXXXXXXX Green LUT value (see Table 12)                      00000000
     0x7F         D[7:0]  BLUELUT  XXXXXXXX Blue LUT value (see Table 12)                       00000000
X = Don’t care
www.maximintegrated.com                                                                 Maxim Integrated │ 71


MAX9278/MAX9282                                                       3.12Gbps GMSL Deserializers
                                                    for Coax or STP Input and LVDS Output
Table 24. HDCP Register Table (MAX9282 Only)
   REGISTER         SIZE           READ/                                                      DEFAULT VALUE
                           NAME                                 FUNCTION
   ADDRESS        (Bytes)          WRITE                                                           (hex)
  0X80 to 0x84        5     BKSV  Read only  HDCP receiver KSV                                  (Read only)
  0X85 to 0x86        2      RI’  Read only  Link verification response                         (Read only)
     0X87             1      PJ’  Read only  Enhanced link verification response                (Read only)
  0X88 to 0x8F        8      AN   Read/write Session random number                          0x0000000000000000
  0X90 to 0x94        5     AKSV  Read/write HDCP transmitter KSV                              0x0000000000
                                             D7 = PD_HDCP
                                             1 = Power down HDCP circuits
                                             0 = HDCP circuits normal
                                             D[6:4] = Reserved
                                             D3 = GPIO1_FUNCTION
                                             1 = GPIO1 mirrors AUTH_STARTED
                                             0 = Normal GPIO1 operation
                                             D2 = GPIO0_FUNCTION
     0x95             1    BCTRL  Read/write 1 = GPIO0 mirrors ENCRYPTION_ENABLE                    0x00
                                             0 = Normal GPIO0 operation
                                             D1 = AUTH_STARTED
                                             1 = Authentication started (triggered by write
                                             to AKSV)
                                             0 = Authentication not started
                                             D0 = ENCRYPTION_ENABLE
                                             1 = Enable encryption
                                             0 = Disable encryption
                                             D[7:2] = Reserved
                                             D1 = NEW_DEV_CONN
                                             1 = Set to 1 if a new connected device is
                                             detected
     0x96             1   BSTATUS Read/write 0 = Set to 0 if no new device is connected             0x00
                                             D0 = KSV_LIST_READY
                                             1 = Set to 1 if KSV list and BINFO is ready
                                             0 = Set to 0 if KSV list or BINFO is not ready
                                             D[7:1] = Reserved
                                             D0 = REPEATER
     0x97             1    BCAPS  Read/write                                                        0x00
                                             1 = Set to one if device is a repeater
                                             0 = Set to zero if device is not a repeater
                                                                                            0x0000000000000000
  0x98 to 0x9F        8      —    Read only  Reserved
                                                                                                (Read only)
  0XA0 to 0xA3        4     V’.H0 Read/write H0 part of SHA-1 hash value                        0x00000000
  0XA4 to 0xA7        4     V’.H1 Read/write H1 part of SHA-1 hash value                        0x00000000
  0XA8 to 0xAB        4     V’.H2 Read/write H2 part of SHA-1 hash value                        0x00000000
 0XAC to 0xAF         4     V’.H3 Read/write H3 part of SHA-1 hash value                        0x00000000
  0XB0 to 0xB3        4     V’.H4 Read/write H4 part of SHA-1 hash value                        0x00000000
www.maximintegrated.com                                                                       Maxim Integrated │ 72


MAX9278/MAX9282                                                       3.12Gbps GMSL Deserializers
                                                      for Coax or STP Input and LVDS Output
Table 24. HDCP Register Table (MAX9282 Only) (continued)
   REGISTER         SIZE            READ/                                                DEFAULT VALUE
                            NAME                                FUNCTION
   ADDRESS        (Bytes)           WRITE                                                      (hex)
                                              D[15:12] = Reserved
                                              D11 = MAX_CASCADE_EXCEEDED
                                              1 = Set to one if more than seven cascaded
                                              devices attached
                                              0 = Set to zero if seven or fewer cascaded
                                              devices attached
                                              D[10:8] = DEPTH
  0XB4 to 0xB5        2    BINFO   Read/write Depth of cascaded devices                       0x0000
                                              D7 = MAX_DEVS_EXCEEDED
                                              1 = Set to one if more than 14 devices
                                              attached
                                              0 = Set to zero if 14 or fewer devices
                                              attached
                                              D[6:0] = DEVICE_COUNT
                                              Number of devices attached
     0xB6             1    GPMEM   Read/write General-purpose memory byte                      0x00
  0xB7 to 0xB9        3      —     Read only  Reserved                                      0x000000
                                              List of KSVs downstream repeaters and
  0xBA to 0xFF       70   KSV_LIST Read/write                                                 All zero
                                              receivers (maximum of 14 devices)
www.maximintegrated.com                                                                  Maxim Integrated │ 73


MAX9278/MAX9282                                                                               3.12Gbps GMSL Deserializers
                                                                          for Coax or STP Input and LVDS Output
Typical Application Circuit
                                                                                                       TXCLKOUT_                RXCLK
           PCLK                 PCLKIN
                                                                                                          TXOUT_                RXIN_
          RGBHV                 DIN(26:0)
                                                                                                           I2CSEL                    DISPLAY
                                                   45.3kΩ        45.3kΩ
        GPU                     CDS/CNTL3                                                     ADD0
                                                                                              ADD1
                                            LMN1
                                            LMN0
                                    MAX92XX        4.99kΩ        4.99kΩ                           MAX9278
        ECU
                                    MAX92XX                                                       MAX9282
                                                                                                                                TO PERIPHERALS
                                                                                                               GPI
                                                                                                           RX/SDA
            TX                  RX/SDA      OUT+                                              IN+          TX/SCL
     UART
            RX                  TX/SCL
                                            OUT-                                              IN-                               SCL
              LFLT              LFLT                                                                         LOCK               SDA
                INT             GPO/HIM   CONF3                         49.9kΩ         49.9kΩ                                      MAX9850
               IMS              MS/CNTLO                                                                       WS               WS
                                          CONF2
             WS                 WS                                                                            SCK               SCK
     AUDIO SCK                  SCK       CONF0                                                                SD               SD
                                                                                              CX/TP         CNTL0               MCLK
             SD                 SD        CONF1
    NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                          VIDEO-DISPLAY APPLICATION
Ordering Information
                PART                            TEMP RANGE                        PIN-PACKAGE                               HDCP
 MAX9278GTM+                                   -40°C to +105°C                    48 TQFN-EP*                                 No
 MAX9278GTM/V+                                 -40°C to +105°C                    48 TQFN-EP*                                 No
 MAX9278GTM/VY+                                -40°C to +105°C                    48 SWTQFN-EP*                               No
 MAX9282GTM+                                   -40°C to +105°C                    48 TQFN-EP*                               Yes**
 MAX9282GTM/V+                                 -40°C to +105°C                    48 TQFN-EP*                               Yes**
 MAX9282GTM/VY+***                             -40°C to +105°C                    48 SWTQFN-EP*                             Yes**
+Denotes a lead(Pb)-free/RoHS-compliant package.
/V denotes an automotive qualified product.                                  Package Information
*EP = Exposed pad.
SW = Side-wettable package.                                                  For the latest package outline information and land patterns
**HDCP parts require registration with Digital Content                       (footprints), go to www.maximintegrated.com/packages. Note
Protection, LLC.                                                             that a “+”, “#”, or “-” in the package code indicates RoHS status
***Future product―contact factory for availability.                          only. Package drawings may show a different suffix character, but
                                                                             the drawing pertains to the package regardless of RoHS status.
                                                                                                                                       LAND
Chip Information                                                                  PACKAGE                 PKG       OUTLINE
                                                                                                                                    PATTERN
                                                                                     TYPE                CODE          NO.
PROCESS: CMOS                                                                                                                           NO.
                                                                                 48 TQFN-EP            T4877+4       21-0144         90-0130
                                                                               48 SWTQFN-EP           T4877Y+4     21-100045        90-100016
www.maximintegrated.com                                                                                                  Maxim Integrated │ 74


MAX9278/MAX9282                                                                                          3.12Gbps GMSL Deserializers
                                                                                     for Coax or STP Input and LVDS Output
Revision History
  REVISION          REVISION                                                                                                                           PAGES
                                                                                DESCRIPTION
  NUMBER                DATE                                                                                                                        CHANGED
        0                2/14        Initial release                                                                                                       —
                                                                                                                                                 1, 2, 10–12, 15,
                                     Added simplified diagram, renumbered figure and tables, clarified functions, corrected
        1                9/14                                                                                                                     18, 20–50, 52,
                                     typos, and removed future product references
                                                                                                                                                   59, 61, 63–74
                                     Deleted QFND package and added side-wettable TQFN (SWTQFN) package in
        2                3/18        General Description, Absolute Maximum Ratings, Package Thermal Characteristics,                                 1,8, 18, 74
                                     Pin Configuration, Ordering Information, and Package Information sections
        3                7/19        Updated land pattern number for 48 SWTQFN-EP in Package Information section                                          74
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                 © 2018 Maxim Integrated Products, Inc. │ 75


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX9278AGTM+T MAX9278ACOAXEVKIT# MAX9278AGTM+ MAX9282AGTM/V+T MAX9282ACOAXEVKIT#
MAX9282AGTM+T MAX9282AGTM+ MAX9278AGTM/V+T MAX9278GTM/VY+ MAX9278GTM/VY+T
MAX9278BGTM/V+T MAX9282BGTM/V+ MAX9278BGTM/V+ MAX9282BGTM/V+T
