QUP_ERROR_INPUT_OVER_RUN	,	V_49
spin_lock_init	,	F_39
DIV_ROUND_UP	,	F_20
shift	,	V_23
writel_relaxed	,	F_6
spi_qup_qup_irq	,	F_9
QUP_ERROR_INPUT_UNDER_RUN	,	V_47
"cannot set PAUSE state\n"	,	L_13
QUP_STATE_VALID	,	V_6
dev	,	V_13
len	,	V_26
"cannot set RUN state\n"	,	L_12
state	,	V_7
"num-cs"	,	L_22
devm_spi_register_master	,	F_51
xfer	,	V_19
iclk	,	V_102
EIO	,	V_12
SPI_BPW_RANGE_MASK	,	F_36
opstate	,	V_3
spi_err	,	V_40
wait_for_completion_timeout	,	F_23
"core"	,	L_15
QUP_IO_M_INPUT_FIFO_SIZE	,	F_44
SPI_CS_HIGH	,	V_119
"fail to set frequency %d"	,	L_10
size	,	V_107
"spi-max-frequency"	,	L_17
SPI_ERROR_FLAGS	,	V_44
"INPUT_OVER_RUN\n"	,	L_6
of_node	,	V_109
device	,	V_105
SPI_CPOL	,	V_118
spi_qup_set_state	,	F_3
spi_master_get_devdata	,	F_16
max_freq	,	V_106
w_size	,	V_24
usleep_range	,	F_4
SPI_ERROR_CLK_OVER_RUN	,	V_50
MSEC_PER_SEC	,	V_96
"cannot enable iface clock\n"	,	L_20
spi_qup_io_config	,	F_15
of_property_read_u32	,	F_31
n_words	,	V_62
transfer_one	,	V_122
QUP_STATE_PAUSE	,	V_15
spi_qup_suspend	,	F_58
num_chipselect	,	V_113
cur_state	,	V_9
QUP_OP_IN_FIFO_NOT_EMPTY	,	V_28
QUP_IO_M_OUTPUT_FIFO_SIZE	,	F_43
controller	,	V_2
QUP_OPERATIONAL	,	V_27
devm_ioremap_resource	,	F_26
u8	,	T_2
QUP_ERROR_FLAGS	,	V_43
irq	,	V_36
pm_runtime_get_sync	,	F_63
spi_device	,	V_55
spi_master_suspend	,	F_59
SPI_ERROR_CLK_UNDER_RUN	,	V_51
QUP_IO_M_INPUT_MODE_MASK_SHIFT	,	V_80
SPI_ERROR_FLAGS_EN	,	V_128
"IN:block:%d, fifo:%d, OUT:block:%d, fifo:%d\n"	,	L_24
config	,	V_58
QUP_MX_WRITE_CNT	,	V_70
platform_device	,	V_99
tx_buf	,	V_31
"cannot enable core clock\n"	,	L_19
QUP_IO_M_UNPACK_EN	,	V_78
"qcom,spi-qup-v1.1.1"	,	L_23
__iomem	,	T_4
dev_dbg	,	F_5
reinit_completion	,	F_22
dev_err_ratelimited	,	F_12
spi_qup_is_valid_state	,	F_1
SPI_LOOP	,	V_63
max_speed_hz	,	V_121
QUP_IO_M_MODES	,	V_74
loop	,	V_8
IRQF_TRIGGER_HIGH	,	V_132
platform_get_irq	,	F_29
ret	,	V_61
res	,	V_104
QUP_ERROR_OUTPUT_UNDER_RUN	,	V_48
QUP_CONFIG	,	V_87
QUP_CONFIG_NO_INPUT	,	V_88
pm_runtime_set_autosuspend_delay	,	F_47
SPI_CONFIG_INPUT_FIRST	,	V_84
QUP_IO_M_OUTPUT_MODE_MASK_SHIFT	,	V_79
SPI_CONFIG_HS_MODE	,	V_86
SPI_NUM_CHIPSELECTS	,	V_114
"unexpected irq %08x %08x %08x\n"	,	L_2
spin_unlock_irqrestore	,	F_11
ETIMEDOUT	,	V_98
readl_relaxed	,	F_2
iomode	,	V_59
"iface"	,	L_16
QUP_MX_OUTPUT_CNT	,	V_72
name	,	V_133
platform_get_resource	,	F_25
idx	,	V_22
"OUTPUT_OVER_RUN\n"	,	L_3
"cannot set EXECUTE state\n"	,	L_14
"INPUT_UNDER_RUN\n"	,	L_4
spi_qup_fifo_write	,	F_8
"CLK_OVER_RUN\n"	,	L_7
spi_qup_pm_suspend_runtime	,	F_54
SPI_CONFIG_LOOPBACK	,	V_82
timeout	,	V_95
dev_err	,	F_17
spi_qup_fifo_read	,	F_7
QUP_IO_M_INPUT_MODE_MASK	,	V_75
pm_runtime_put_noidle	,	F_64
rx_bytes	,	V_25
spi_master_resume	,	F_61
devm_clk_get	,	F_30
clk_disable_unprepare	,	F_33
qup_err	,	V_39
"too big size for loopback %d &gt; %d\n"	,	L_9
speed_hz	,	V_66
QUP_ERROR_OUTPUT_OVER_RUN	,	V_46
base	,	V_4
ENOMEM	,	V_112
dev_get_drvdata	,	F_55
"cannot allocate master\n"	,	L_21
QUP_IO_M_INPUT_BLOCK_SIZE	,	F_42
dev_info	,	F_45
"OUTPUT_UNDER_RUN\n"	,	L_5
bus_num	,	V_115
spi_master_put	,	F_53
spi_master	,	V_94
of_device_is_compatible	,	F_38
lock	,	V_42
SPI_CPHA	,	V_83
id	,	V_116
clk	,	V_101
spi_qup_pm_resume_runtime	,	F_57
QUP_STATE	,	V_5
IRQ_HANDLED	,	V_45
QUP_IO_M_PACK_EN	,	V_77
SPI_IO_CONTROL	,	V_131
disable_pm	,	V_134
word	,	V_21
BITS_PER_BYTE	,	V_30
QUP_MX_READ_CNT	,	V_69
"CLK_UNDER_RUN\n"	,	L_8
QUP_STATE_MASK	,	V_14
"invalid clock frequency %d\n"	,	L_18
flags	,	V_41
QUP_CONFIG_N	,	V_90
init_completion	,	F_40
SPI_HS_MIN_RATE	,	V_85
mode_bits	,	V_117
spi_qup_remove	,	F_62
bits_per_word	,	V_67
QUP_IO_M_MODE_FIFO	,	V_68
pm_runtime_disable	,	F_52
spi_qup_probe	,	F_24
tx_bytes	,	V_33
clk_prepare_enable	,	F_32
spi_qup_transfer_one	,	F_19
QUP_OP_OUT_SERVICE_FLAG	,	V_53
SPI_MAX_RATE	,	V_110
in_fifo_sz	,	V_64
QUP_MX_INPUT_CNT	,	V_71
QUP_ERROR_FLAGS_EN	,	V_129
auto_runtime_pm	,	V_123
complete	,	F_14
data	,	V_32
opflags	,	V_38
QUP_CONFIG_SPI_MODE	,	V_91
SPI_DELAY_THRESHOLD	,	V_10
of_property_read_u16	,	F_35
mode	,	V_60
pdev	,	V_100
u32	,	T_1
QUP_OPERATIONAL_MASK	,	V_93
QUP_IO_M_MODE_BLOCK	,	V_73
QUP_STATE_CLEAR	,	V_17
resource	,	V_103
spi_transfer	,	V_18
rx_buf	,	V_20
QUP_OP_OUT_FIFO_FULL	,	V_34
done	,	V_54
spi	,	V_56
PTR_ERR	,	F_28
QUP_CONFIG_CLOCK_AUTO_GATE	,	V_135
spin_lock_irqsave	,	F_10
qup_v1	,	V_92
QUP_IO_M_OUTPUT_MODE_MASK	,	V_76
QUP_SW_RESET	,	V_127
clk_set_rate	,	F_18
platform_set_drvdata	,	F_37
"invalid state for %ld,us %d\n"	,	L_1
ENXIO	,	V_111
spi_qup	,	V_1
QUP_CONFIG_NO_OUTPUT	,	V_89
QUP_STATE_RUN	,	V_97
out_fifo_sz	,	V_126
pm_runtime_set_active	,	F_49
msecs_to_jiffies	,	F_21
spi_qup_resume	,	F_60
IORESOURCE_MEM	,	V_108
QUP_IO_M_OUTPUT_BLOCK_SIZE	,	F_41
pm_runtime_enable	,	F_50
out_blk_sz	,	V_124
readl	,	F_56
irqreturn_t	,	T_3
QUP_INPUT_FIFO	,	V_29
dev_warn	,	F_13
QUP_OUTPUT_FIFO	,	V_35
bits_per_word_mask	,	V_120
pm_runtime_use_autosuspend	,	F_48
dev_id	,	V_37
master	,	V_57
QUP_STATE_RESET	,	V_16
cclk	,	V_65
SPI_IO_C_NO_TRI_STATE	,	V_130
SPI_DELAY_RETRY	,	V_11
"cannot set RESET state\n"	,	L_11
QUP_OP_IN_SERVICE_FLAG	,	V_52
in_blk_sz	,	V_125
SPI_CONFIG	,	V_81
IS_ERR	,	F_27
spi_alloc_master	,	F_34
devm_request_irq	,	F_46
