Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: NanoProcessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NanoProcessor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NanoProcessor"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : NanoProcessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf" in Library work.
Architecture behavioral of Entity decoder_2_to_4_muser_nanoprocessor is up to date.
Architecture behavioral of Entity new_ins_dec_muser_nanoprocessor is up to date.
Architecture behavioral of Entity romm_muser_nanoprocessor is up to date.
Architecture behavioral of Entity or8_mxilinx_nanoprocessor is up to date.
Architecture behavioral of Entity decoder_3_to_8_muser_nanoprocessor is up to date.
Architecture behavioral of Entity mux_8_to_1_muser_nanoprocessor is up to date.
Architecture behavioral of Entity mux_8_1_4bit_muser_nanoprocessor is up to date.
Architecture behavioral of Entity four_bit_zero_reg_muser_nanoprocessor is up to date.
Architecture behavioral of Entity reg_4_muser_nanoprocessor is up to date.
Architecture behavioral of Entity reg_bank_muser_nanoprocessor is up to date.
Architecture behavioral of Entity pc_new_muser_nanoprocessor is up to date.
Architecture behavioral of Entity ha_muser_nanoprocessor is up to date.
Architecture behavioral of Entity fa_muser_nanoprocessor is up to date.
Architecture behavioral of Entity adder_3_bit_muser_nanoprocessor is up to date.
Architecture behavioral of Entity four_rca_muser_nanoprocessor is up to date.
Architecture behavioral of Entity add_sub_4_bit_muser_nanoprocessor is up to date.
Architecture behavioral of Entity mux_2to1_muser_nanoprocessor is up to date.
Architecture behavioral of Entity mux_2_3_muser_nanoprocessor is up to date.
Architecture behavioral of Entity mux_2_4_muser_nanoprocessor is up to date.
Architecture behavioral of Entity nanoprocessor is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Adder_3_bit.vhf" in Library work.
Architecture behavioral of Entity ha_muser_adder_3_bit is up to date.
Architecture behavioral of Entity fa_muser_adder_3_bit is up to date.
Architecture behavioral of Entity adder_3_bit is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Add_Sub_4_bit.vhf" in Library work.
Architecture behavioral of Entity ha_muser_add_sub_4_bit is up to date.
Architecture behavioral of Entity fa_muser_add_sub_4_bit is up to date.
Architecture behavioral of Entity four_rca_muser_add_sub_4_bit is up to date.
Architecture behavioral of Entity add_sub_4_bit is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Mux_2_3.vhf" in Library work.
Architecture behavioral of Entity mux_2to1_muser_mux_2_3 is up to date.
Architecture behavioral of Entity mux_2_3 is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Mux_2_4.vhf" in Library work.
Architecture behavioral of Entity mux_2to1_muser_mux_2_4 is up to date.
Architecture behavioral of Entity mux_2_4 is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Mux_8_1_4bit.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux_8_1_4bit is up to date.
Architecture behavioral of Entity decoder_2_to_4_muser_mux_8_1_4bit is up to date.
Architecture behavioral of Entity decoder_3_to_8_muser_mux_8_1_4bit is up to date.
Architecture behavioral of Entity mux_8_to_1_muser_mux_8_1_4bit is up to date.
Architecture behavioral of Entity mux_8_1_4bit is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/new_Ins_dec.vhf" in Library work.
Architecture behavioral of Entity decoder_2_to_4_muser_new_ins_dec is up to date.
Architecture behavioral of Entity new_ins_dec is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/PC_new.vhf" in Library work.
Architecture behavioral of Entity pc_new is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Reg_bank.vhf" in Library work.
Architecture behavioral of Entity four_bit_zero_reg_muser_reg_bank is up to date.
Architecture behavioral of Entity decoder_2_to_4_muser_reg_bank is up to date.
Architecture behavioral of Entity decoder_3_to_8_muser_reg_bank is up to date.
Architecture behavioral of Entity reg_4_muser_reg_bank is up to date.
Architecture behavioral of Entity reg_bank is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/ROMM.vhf" in Library work.
Architecture behavioral of Entity romm is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Four_bit_zero_reg.vhf" in Library work.
Architecture behavioral of Entity four_bit_zero_reg is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/FOUR_RCA.vhf" in Library work.
Architecture behavioral of Entity ha_muser_four_rca is up to date.
Architecture behavioral of Entity fa_muser_four_rca is up to date.
Architecture behavioral of Entity four_rca is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Mux_2to1.vhf" in Library work.
Architecture behavioral of Entity mux_2to1 is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Mux_8_to_1.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux_8_to_1 is up to date.
Architecture behavioral of Entity decoder_2_to_4_muser_mux_8_to_1 is up to date.
Architecture behavioral of Entity decoder_3_to_8_muser_mux_8_to_1 is up to date.
Architecture behavioral of Entity mux_8_to_1 is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Reg_4.vhf" in Library work.
Architecture behavioral of Entity reg_4 is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Decoder_3_to_8.vhf" in Library work.
Architecture behavioral of Entity decoder_2_to_4_muser_decoder_3_to_8 is up to date.
Architecture behavioral of Entity decoder_3_to_8 is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/FA.vhf" in Library work.
Architecture behavioral of Entity ha_muser_fa is up to date.
Architecture behavioral of Entity fa is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/Decoder_2_to_4.vhf" in Library work.
Architecture behavioral of Entity decoder_2_to_4 is up to date.
Compiling vhdl file "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/HA.vhf" in Library work.
Architecture behavioral of Entity ha is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_2_4_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_2_3_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Add_Sub_4_bit_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder_3_bit_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_new_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg_Bank_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_8_1_4bit_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROMM_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <new_Ins_dec_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_2to1_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FOUR_RCA_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FA_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg_4_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder_3_to_8_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Four_bit_zero_reg_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_8_to_1_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder_2_to_4_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <HA_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder_3_to_8_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR8_MXILINX_NanoProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder_2_to_4_MUSER_NanoProcessor> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <NanoProcessor> analyzed. Unit <NanoProcessor> generated.

Analyzing Entity <Mux_2_4_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <Mux_2_4_MUSER_NanoProcessor> analyzed. Unit <Mux_2_4_MUSER_NanoProcessor> generated.

Analyzing Entity <Mux_2to1_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <Mux_2to1_MUSER_NanoProcessor> analyzed. Unit <Mux_2to1_MUSER_NanoProcessor> generated.

Analyzing Entity <Mux_2_3_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <Mux_2_3_MUSER_NanoProcessor> analyzed. Unit <Mux_2_3_MUSER_NanoProcessor> generated.

Analyzing Entity <Add_Sub_4_bit_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <Add_Sub_4_bit_MUSER_NanoProcessor> analyzed. Unit <Add_Sub_4_bit_MUSER_NanoProcessor> generated.

Analyzing Entity <FOUR_RCA_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <FOUR_RCA_MUSER_NanoProcessor> analyzed. Unit <FOUR_RCA_MUSER_NanoProcessor> generated.

Analyzing Entity <FA_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <FA_MUSER_NanoProcessor> analyzed. Unit <FA_MUSER_NanoProcessor> generated.

Analyzing Entity <HA_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <HA_MUSER_NanoProcessor> analyzed. Unit <HA_MUSER_NanoProcessor> generated.

Analyzing Entity <Adder_3_bit_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <Adder_3_bit_MUSER_NanoProcessor> analyzed. Unit <Adder_3_bit_MUSER_NanoProcessor> generated.

Analyzing Entity <PC_new_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <PC_new_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <PC_new_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <PC_new_MUSER_NanoProcessor>.
Entity <PC_new_MUSER_NanoProcessor> analyzed. Unit <PC_new_MUSER_NanoProcessor> generated.

Analyzing Entity <Reg_Bank_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <Reg_Bank_MUSER_NanoProcessor> analyzed. Unit <Reg_Bank_MUSER_NanoProcessor> generated.

Analyzing Entity <Reg_4_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Reg_4_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Reg_4_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <Reg_4_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <Reg_4_MUSER_NanoProcessor>.
Entity <Reg_4_MUSER_NanoProcessor> analyzed. Unit <Reg_4_MUSER_NanoProcessor> generated.

Analyzing Entity <Decoder_3_to_8_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <Decoder_3_to_8_MUSER_NanoProcessor> analyzed. Unit <Decoder_3_to_8_MUSER_NanoProcessor> generated.

Analyzing Entity <Decoder_2_to_4_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <Decoder_2_to_4_MUSER_NanoProcessor> analyzed. Unit <Decoder_2_to_4_MUSER_NanoProcessor> generated.

Analyzing Entity <Four_bit_zero_reg_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Four_bit_zero_reg_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Four_bit_zero_reg_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <Four_bit_zero_reg_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <Four_bit_zero_reg_MUSER_NanoProcessor>.
Entity <Four_bit_zero_reg_MUSER_NanoProcessor> analyzed. Unit <Four_bit_zero_reg_MUSER_NanoProcessor> generated.

Analyzing Entity <Mux_8_1_4bit_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
Entity <Mux_8_1_4bit_MUSER_NanoProcessor> analyzed. Unit <Mux_8_1_4bit_MUSER_NanoProcessor> generated.

Analyzing Entity <Mux_8_to_1_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_10_0" for instance <XLXI_10> in unit <Mux_8_to_1_MUSER_NanoProcessor>.
Entity <Mux_8_to_1_MUSER_NanoProcessor> analyzed. Unit <Mux_8_to_1_MUSER_NanoProcessor> generated.

Analyzing Entity <OR8_MXILINX_NanoProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_NanoProcessor>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_NanoProcessor>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_NanoProcessor>.
Entity <OR8_MXILINX_NanoProcessor> analyzed. Unit <OR8_MXILINX_NanoProcessor> generated.

Analyzing Entity <ROMM_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0063" for instance <XLXI_1> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0064" for instance <XLXI_2> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0008" for instance <XLXI_3> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  000E" for instance <XLXI_4> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0039" for instance <XLXI_5> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0000" for instance <XLXI_6> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0010" for instance <XLXI_7> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0008" for instance <XLXI_16> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0000" for instance <XLXI_17> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0020" for instance <XLXI_18> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0061" for instance <XLXI_19> in unit <ROMM_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0063" for instance <XLXI_20> in unit <ROMM_MUSER_NanoProcessor>.
Entity <ROMM_MUSER_NanoProcessor> analyzed. Unit <ROMM_MUSER_NanoProcessor> generated.

Analyzing Entity <new_Ins_dec_MUSER_NanoProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_163> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_164> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_165> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_166> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_170> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_171> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_172> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_173> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_174> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_175> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_176> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_177> in unit <new_Ins_dec_MUSER_NanoProcessor>.
    Set user-defined property "INIT =  0" for instance <XLXI_179> in unit <new_Ins_dec_MUSER_NanoProcessor>.
Entity <new_Ins_dec_MUSER_NanoProcessor> analyzed. Unit <new_Ins_dec_MUSER_NanoProcessor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PC_new_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <PC_new_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <ROMM_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <ROMM_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Mux_2to1_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Mux_2to1_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <HA_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <HA_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Reg_4_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Reg_4_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Four_bit_zero_reg_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Four_bit_zero_reg_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Decoder_2_to_4_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Decoder_2_to_4_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <OR8_MXILINX_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_NanoProcessor> synthesized.


Synthesizing Unit <Mux_2_4_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Mux_2_4_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Mux_2_3_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Mux_2_3_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <new_Ins_dec_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <new_Ins_dec_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <FA_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <FA_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Decoder_3_to_8_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Decoder_3_to_8_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Adder_3_bit_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
WARNING:Xst:646 - Signal <XLXN_31> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Adder_3_bit_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Reg_Bank_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Reg_Bank_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <FOUR_RCA_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <FOUR_RCA_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Mux_8_to_1_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Mux_8_to_1_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Add_Sub_4_bit_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Add_Sub_4_bit_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <Mux_8_1_4bit_MUSER_NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <Mux_8_1_4bit_MUSER_NanoProcessor> synthesized.


Synthesizing Unit <NanoProcessor>.
    Related source file is "D:/My stuff/Uni/Semester 2/Computer Architecture/Lab/Microprocessor/denwath hariyannakoooo/denwath hariyannakoooo/thama hari netho/Lab9/NanoProcessor.vhf".
Unit <NanoProcessor> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <NanoProcessor> ...

Optimizing unit <OR8_MXILINX_NanoProcessor> ...

Optimizing unit <new_Ins_dec_MUSER_NanoProcessor> ...

Optimizing unit <Reg_Bank_MUSER_NanoProcessor> ...

Optimizing unit <Mux_8_to_1_MUSER_NanoProcessor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NanoProcessor, actual ratio is 3.
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_56/XLXI_1/XLXI_10/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_56/XLXI_1/XLXI_10/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_56/XLXI_1/XLXI_10/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_57/XLXI_1/XLXI_10/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_57/XLXI_1/XLXI_10/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_57/XLXI_1/XLXI_10/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <XLXI_51/XLXI_28/XLXI_1> in Unit <NanoProcessor> is equivalent to the following 3 FFs/Latches : <XLXI_51/XLXI_28/XLXI_3> <XLXI_51/XLXI_28/XLXI_7> <XLXI_51/XLXI_28/XLXI_8> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : NanoProcessor.ngr
Top Level Output File Name         : NanoProcessor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 352
#      AND2                        : 133
#      AND3                        : 79
#      AND4                        : 2
#      GND                         : 9
#      INV                         : 68
#      OR2                         : 25
#      OR3                         : 1
#      OR4                         : 16
#      VCC                         : 1
#      XOR2                        : 18
# FlipFlops/Latches                : 48
#      FDC                         : 48
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
# Logical                          : 1
#      NOR4                        : 1
# Others                           : 41
#      FMAP                        : 24
#      PULLDOWN                    : 4
#      PULLUP                      : 1
#      ROM16X1                     : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       33  out of    960     3%  
 Number of Slice Flip Flops:             48  out of   1920     2%  
 Number of 4 input LUTs:                 80  out of   1920     4%  
    Number used as ROMs:                 12
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of     83    12%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+--------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)          | Load  |
-------------------------------------------------+--------------------------------+-------+
PC_CLK                                           | BUFGP                          | 3     |
DECO_CLK                                         | BUFGP                          | 13    |
XLXI_51/XLXI_28/XLXN_11(XLXI_51/XLXI_28/XLXI_9:O)| NONE(*)(XLXI_51/XLXI_28/XLXI_1)| 4     |
XLXI_51/XLXI_2/XLXN_13(XLXI_51/XLXI_2/XLXI_9:O)  | NONE(*)(XLXI_51/XLXI_2/XLXI_1) | 4     |
XLXI_51/XLXI_3/XLXN_13(XLXI_51/XLXI_3/XLXI_9:O)  | NONE(*)(XLXI_51/XLXI_3/XLXI_1) | 4     |
XLXI_51/XLXI_4/XLXN_13(XLXI_51/XLXI_4/XLXI_9:O)  | NONE(*)(XLXI_51/XLXI_4/XLXI_1) | 4     |
XLXI_51/XLXI_5/XLXN_13(XLXI_51/XLXI_5/XLXI_9:O)  | NONE(*)(XLXI_51/XLXI_5/XLXI_1) | 4     |
XLXI_51/XLXI_6/XLXN_13(XLXI_51/XLXI_6/XLXI_9:O)  | NONE(*)(XLXI_51/XLXI_6/XLXI_1) | 4     |
XLXI_51/XLXI_7/XLXN_13(XLXI_51/XLXI_7/XLXI_9:O)  | NONE(*)(XLXI_51/XLXI_7/XLXI_1) | 4     |
XLXI_51/XLXI_8/XLXN_13(XLXI_51/XLXI_8/XLXI_9:O)  | NONE(*)(XLXI_51/XLXI_8/XLXI_1) | 4     |
-------------------------------------------------+--------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reg_CLR                            | IBUF                   | 32    |
XLXI_61/GROUND(XLXI_61/XLXI_23:G)  | NONE(XLXI_70/XLXI_163) | 13    |
CLR_PC                             | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.589ns (Maximum Frequency: 56.854MHz)
   Minimum input arrival time before clock: 25.805ns
   Maximum output required time after clock: 22.906ns
   Maximum combinational path delay: 27.357ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PC_CLK'
  Clock period: 10.419ns (frequency: 95.979MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               10.419ns (Levels of Logic = 8)
  Source:            XLXI_44/XLXI_5 (FF)
  Destination:       XLXI_44/XLXI_7 (FF)
  Source Clock:      PC_CLK rising
  Destination Clock: PC_CLK rising

  Data Path: XLXI_44/XLXI_5 to XLXI_44/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_44/XLXI_5 (PC_Q<0>)
     XOR2:I1->O            2   0.704   0.447  XLXI_43/XLXI_1/XLXI_1/XLXI_2 (XLXI_43/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_43/XLXI_1/XLXI_2/XLXI_1 (XLXI_43/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_43/XLXI_1/XLXI_3 (XLXI_43/XLXN_2)
     AND2:I0->O            1   0.704   0.420  XLXI_43/XLXI_2/XLXI_2/XLXI_1 (XLXI_43/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_43/XLXI_2/XLXI_3 (XLXI_43/XLXN_4)
     XOR2:I0->O            1   0.704   0.420  XLXI_43/XLXI_3/XLXI_2/XLXI_2 (adder3out<2>)
     AND2:I1->O            1   0.704   0.420  XLXI_12/XLXI_2/XLXI_2 (XLXI_12/XLXI_2/XLXN_7)
     OR2:I0->O             1   0.704   0.420  XLXI_12/XLXI_2/XLXI_4 (PC_In<2>)
     FDC:D                     0.308          XLXI_44/XLXI_7
    ----------------------------------------
    Total                     10.419ns (6.531ns logic, 3.888ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_2/XLXN_13'
  Clock period: 17.505ns (frequency: 57.127MHz)
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               17.505ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_2/XLXI_3 (FF)
  Destination:       XLXI_51/XLXI_2/XLXI_7 (FF)
  Source Clock:      XLXI_51/XLXI_2/XLXN_13 rising
  Destination Clock: XLXI_51/XLXI_2/XLXN_13 rising

  Data Path: XLXI_51/XLXI_2/XLXI_3 to XLXI_51/XLXI_2/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_2/XLXI_3 (XLXN_114<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_8 (XLXI_57/XLXI_1/XLXN_7)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I2->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_2/XLXI_7
    ----------------------------------------
    Total                     17.505ns (10.755ns logic, 6.750ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_3/XLXN_13'
  Clock period: 17.505ns (frequency: 57.127MHz)
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               17.505ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_3/XLXI_3 (FF)
  Destination:       XLXI_51/XLXI_3/XLXI_7 (FF)
  Source Clock:      XLXI_51/XLXI_3/XLXN_13 rising
  Destination Clock: XLXI_51/XLXI_3/XLXN_13 rising

  Data Path: XLXI_51/XLXI_3/XLXI_3 to XLXI_51/XLXI_3/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_3/XLXI_3 (XLXN_6<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_7 (XLXI_57/XLXI_1/XLXN_8)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_3/XLXI_7
    ----------------------------------------
    Total                     17.505ns (10.755ns logic, 6.750ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_4/XLXN_13'
  Clock period: 17.505ns (frequency: 57.127MHz)
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               17.505ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_4/XLXI_3 (FF)
  Destination:       XLXI_51/XLXI_4/XLXI_7 (FF)
  Source Clock:      XLXI_51/XLXI_4/XLXN_13 rising
  Destination Clock: XLXI_51/XLXI_4/XLXN_13 rising

  Data Path: XLXI_51/XLXI_4/XLXI_3 to XLXI_51/XLXI_4/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_4/XLXI_3 (XLXN_7<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_6 (XLXI_57/XLXI_1/XLXN_13)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I0->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_4/XLXI_7
    ----------------------------------------
    Total                     17.505ns (10.755ns logic, 6.750ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_5/XLXN_13'
  Clock period: 17.505ns (frequency: 57.127MHz)
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               17.505ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_5/XLXI_3 (FF)
  Destination:       XLXI_51/XLXI_5/XLXI_7 (FF)
  Source Clock:      XLXI_51/XLXI_5/XLXN_13 rising
  Destination Clock: XLXI_51/XLXI_5/XLXN_13 rising

  Data Path: XLXI_51/XLXI_5/XLXI_3 to XLXI_51/XLXI_5/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_5/XLXI_3 (XLXN_8<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_5 (XLXI_57/XLXI_1/XLXN_22)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_5/XLXI_7
    ----------------------------------------
    Total                     17.505ns (10.755ns logic, 6.750ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_6/XLXN_13'
  Clock period: 17.505ns (frequency: 57.127MHz)
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               17.505ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_6/XLXI_3 (FF)
  Destination:       XLXI_51/XLXI_6/XLXI_7 (FF)
  Source Clock:      XLXI_51/XLXI_6/XLXN_13 rising
  Destination Clock: XLXI_51/XLXI_6/XLXN_13 rising

  Data Path: XLXI_51/XLXI_6/XLXI_3 to XLXI_51/XLXI_6/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_6/XLXI_3 (XLXN_9<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_4 (XLXI_57/XLXI_1/XLXN_19)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I2->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_6/XLXI_7
    ----------------------------------------
    Total                     17.505ns (10.755ns logic, 6.750ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_7/XLXN_13'
  Clock period: 17.505ns (frequency: 57.127MHz)
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               17.505ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_7/XLXI_3 (FF)
  Destination:       XLXI_51/XLXI_7/XLXI_7 (FF)
  Source Clock:      XLXI_51/XLXI_7/XLXN_13 rising
  Destination Clock: XLXI_51/XLXI_7/XLXN_13 rising

  Data Path: XLXI_51/XLXI_7/XLXI_3 to XLXI_51/XLXI_7/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_7/XLXI_3 (XLXN_11<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_3 (XLXI_57/XLXI_1/XLXN_20)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I1->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_7/XLXI_7
    ----------------------------------------
    Total                     17.505ns (10.755ns logic, 6.750ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_8/XLXN_13'
  Clock period: 17.589ns (frequency: 56.854MHz)
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               17.589ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_8/XLXI_3 (FF)
  Destination:       XLXI_51/XLXI_8/XLXI_7 (FF)
  Source Clock:      XLXI_51/XLXI_8/XLXN_13 rising
  Destination Clock: XLXI_51/XLXI_8/XLXN_13 rising

  Data Path: XLXI_51/XLXI_8/XLXI_3 to XLXI_51/XLXI_8/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_51/XLXI_8/XLXI_3 (R7out_0_OBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_2 (XLXI_57/XLXI_1/XLXN_21)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I0->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_8/XLXI_7
    ----------------------------------------
    Total                     17.589ns (10.755ns logic, 6.834ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DECO_CLK'
  Total number of paths / destination ports: 559 / 13
-------------------------------------------------------------------------
Offset:              16.417ns (Levels of Logic = 14)
  Source:            XLXI_61/XLXI_2:O (PAD)
  Destination:       XLXI_70/XLXI_177 (FF)
  Destination Clock: DECO_CLK rising

  Data Path: XLXI_61/XLXI_2:O to XLXI_70/XLXI_177
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              3   0.000   0.531  XLXI_61/XLXI_2 (ROM_out<10>)
     INV:I->O              2   0.704   0.447  XLXI_70/XLXI_203/XLXI_7 (XLXI_70/XLXI_203/XLXN_4)
     AND3:I2->O            5   0.704   0.633  XLXI_70/XLXI_203/XLXI_3 (XLXI_70/XLXN_26)
     INV:I->O              1   0.704   0.420  XLXI_70/XLXI_146 (XLXI_70/XLXN_273)
     AND2:I1->O            3   0.704   0.531  XLXI_70/XLXI_161 (XLXI_70/XLXN_276)
     AND2:I0->O            8   0.704   0.757  XLXI_70/XLXI_18 (MuxAchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_56/XLXI_5/XLXI_1/XLXI_4 (XLXI_56/XLXI_5/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_56/XLXI_5/XLXI_1/XLXI_5 (XLXI_56/XLXI_5/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_56/XLXI_5/XLXI_1/XLXI_1/XLXI_1 (XLXI_56/XLXI_5/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_56/XLXI_5/XLXI_9 (XLXI_56/XLXI_5/XLXN_5)
     begin scope: 'XLXI_56/XLXI_5/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             3   0.704   0.531  I_36_94 (O_DUMMY)
     end scope: 'XLXI_56/XLXI_5/XLXI_10'
     NOR4:I3->O            1   0.704   0.420  XLXI_70/XLXI_2 (XLXI_70/XLXN_352)
     AND2:I1->O            1   0.704   0.420  XLXI_70/XLXI_162 (XLXI_70/XLXN_283)
     FDC:D                     0.308          XLXI_70/XLXI_177
    ----------------------------------------
    Total                     16.417ns (9.460ns logic, 6.957ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_2/XLXN_13'
  Total number of paths / destination ports: 1920 / 4
-------------------------------------------------------------------------
Offset:              25.805ns (Levels of Logic = 22)
  Source:            XLXI_61/XLXI_2:O (PAD)
  Destination:       XLXI_51/XLXI_2/XLXI_7 (FF)
  Destination Clock: XLXI_51/XLXI_2/XLXN_13 rising

  Data Path: XLXI_61/XLXI_2:O to XLXI_51/XLXI_2/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              3   0.000   0.531  XLXI_61/XLXI_2 (ROM_out<10>)
     INV:I->O              2   0.704   0.447  XLXI_70/XLXI_203/XLXI_7 (XLXI_70/XLXI_203/XLXN_4)
     AND3:I2->O            5   0.704   0.633  XLXI_70/XLXI_203/XLXI_3 (XLXI_70/XLXN_26)
     INV:I->O              1   0.704   0.420  XLXI_70/XLXI_146 (XLXI_70/XLXN_273)
     AND2:I1->O            3   0.704   0.531  XLXI_70/XLXI_161 (XLXI_70/XLXN_276)
     AND2:I0->O            8   0.704   0.757  XLXI_70/XLXI_18 (MuxAchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_4 (XLXI_56/XLXI_1/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_56/XLXI_1/XLXI_1/XLXI_5 (XLXI_56/XLXI_1/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_1/XLXI_1 (XLXI_56/XLXI_1/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_9 (XLXI_56/XLXI_1/XLXN_5)
     begin scope: 'XLXI_56/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             3   0.704   0.531  I_36_94 (O_DUMMY)
     end scope: 'XLXI_56/XLXI_1/XLXI_10'
     XOR2:I1->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_2/XLXI_7
    ----------------------------------------
    Total                     25.805ns (15.092ns logic, 10.713ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_3/XLXN_13'
  Total number of paths / destination ports: 1920 / 4
-------------------------------------------------------------------------
Offset:              25.805ns (Levels of Logic = 22)
  Source:            XLXI_61/XLXI_2:O (PAD)
  Destination:       XLXI_51/XLXI_3/XLXI_7 (FF)
  Destination Clock: XLXI_51/XLXI_3/XLXN_13 rising

  Data Path: XLXI_61/XLXI_2:O to XLXI_51/XLXI_3/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              3   0.000   0.531  XLXI_61/XLXI_2 (ROM_out<10>)
     INV:I->O              2   0.704   0.447  XLXI_70/XLXI_203/XLXI_7 (XLXI_70/XLXI_203/XLXN_4)
     AND3:I2->O            5   0.704   0.633  XLXI_70/XLXI_203/XLXI_3 (XLXI_70/XLXN_26)
     INV:I->O              1   0.704   0.420  XLXI_70/XLXI_146 (XLXI_70/XLXN_273)
     AND2:I1->O            3   0.704   0.531  XLXI_70/XLXI_161 (XLXI_70/XLXN_276)
     AND2:I0->O            8   0.704   0.757  XLXI_70/XLXI_18 (MuxAchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_4 (XLXI_56/XLXI_1/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_56/XLXI_1/XLXI_1/XLXI_5 (XLXI_56/XLXI_1/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_1/XLXI_1 (XLXI_56/XLXI_1/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_9 (XLXI_56/XLXI_1/XLXN_5)
     begin scope: 'XLXI_56/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             3   0.704   0.531  I_36_94 (O_DUMMY)
     end scope: 'XLXI_56/XLXI_1/XLXI_10'
     XOR2:I1->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_3/XLXI_7
    ----------------------------------------
    Total                     25.805ns (15.092ns logic, 10.713ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_4/XLXN_13'
  Total number of paths / destination ports: 1920 / 4
-------------------------------------------------------------------------
Offset:              25.805ns (Levels of Logic = 22)
  Source:            XLXI_61/XLXI_2:O (PAD)
  Destination:       XLXI_51/XLXI_4/XLXI_7 (FF)
  Destination Clock: XLXI_51/XLXI_4/XLXN_13 rising

  Data Path: XLXI_61/XLXI_2:O to XLXI_51/XLXI_4/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              3   0.000   0.531  XLXI_61/XLXI_2 (ROM_out<10>)
     INV:I->O              2   0.704   0.447  XLXI_70/XLXI_203/XLXI_7 (XLXI_70/XLXI_203/XLXN_4)
     AND3:I2->O            5   0.704   0.633  XLXI_70/XLXI_203/XLXI_3 (XLXI_70/XLXN_26)
     INV:I->O              1   0.704   0.420  XLXI_70/XLXI_146 (XLXI_70/XLXN_273)
     AND2:I1->O            3   0.704   0.531  XLXI_70/XLXI_161 (XLXI_70/XLXN_276)
     AND2:I0->O            8   0.704   0.757  XLXI_70/XLXI_18 (MuxAchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_4 (XLXI_56/XLXI_1/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_56/XLXI_1/XLXI_1/XLXI_5 (XLXI_56/XLXI_1/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_1/XLXI_1 (XLXI_56/XLXI_1/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_9 (XLXI_56/XLXI_1/XLXN_5)
     begin scope: 'XLXI_56/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             3   0.704   0.531  I_36_94 (O_DUMMY)
     end scope: 'XLXI_56/XLXI_1/XLXI_10'
     XOR2:I1->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_4/XLXI_7
    ----------------------------------------
    Total                     25.805ns (15.092ns logic, 10.713ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_5/XLXN_13'
  Total number of paths / destination ports: 1920 / 4
-------------------------------------------------------------------------
Offset:              25.805ns (Levels of Logic = 22)
  Source:            XLXI_61/XLXI_2:O (PAD)
  Destination:       XLXI_51/XLXI_5/XLXI_7 (FF)
  Destination Clock: XLXI_51/XLXI_5/XLXN_13 rising

  Data Path: XLXI_61/XLXI_2:O to XLXI_51/XLXI_5/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              3   0.000   0.531  XLXI_61/XLXI_2 (ROM_out<10>)
     INV:I->O              2   0.704   0.447  XLXI_70/XLXI_203/XLXI_7 (XLXI_70/XLXI_203/XLXN_4)
     AND3:I2->O            5   0.704   0.633  XLXI_70/XLXI_203/XLXI_3 (XLXI_70/XLXN_26)
     INV:I->O              1   0.704   0.420  XLXI_70/XLXI_146 (XLXI_70/XLXN_273)
     AND2:I1->O            3   0.704   0.531  XLXI_70/XLXI_161 (XLXI_70/XLXN_276)
     AND2:I0->O            8   0.704   0.757  XLXI_70/XLXI_18 (MuxAchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_4 (XLXI_56/XLXI_1/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_56/XLXI_1/XLXI_1/XLXI_5 (XLXI_56/XLXI_1/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_1/XLXI_1 (XLXI_56/XLXI_1/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_9 (XLXI_56/XLXI_1/XLXN_5)
     begin scope: 'XLXI_56/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             3   0.704   0.531  I_36_94 (O_DUMMY)
     end scope: 'XLXI_56/XLXI_1/XLXI_10'
     XOR2:I1->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_5/XLXI_7
    ----------------------------------------
    Total                     25.805ns (15.092ns logic, 10.713ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_6/XLXN_13'
  Total number of paths / destination ports: 1920 / 4
-------------------------------------------------------------------------
Offset:              25.805ns (Levels of Logic = 22)
  Source:            XLXI_61/XLXI_2:O (PAD)
  Destination:       XLXI_51/XLXI_6/XLXI_7 (FF)
  Destination Clock: XLXI_51/XLXI_6/XLXN_13 rising

  Data Path: XLXI_61/XLXI_2:O to XLXI_51/XLXI_6/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              3   0.000   0.531  XLXI_61/XLXI_2 (ROM_out<10>)
     INV:I->O              2   0.704   0.447  XLXI_70/XLXI_203/XLXI_7 (XLXI_70/XLXI_203/XLXN_4)
     AND3:I2->O            5   0.704   0.633  XLXI_70/XLXI_203/XLXI_3 (XLXI_70/XLXN_26)
     INV:I->O              1   0.704   0.420  XLXI_70/XLXI_146 (XLXI_70/XLXN_273)
     AND2:I1->O            3   0.704   0.531  XLXI_70/XLXI_161 (XLXI_70/XLXN_276)
     AND2:I0->O            8   0.704   0.757  XLXI_70/XLXI_18 (MuxAchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_4 (XLXI_56/XLXI_1/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_56/XLXI_1/XLXI_1/XLXI_5 (XLXI_56/XLXI_1/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_1/XLXI_1 (XLXI_56/XLXI_1/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_9 (XLXI_56/XLXI_1/XLXN_5)
     begin scope: 'XLXI_56/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             3   0.704   0.531  I_36_94 (O_DUMMY)
     end scope: 'XLXI_56/XLXI_1/XLXI_10'
     XOR2:I1->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_6/XLXI_7
    ----------------------------------------
    Total                     25.805ns (15.092ns logic, 10.713ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_7/XLXN_13'
  Total number of paths / destination ports: 1920 / 4
-------------------------------------------------------------------------
Offset:              25.805ns (Levels of Logic = 22)
  Source:            XLXI_61/XLXI_2:O (PAD)
  Destination:       XLXI_51/XLXI_7/XLXI_7 (FF)
  Destination Clock: XLXI_51/XLXI_7/XLXN_13 rising

  Data Path: XLXI_61/XLXI_2:O to XLXI_51/XLXI_7/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              3   0.000   0.531  XLXI_61/XLXI_2 (ROM_out<10>)
     INV:I->O              2   0.704   0.447  XLXI_70/XLXI_203/XLXI_7 (XLXI_70/XLXI_203/XLXN_4)
     AND3:I2->O            5   0.704   0.633  XLXI_70/XLXI_203/XLXI_3 (XLXI_70/XLXN_26)
     INV:I->O              1   0.704   0.420  XLXI_70/XLXI_146 (XLXI_70/XLXN_273)
     AND2:I1->O            3   0.704   0.531  XLXI_70/XLXI_161 (XLXI_70/XLXN_276)
     AND2:I0->O            8   0.704   0.757  XLXI_70/XLXI_18 (MuxAchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_4 (XLXI_56/XLXI_1/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_56/XLXI_1/XLXI_1/XLXI_5 (XLXI_56/XLXI_1/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_1/XLXI_1 (XLXI_56/XLXI_1/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_9 (XLXI_56/XLXI_1/XLXN_5)
     begin scope: 'XLXI_56/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             3   0.704   0.531  I_36_94 (O_DUMMY)
     end scope: 'XLXI_56/XLXI_1/XLXI_10'
     XOR2:I1->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_7/XLXI_7
    ----------------------------------------
    Total                     25.805ns (15.092ns logic, 10.713ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_8/XLXN_13'
  Total number of paths / destination ports: 1920 / 4
-------------------------------------------------------------------------
Offset:              25.805ns (Levels of Logic = 22)
  Source:            XLXI_61/XLXI_2:O (PAD)
  Destination:       XLXI_51/XLXI_8/XLXI_7 (FF)
  Destination Clock: XLXI_51/XLXI_8/XLXN_13 rising

  Data Path: XLXI_61/XLXI_2:O to XLXI_51/XLXI_8/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              3   0.000   0.531  XLXI_61/XLXI_2 (ROM_out<10>)
     INV:I->O              2   0.704   0.447  XLXI_70/XLXI_203/XLXI_7 (XLXI_70/XLXI_203/XLXN_4)
     AND3:I2->O            5   0.704   0.633  XLXI_70/XLXI_203/XLXI_3 (XLXI_70/XLXN_26)
     INV:I->O              1   0.704   0.420  XLXI_70/XLXI_146 (XLXI_70/XLXN_273)
     AND2:I1->O            3   0.704   0.531  XLXI_70/XLXI_161 (XLXI_70/XLXN_276)
     AND2:I0->O            8   0.704   0.757  XLXI_70/XLXI_18 (MuxAchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_4 (XLXI_56/XLXI_1/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_56/XLXI_1/XLXI_1/XLXI_5 (XLXI_56/XLXI_1/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_1/XLXI_1 (XLXI_56/XLXI_1/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_9 (XLXI_56/XLXI_1/XLXN_5)
     begin scope: 'XLXI_56/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             3   0.704   0.531  I_36_94 (O_DUMMY)
     end scope: 'XLXI_56/XLXI_1/XLXI_10'
     XOR2:I1->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     XOR2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_2 (A<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_4/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXN_7)
     OR2:I0->O             7   0.704   0.708  XLXI_4/XLXI_1/XLXI_4 (MUX_Out<3>)
     FDC:D                     0.308          XLXI_51/XLXI_8/XLXI_7
    ----------------------------------------
    Total                     25.805ns (15.092ns logic, 10.713ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_28/XLXN_11'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              19.057ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_28/XLXI_3 (FF)
  Destination:       C_out (PAD)
  Source Clock:      XLXI_51/XLXI_28/XLXN_11 rising

  Data Path: XLXI_51/XLXI_28/XLXI_3 to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_28/XLXI_3 (XLXN_4<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_9 (XLXI_57/XLXI_1/XLXN_5)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     19.057ns (13.015ns logic, 6.042ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_2/XLXN_13'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              19.057ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_2/XLXI_3 (FF)
  Destination:       C_out (PAD)
  Source Clock:      XLXI_51/XLXI_2/XLXN_13 rising

  Data Path: XLXI_51/XLXI_2/XLXI_3 to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_2/XLXI_3 (XLXN_114<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_8 (XLXI_57/XLXI_1/XLXN_7)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I2->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     19.057ns (13.015ns logic, 6.042ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_3/XLXN_13'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              19.057ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_3/XLXI_3 (FF)
  Destination:       C_out (PAD)
  Source Clock:      XLXI_51/XLXI_3/XLXN_13 rising

  Data Path: XLXI_51/XLXI_3/XLXI_3 to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_3/XLXI_3 (XLXN_6<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_7 (XLXI_57/XLXI_1/XLXN_8)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     19.057ns (13.015ns logic, 6.042ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_4/XLXN_13'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              19.057ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_4/XLXI_3 (FF)
  Destination:       C_out (PAD)
  Source Clock:      XLXI_51/XLXI_4/XLXN_13 rising

  Data Path: XLXI_51/XLXI_4/XLXI_3 to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_4/XLXI_3 (XLXN_7<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_6 (XLXI_57/XLXI_1/XLXN_13)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I0->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     19.057ns (13.015ns logic, 6.042ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_5/XLXN_13'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              19.057ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_5/XLXI_3 (FF)
  Destination:       C_out (PAD)
  Source Clock:      XLXI_51/XLXI_5/XLXN_13 rising

  Data Path: XLXI_51/XLXI_5/XLXI_3 to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_5/XLXI_3 (XLXN_8<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_5 (XLXI_57/XLXI_1/XLXN_22)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     19.057ns (13.015ns logic, 6.042ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_6/XLXN_13'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              19.057ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_6/XLXI_3 (FF)
  Destination:       C_out (PAD)
  Source Clock:      XLXI_51/XLXI_6/XLXN_13 rising

  Data Path: XLXI_51/XLXI_6/XLXI_3 to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_6/XLXI_3 (XLXN_9<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_4 (XLXI_57/XLXI_1/XLXN_19)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I2->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     19.057ns (13.015ns logic, 6.042ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_7/XLXN_13'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              19.057ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_7/XLXI_3 (FF)
  Destination:       C_out (PAD)
  Source Clock:      XLXI_51/XLXI_7/XLXN_13 rising

  Data Path: XLXI_51/XLXI_7/XLXI_3 to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_51/XLXI_7/XLXI_3 (XLXN_11<0>)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_3 (XLXI_57/XLXI_1/XLXN_20)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I1->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     19.057ns (13.015ns logic, 6.042ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DECO_CLK'
  Total number of paths / destination ports: 201 / 1
-------------------------------------------------------------------------
Offset:              22.906ns (Levels of Logic = 18)
  Source:            XLXI_70/XLXI_170 (FF)
  Destination:       C_out (PAD)
  Source Clock:      DECO_CLK rising

  Data Path: XLXI_70/XLXI_170 to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.757  XLXI_70/XLXI_170 (MuxBchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_57/XLXI_1/XLXI_1/XLXI_4 (XLXI_57/XLXI_1/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_57/XLXI_1/XLXI_1/XLXI_5 (XLXI_57/XLXI_1/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_1/XLXI_1/XLXI_1 (XLXI_57/XLXI_1/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_9 (XLXI_57/XLXI_1/XLXN_5)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     22.906ns (15.127ns logic, 7.779ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_8/XLXN_13'
  Total number of paths / destination ports: 20 / 5
-------------------------------------------------------------------------
Offset:              19.141ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_8/XLXI_3 (FF)
  Destination:       C_out (PAD)
  Source Clock:      XLXI_51/XLXI_8/XLXN_13 rising

  Data Path: XLXI_51/XLXI_8/XLXI_3 to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_51/XLXI_8/XLXI_3 (R7out_0_OBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_57/XLXI_1/XLXI_2 (XLXI_57/XLXI_1/XLXN_21)
     begin scope: 'XLXI_57/XLXI_1/XLXI_10'
     OR4:I0->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_57/XLXI_1/XLXI_10'
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_10 (XLXI_40/XLXN_63)
     XOR2:I0->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     19.141ns (13.015ns logic, 6.126ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PC_CLK'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              1.038ns (Levels of Logic = 0)
  Source:            XLXI_44/XLXI_5 (FF)
  Destination:       XLXI_61/XLXI_20:A0 (PAD)
  Source Clock:      PC_CLK rising

  Data Path: XLXI_44/XLXI_5 to XLXI_61/XLXI_20:A0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_44/XLXI_5 (PC_Q<0>)
    ROM16X1:A0                 0.000          XLXI_61/XLXI_20
    ----------------------------------------
    Total                      1.038ns (0.591ns logic, 0.447ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 960 / 1
-------------------------------------------------------------------------
Delay:               27.357ns (Levels of Logic = 22)
  Source:            XLXI_61/XLXI_2:O (PAD)
  Destination:       C_out (PAD)

  Data Path: XLXI_61/XLXI_2:O to C_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              3   0.000   0.531  XLXI_61/XLXI_2 (ROM_out<10>)
     INV:I->O              2   0.704   0.447  XLXI_70/XLXI_203/XLXI_7 (XLXI_70/XLXI_203/XLXN_4)
     AND3:I2->O            5   0.704   0.633  XLXI_70/XLXI_203/XLXI_3 (XLXI_70/XLXN_26)
     INV:I->O              1   0.704   0.420  XLXI_70/XLXI_146 (XLXI_70/XLXN_273)
     AND2:I1->O            3   0.704   0.531  XLXI_70/XLXI_161 (XLXI_70/XLXN_276)
     AND2:I0->O            8   0.704   0.757  XLXI_70/XLXI_18 (MuxAchoice<2>)
     INV:I->O              1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_4 (XLXI_56/XLXI_1/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.704   0.587  XLXI_56/XLXI_1/XLXI_1/XLXI_5 (XLXI_56/XLXI_1/XLXI_1/XLXN_16)
     AND3:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_1/XLXI_1/XLXI_1 (XLXI_56/XLXI_1/XLXN_23)
     AND2:I0->O            1   0.704   0.420  XLXI_56/XLXI_1/XLXI_9 (XLXI_56/XLXI_1/XLXN_5)
     begin scope: 'XLXI_56/XLXI_1/XLXI_10'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             3   0.704   0.531  I_36_94 (O_DUMMY)
     end scope: 'XLXI_56/XLXI_1/XLXI_10'
     XOR2:I1->O            2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_1/XLXI_2 (XLXI_40/XLXI_6/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_1/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_1/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_1/XLXI_3 (XLXI_40/XLXI_6/XLXN_4)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_2/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_2/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_2/XLXI_3 (XLXI_40/XLXI_6/XLXN_19)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_3/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_3/XLXN_8)
     OR2:I1->O             2   0.704   0.447  XLXI_40/XLXI_6/XLXI_3/XLXI_3 (XLXI_40/XLXI_6/XLXN_22)
     AND2:I0->O            1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_2/XLXI_1 (XLXI_40/XLXI_6/XLXI_4/XLXN_8)
     OR2:I1->O             1   0.704   0.420  XLXI_40/XLXI_6/XLXI_4/XLXI_3 (C_out_OBUF)
     OBUF:I->O                 3.272          C_out_OBUF (C_out)
    ----------------------------------------
    Total                     27.357ns (17.352ns logic, 10.005ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.28 secs
 
--> 

Total memory usage is 289488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

