# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Aug 19 2020 11:46:19

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_UART_RX
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
			6.2.8::Path details for port: o_Segment2_A
			6.2.9::Path details for port: o_Segment2_B
			6.2.10::Path details for port: o_Segment2_C
			6.2.11::Path details for port: o_Segment2_D
			6.2.12::Path details for port: o_Segment2_E
			6.2.13::Path details for port: o_Segment2_F
			6.2.14::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_UART_RX
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
			6.5.8::Path details for port: o_Segment2_A
			6.5.9::Path details for port: o_Segment2_B
			6.5.10::Path details for port: o_Segment2_C
			6.5.11::Path details for port: o_Segment2_D
			6.5.12::Path details for port: o_Segment2_E
			6.5.13::Path details for port: o_Segment2_F
			6.5.14::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 193.20 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            34824       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
i_UART_RX  i_Clk       3340         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       9393          i_Clk:R                
o_Segment1_B  i_Clk       9393          i_Clk:R                
o_Segment1_C  i_Clk       9575          i_Clk:R                
o_Segment1_D  i_Clk       9842          i_Clk:R                
o_Segment1_E  i_Clk       9982          i_Clk:R                
o_Segment1_F  i_Clk       9877          i_Clk:R                
o_Segment1_G  i_Clk       9828          i_Clk:R                
o_Segment2_A  i_Clk       9477          i_Clk:R                
o_Segment2_B  i_Clk       9477          i_Clk:R                
o_Segment2_C  i_Clk       9316          i_Clk:R                
o_Segment2_D  i_Clk       9365          i_Clk:R                
o_Segment2_E  i_Clk       9316          i_Clk:R                
o_Segment2_F  i_Clk       9849          i_Clk:R                
o_Segment2_G  i_Clk       9316          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
i_UART_RX  i_Clk       -127        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       8784                  i_Clk:R                
o_Segment1_B  i_Clk       8784                  i_Clk:R                
o_Segment1_C  i_Clk       8552                  i_Clk:R                
o_Segment1_D  i_Clk       8651                  i_Clk:R                
o_Segment1_E  i_Clk       8819                  i_Clk:R                
o_Segment1_F  i_Clk       8721                  i_Clk:R                
o_Segment1_G  i_Clk       8784                  i_Clk:R                
o_Segment2_A  i_Clk       8805                  i_Clk:R                
o_Segment2_B  i_Clk       8805                  i_Clk:R                
o_Segment2_C  i_Clk       8552                  i_Clk:R                
o_Segment2_D  i_Clk       8552                  i_Clk:R                
o_Segment2_E  i_Clk       8552                  i_Clk:R                
o_Segment2_F  i_Clk       9226                  i_Clk:R                
o_Segment2_G  i_Clk       8552                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 193.20 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_7_LC_4_12_7/sr
Capture Clock    : uart_inst.r_Clock_Count_7_LC_4_12_7/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_7_LC_4_12_7/sr
Capture Clock    : uart_inst.r_Clock_Count_7_LC_4_12_7/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3340


Data Path Delay                5518
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3340

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                                       UART_RX_7Seg_top           0      0                  RISE  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
i_UART_RX_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
i_UART_RX_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_UART_RX_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__483/I                                        Odrv4                      0      1127               RISE  1       
I__483/O                                        Odrv4                      351    1478               RISE  1       
I__486/I                                        Span4Mux_h                 0      1478               RISE  1       
I__486/O                                        Span4Mux_h                 302    1779               RISE  1       
I__491/I                                        Span4Mux_v                 0      1779               RISE  1       
I__491/O                                        Span4Mux_v                 351    2130               RISE  1       
I__497/I                                        LocalMux                   0      2130               RISE  1       
I__497/O                                        LocalMux                   330    2460               RISE  1       
I__506/I                                        InMux                      0      2460               RISE  1       
I__506/O                                        InMux                      259    2719               RISE  1       
uart_inst.r_SM_Main_RNI1UFM_0_LC_5_13_2/in3     LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
uart_inst.r_SM_Main_RNI1UFM_0_LC_5_13_2/lcout   LogicCell40_SEQ_MODE_0000  316    3035               RISE  1       
I__258/I                                        LocalMux                   0      3035               RISE  1       
I__258/O                                        LocalMux                   330    3364               RISE  1       
I__259/I                                        InMux                      0      3364               RISE  1       
I__259/O                                        InMux                      259    3624               RISE  1       
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in1    LogicCell40_SEQ_MODE_0000  0      3624               RISE  1       
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_0000  400    4024               RISE  8       
I__122/I                                        Odrv4                      0      4024               RISE  1       
I__122/O                                        Odrv4                      351    4374               RISE  1       
I__123/I                                        Span4Mux_v                 0      4374               RISE  1       
I__123/O                                        Span4Mux_v                 351    4725               RISE  1       
I__124/I                                        LocalMux                   0      4725               RISE  1       
I__124/O                                        LocalMux                   330    5055               RISE  1       
I__125/I                                        SRMux                      0      5055               RISE  1       
I__125/O                                        SRMux                      463    5518               RISE  1       
uart_inst.r_Clock_Count_7_LC_4_12_7/sr          LogicCell40_SEQ_MODE_1000  0      5518               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__442/I                                            ClkMux                     0      2073               RISE  1       
I__442/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9393


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6472
---------------------------- ------
Clock To Out Delay             9393

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__383/I                                            Odrv4                      0      2921               RISE  1       
I__383/O                                            Odrv4                      351    3272               RISE  1       
I__389/I                                            Span4Mux_h                 0      3272               RISE  1       
I__389/O                                            Span4Mux_h                 302    3574               RISE  1       
I__392/I                                            LocalMux                   0      3574               RISE  1       
I__392/O                                            LocalMux                   330    3903               RISE  1       
I__395/I                                            InMux                      0      3903               RISE  1       
I__395/O                                            InMux                      259    4163               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m26_LC_1_13_7/in3    LogicCell40_SEQ_MODE_0000  0      4163               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m26_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000  316    4478               RISE  1       
I__102/I                                            LocalMux                   0      4478               RISE  1       
I__102/O                                            LocalMux                   330    4808               RISE  1       
I__103/I                                            IoInMux                    0      4808               RISE  1       
I__103/O                                            IoInMux                    259    5067               RISE  1       
o_Segment1_A_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5067               RISE  1       
o_Segment1_A_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7305               FALL  1       
o_Segment1_A_obuf_iopad/DIN                         IO_PAD                     0      7305               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9393               FALL  1       
o_Segment1_A                                        UART_RX_7Seg_top           0      9393               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9393


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6472
---------------------------- ------
Clock To Out Delay             9393

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__383/I                                            Odrv4                      0      2921               RISE  1       
I__383/O                                            Odrv4                      351    3272               RISE  1       
I__389/I                                            Span4Mux_h                 0      3272               RISE  1       
I__389/O                                            Span4Mux_h                 302    3574               RISE  1       
I__392/I                                            LocalMux                   0      3574               RISE  1       
I__392/O                                            LocalMux                   330    3903               RISE  1       
I__394/I                                            InMux                      0      3903               RISE  1       
I__394/O                                            InMux                      259    4163               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m23_LC_1_13_5/in3    LogicCell40_SEQ_MODE_0000  0      4163               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m23_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000  316    4478               RISE  1       
I__82/I                                             LocalMux                   0      4478               RISE  1       
I__82/O                                             LocalMux                   330    4808               RISE  1       
I__83/I                                             IoInMux                    0      4808               RISE  1       
I__83/O                                             IoInMux                    259    5067               RISE  1       
o_Segment1_B_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5067               RISE  1       
o_Segment1_B_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7305               FALL  1       
o_Segment1_B_obuf_iopad/DIN                         IO_PAD                     0      7305               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9393               FALL  1       
o_Segment1_B                                        UART_RX_7Seg_top           0      9393               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9575


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6654
---------------------------- ------
Clock To Out Delay             9575

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__443/I                                            ClkMux                     0      2073               RISE  1       
I__443/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_7_LC_4_13_0/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__362/I                                            Odrv4                      0      2921               RISE  1       
I__362/O                                            Odrv4                      351    3272               RISE  1       
I__366/I                                            LocalMux                   0      3272               RISE  1       
I__366/O                                            LocalMux                   330    3602               RISE  1       
I__372/I                                            InMux                      0      3602               RISE  1       
I__372/O                                            InMux                      259    3861               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m20_LC_5_15_1/in0    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m20_LC_5_15_1/lcout  LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__272/I                                            Odrv4                      0      4310               RISE  1       
I__272/O                                            Odrv4                      351    4661               RISE  1       
I__273/I                                            LocalMux                   0      4661               RISE  1       
I__273/O                                            LocalMux                   330    4990               RISE  1       
I__274/I                                            IoInMux                    0      4990               RISE  1       
I__274/O                                            IoInMux                    259    5250               RISE  1       
o_Segment1_C_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5250               RISE  1       
o_Segment1_C_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7487               FALL  1       
o_Segment1_C_obuf_iopad/DIN                         IO_PAD                     0      7487               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9575               FALL  1       
o_Segment1_C                                        UART_RX_7Seg_top           0      9575               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9842


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6921
---------------------------- ------
Clock To Out Delay             9842

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__443/I                                            ClkMux                     0      2073               RISE  1       
I__443/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_7_LC_4_13_0/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__363/I                                            Odrv4                      0      2921               RISE  1       
I__363/O                                            Odrv4                      351    3272               RISE  1       
I__368/I                                            Span4Mux_s3_v              0      3272               RISE  1       
I__368/O                                            Span4Mux_s3_v              316    3588               RISE  1       
I__374/I                                            LocalMux                   0      3588               RISE  1       
I__374/O                                            LocalMux                   330    3917               RISE  1       
I__378/I                                            InMux                      0      3917               RISE  1       
I__378/O                                            InMux                      259    4177               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m17_LC_6_15_7/in1    LogicCell40_SEQ_MODE_0000  0      4177               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m17_LC_6_15_7/lcout  LogicCell40_SEQ_MODE_0000  400    4577               RISE  1       
I__315/I                                            Odrv4                      0      4577               RISE  1       
I__315/O                                            Odrv4                      351    4927               RISE  1       
I__316/I                                            LocalMux                   0      4927               RISE  1       
I__316/O                                            LocalMux                   330    5257               RISE  1       
I__317/I                                            IoInMux                    0      5257               RISE  1       
I__317/O                                            IoInMux                    259    5516               RISE  1       
o_Segment1_D_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5516               RISE  1       
o_Segment1_D_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7754               FALL  1       
o_Segment1_D_obuf_iopad/DIN                         IO_PAD                     0      7754               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9842               FALL  1       
o_Segment1_D                                        UART_RX_7Seg_top           0      9842               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9982


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              7061
---------------------------- ------
Clock To Out Delay             9982

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__443/I                                            ClkMux                     0      2073               RISE  1       
I__443/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_7_LC_4_13_0/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__363/I                                            Odrv4                      0      2921               RISE  1       
I__363/O                                            Odrv4                      351    3272               RISE  1       
I__368/I                                            Span4Mux_s3_v              0      3272               RISE  1       
I__368/O                                            Span4Mux_s3_v              316    3588               RISE  1       
I__374/I                                            LocalMux                   0      3588               RISE  1       
I__374/O                                            LocalMux                   330    3917               RISE  1       
I__377/I                                            InMux                      0      3917               RISE  1       
I__377/O                                            InMux                      259    4177               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m14_LC_6_15_3/in1    LogicCell40_SEQ_MODE_0000  0      4177               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m14_LC_6_15_3/lcout  LogicCell40_SEQ_MODE_0000  400    4577               RISE  1       
I__396/I                                            Odrv12                     0      4577               RISE  1       
I__396/O                                            Odrv12                     491    5067               RISE  1       
I__397/I                                            LocalMux                   0      5067               RISE  1       
I__397/O                                            LocalMux                   330    5397               RISE  1       
I__398/I                                            IoInMux                    0      5397               RISE  1       
I__398/O                                            IoInMux                    259    5657               RISE  1       
o_Segment1_E_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5657               RISE  1       
o_Segment1_E_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7894               FALL  1       
o_Segment1_E_obuf_iopad/DIN                         IO_PAD                     0      7894               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9982               FALL  1       
o_Segment1_E                                        UART_RX_7Seg_top           0      9982               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9877


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6956
---------------------------- ------
Clock To Out Delay             9877

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__447/I                                            ClkMux                     0      2073               RISE  1       
I__447/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__340/I                                            Odrv4                      0      2921               RISE  1       
I__340/O                                            Odrv4                      351    3272               RISE  1       
I__345/I                                            Span4Mux_h                 0      3272               RISE  1       
I__345/O                                            Span4Mux_h                 302    3574               RISE  1       
I__350/I                                            Span4Mux_v                 0      3574               RISE  1       
I__350/O                                            Span4Mux_v                 351    3924               RISE  1       
I__355/I                                            LocalMux                   0      3924               RISE  1       
I__355/O                                            LocalMux                   330    4254               RISE  1       
I__358/I                                            InMux                      0      4254               RISE  1       
I__358/O                                            InMux                      259    4513               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m10_LC_1_14_6/in0    LogicCell40_SEQ_MODE_0000  0      4513               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m10_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_0000  449    4962               RISE  1       
I__98/I                                             LocalMux                   0      4962               RISE  1       
I__98/O                                             LocalMux                   330    5292               RISE  1       
I__99/I                                             IoInMux                    0      5292               RISE  1       
I__99/O                                             IoInMux                    259    5551               RISE  1       
o_Segment1_F_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5551               RISE  1       
o_Segment1_F_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7789               FALL  1       
o_Segment1_F_obuf_iopad/DIN                         IO_PAD                     0      7789               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9877               FALL  1       
o_Segment1_F                                        UART_RX_7Seg_top           0      9877               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9828


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6907
---------------------------- ------
Clock To Out Delay             9828

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__447/I                                            ClkMux                     0      2073               RISE  1       
I__447/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout              LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__340/I                                           Odrv4                      0      2921               RISE  1       
I__340/O                                           Odrv4                      351    3272               RISE  1       
I__345/I                                           Span4Mux_h                 0      3272               RISE  1       
I__345/O                                           Span4Mux_h                 302    3574               RISE  1       
I__350/I                                           Span4Mux_v                 0      3574               RISE  1       
I__350/O                                           Span4Mux_v                 351    3924               RISE  1       
I__355/I                                           LocalMux                   0      3924               RISE  1       
I__355/O                                           LocalMux                   330    4254               RISE  1       
I__359/I                                           InMux                      0      4254               RISE  1       
I__359/O                                           InMux                      259    4513               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m5_LC_1_14_1/in1    LogicCell40_SEQ_MODE_0000  0      4513               RISE  1       
seg_1_inst.r_Hex_Encoding_6_0__m5_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000  400    4913               RISE  1       
I__100/I                                           LocalMux                   0      4913               RISE  1       
I__100/O                                           LocalMux                   330    5243               RISE  1       
I__101/I                                           IoInMux                    0      5243               RISE  1       
I__101/O                                           IoInMux                    259    5502               RISE  1       
o_Segment1_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      5502               RISE  1       
o_Segment1_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   7740               FALL  1       
o_Segment1_G_obuf_iopad/DIN                        IO_PAD                     0      7740               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   9828               FALL  1       
o_Segment1_G                                       UART_RX_7Seg_top           0      9828               FALL  1       

6.2.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9477


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6556
---------------------------- ------
Clock To Out Delay             9477

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_3_LC_4_14_1/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__160/I                                            Odrv4                      0      2921               RISE  1       
I__160/O                                            Odrv4                      351    3272               RISE  1       
I__164/I                                            Span4Mux_s2_v              0      3272               RISE  1       
I__164/O                                            Span4Mux_s2_v              252    3525               RISE  1       
I__167/I                                            LocalMux                   0      3525               RISE  1       
I__167/O                                            LocalMux                   330    3854               RISE  1       
I__173/I                                            InMux                      0      3854               RISE  1       
I__173/O                                            InMux                      259    4114               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m26_LC_2_16_1/in0    LogicCell40_SEQ_MODE_0000  0      4114               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m26_LC_2_16_1/lcout  LogicCell40_SEQ_MODE_0000  449    4563               RISE  1       
I__92/I                                             LocalMux                   0      4563               RISE  1       
I__92/O                                             LocalMux                   330    4892               RISE  1       
I__93/I                                             IoInMux                    0      4892               RISE  1       
I__93/O                                             IoInMux                    259    5152               RISE  1       
o_Segment2_A_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5152               RISE  1       
o_Segment2_A_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7389               FALL  1       
o_Segment2_A_obuf_iopad/DIN                         IO_PAD                     0      7389               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9477               FALL  1       
o_Segment2_A                                        UART_RX_7Seg_top           0      9477               FALL  1       

6.2.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9477


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6556
---------------------------- ------
Clock To Out Delay             9477

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__144/I                                            Odrv4                      0      2921               RISE  1       
I__144/O                                            Odrv4                      351    3272               RISE  1       
I__148/I                                            Span4Mux_s2_v              0      3272               RISE  1       
I__148/O                                            Span4Mux_s2_v              252    3525               RISE  1       
I__151/I                                            LocalMux                   0      3525               RISE  1       
I__151/O                                            LocalMux                   330    3854               RISE  1       
I__156/I                                            InMux                      0      3854               RISE  1       
I__156/O                                            InMux                      259    4114               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m23_LC_2_16_2/in0    LogicCell40_SEQ_MODE_0000  0      4114               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m23_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_0000  449    4563               RISE  1       
I__90/I                                             LocalMux                   0      4563               RISE  1       
I__90/O                                             LocalMux                   330    4892               RISE  1       
I__91/I                                             IoInMux                    0      4892               RISE  1       
I__91/O                                             IoInMux                    259    5152               RISE  1       
o_Segment2_B_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5152               RISE  1       
o_Segment2_B_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7389               FALL  1       
o_Segment2_B_obuf_iopad/DIN                         IO_PAD                     0      7389               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9477               FALL  1       
o_Segment2_B                                        UART_RX_7Seg_top           0      9477               FALL  1       

6.2.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9316


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6395
---------------------------- ------
Clock To Out Delay             9316

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__176/I                                            Odrv12                     0      2921               RISE  1       
I__176/O                                            Odrv12                     491    3412               RISE  1       
I__180/I                                            LocalMux                   0      3412               RISE  1       
I__180/O                                            LocalMux                   330    3742               RISE  1       
I__185/I                                            InMux                      0      3742               RISE  1       
I__185/O                                            InMux                      259    4001               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m20_LC_4_16_2/in1    LogicCell40_SEQ_MODE_0000  0      4001               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m20_LC_4_16_2/lcout  LogicCell40_SEQ_MODE_0000  400    4401               RISE  1       
I__193/I                                            LocalMux                   0      4401               RISE  1       
I__193/O                                            LocalMux                   330    4731               RISE  1       
I__194/I                                            IoInMux                    0      4731               RISE  1       
I__194/O                                            IoInMux                    259    4990               RISE  1       
o_Segment2_C_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4990               RISE  1       
o_Segment2_C_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7228               FALL  1       
o_Segment2_C_obuf_iopad/DIN                         IO_PAD                     0      7228               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9316               FALL  1       
o_Segment2_C                                        UART_RX_7Seg_top           0      9316               FALL  1       

6.2.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9365


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6444
---------------------------- ------
Clock To Out Delay             9365

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__176/I                                            Odrv12                     0      2921               RISE  1       
I__176/O                                            Odrv12                     491    3412               RISE  1       
I__180/I                                            LocalMux                   0      3412               RISE  1       
I__180/O                                            LocalMux                   330    3742               RISE  1       
I__184/I                                            InMux                      0      3742               RISE  1       
I__184/O                                            InMux                      259    4001               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m17_LC_4_16_7/in0    LogicCell40_SEQ_MODE_0000  0      4001               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m17_LC_4_16_7/lcout  LogicCell40_SEQ_MODE_0000  449    4450               RISE  1       
I__141/I                                            LocalMux                   0      4450               RISE  1       
I__141/O                                            LocalMux                   330    4780               RISE  1       
I__142/I                                            IoInMux                    0      4780               RISE  1       
I__142/O                                            IoInMux                    259    5039               RISE  1       
o_Segment2_D_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5039               RISE  1       
o_Segment2_D_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7277               FALL  1       
o_Segment2_D_obuf_iopad/DIN                         IO_PAD                     0      7277               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9365               FALL  1       
o_Segment2_D                                        UART_RX_7Seg_top           0      9365               FALL  1       

6.2.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9316


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6395
---------------------------- ------
Clock To Out Delay             9316

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__176/I                                            Odrv12                     0      2921               RISE  1       
I__176/O                                            Odrv12                     491    3412               RISE  1       
I__180/I                                            LocalMux                   0      3412               RISE  1       
I__180/O                                            LocalMux                   330    3742               RISE  1       
I__183/I                                            InMux                      0      3742               RISE  1       
I__183/O                                            InMux                      259    4001               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m14_LC_4_16_0/in1    LogicCell40_SEQ_MODE_0000  0      4001               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m14_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_0000  400    4401               RISE  1       
I__111/I                                            LocalMux                   0      4401               RISE  1       
I__111/O                                            LocalMux                   330    4731               RISE  1       
I__112/I                                            IoInMux                    0      4731               RISE  1       
I__112/O                                            IoInMux                    259    4990               RISE  1       
o_Segment2_E_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4990               RISE  1       
o_Segment2_E_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7228               FALL  1       
o_Segment2_E_obuf_iopad/DIN                         IO_PAD                     0      7228               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9316               FALL  1       
o_Segment2_E                                        UART_RX_7Seg_top           0      9316               FALL  1       

6.2.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9849


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6928
---------------------------- ------
Clock To Out Delay             9849

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout               LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__144/I                                            Odrv4                      0      2921               RISE  1       
I__144/O                                            Odrv4                      351    3272               RISE  1       
I__147/I                                            LocalMux                   0      3272               RISE  1       
I__147/O                                            LocalMux                   330    3602               RISE  1       
I__150/I                                            InMux                      0      3602               RISE  1       
I__150/O                                            InMux                      259    3861               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m10_LC_2_14_2/in0    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m10_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__94/I                                             Odrv12                     0      4310               RISE  1       
I__94/O                                             Odrv12                     491    4801               RISE  1       
I__95/I                                             Span12Mux_s1_h             0      4801               RISE  1       
I__95/O                                             Span12Mux_s1_h             133    4934               RISE  1       
I__96/I                                             LocalMux                   0      4934               RISE  1       
I__96/O                                             LocalMux                   330    5264               RISE  1       
I__97/I                                             IoInMux                    0      5264               RISE  1       
I__97/O                                             IoInMux                    259    5523               RISE  1       
o_Segment2_F_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5523               RISE  1       
o_Segment2_F_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   7761               FALL  1       
o_Segment2_F_obuf_iopad/DIN                         IO_PAD                     0      7761               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2088   9849               FALL  1       
o_Segment2_F                                        UART_RX_7Seg_top           0      9849               FALL  1       

6.2.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9316


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6395
---------------------------- ------
Clock To Out Delay             9316

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout              LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__176/I                                           Odrv12                     0      2921               RISE  1       
I__176/O                                           Odrv12                     491    3412               RISE  1       
I__180/I                                           LocalMux                   0      3412               RISE  1       
I__180/O                                           LocalMux                   330    3742               RISE  1       
I__186/I                                           InMux                      0      3742               RISE  1       
I__186/O                                           InMux                      259    4001               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m5_LC_4_16_6/in1    LogicCell40_SEQ_MODE_0000  0      4001               RISE  1       
seg_2_inst.r_Hex_Encoding_6_0__m5_LC_4_16_6/lcout  LogicCell40_SEQ_MODE_0000  400    4401               RISE  1       
I__191/I                                           LocalMux                   0      4401               RISE  1       
I__191/O                                           LocalMux                   330    4731               RISE  1       
I__192/I                                           IoInMux                    0      4731               RISE  1       
I__192/O                                           IoInMux                    259    4990               RISE  1       
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4990               RISE  1       
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   7228               FALL  1       
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                     0      7228               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   9316               FALL  1       
o_Segment2_G                                       UART_RX_7Seg_top           0      9316               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -127


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2508
---------------------------- ------
Hold Time                      -127

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                            UART_RX_7Seg_top           0      0                  FALL  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                     460    460                FALL  1       
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__483/I                             Odrv4                      0      923                FALL  1       
I__483/O                             Odrv4                      372    1295               FALL  1       
I__485/I                             Span4Mux_h                 0      1295               FALL  1       
I__485/O                             Span4Mux_h                 316    1610               FALL  1       
I__489/I                             Span4Mux_v                 0      1610               FALL  1       
I__489/O                             Span4Mux_v                 372    1982               FALL  1       
I__494/I                             LocalMux                   0      1982               FALL  1       
I__494/O                             LocalMux                   309    2291               FALL  1       
I__502/I                             InMux                      0      2291               FALL  1       
I__502/O                             InMux                      217    2508               FALL  1       
uart_inst.r_RX_Byte_1_LC_5_14_2/in0  LogicCell40_SEQ_MODE_1000  0      2508               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8784


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5863
---------------------------- ------
Clock To Out Delay             8784

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__447/I                                            ClkMux                     0      2073               RISE  1       
I__447/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__341/I                                            Odrv12                     0      2921               FALL  1       
I__341/O                                            Odrv12                     540    3461               FALL  1       
I__346/I                                            LocalMux                   0      3461               FALL  1       
I__346/O                                            LocalMux                   309    3770               FALL  1       
I__352/I                                            InMux                      0      3770               FALL  1       
I__352/O                                            InMux                      217    3987               FALL  1       
I__357/I                                            CascadeMux                 0      3987               FALL  1       
I__357/O                                            CascadeMux                 0      3987               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m26_LC_1_13_7/in2    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m26_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000  351    4338               FALL  1       
I__102/I                                            LocalMux                   0      4338               FALL  1       
I__102/O                                            LocalMux                   309    4647               FALL  1       
I__103/I                                            IoInMux                    0      4647               FALL  1       
I__103/O                                            IoInMux                    217    4864               FALL  1       
o_Segment1_A_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4864               FALL  1       
o_Segment1_A_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6870               RISE  1       
o_Segment1_A_obuf_iopad/DIN                         IO_PAD                     0      6870               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8784               RISE  1       
o_Segment1_A                                        UART_RX_7Seg_top           0      8784               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8784


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5863
---------------------------- ------
Clock To Out Delay             8784

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__447/I                                            ClkMux                     0      2073               RISE  1       
I__447/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__341/I                                            Odrv12                     0      2921               FALL  1       
I__341/O                                            Odrv12                     540    3461               FALL  1       
I__346/I                                            LocalMux                   0      3461               FALL  1       
I__346/O                                            LocalMux                   309    3770               FALL  1       
I__351/I                                            InMux                      0      3770               FALL  1       
I__351/O                                            InMux                      217    3987               FALL  1       
I__356/I                                            CascadeMux                 0      3987               FALL  1       
I__356/O                                            CascadeMux                 0      3987               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m23_LC_1_13_5/in2    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m23_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000  351    4338               FALL  1       
I__82/I                                             LocalMux                   0      4338               FALL  1       
I__82/O                                             LocalMux                   309    4647               FALL  1       
I__83/I                                             IoInMux                    0      4647               FALL  1       
I__83/O                                             IoInMux                    217    4864               FALL  1       
o_Segment1_B_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4864               FALL  1       
o_Segment1_B_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6870               RISE  1       
o_Segment1_B_obuf_iopad/DIN                         IO_PAD                     0      6870               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8784               RISE  1       
o_Segment1_B                                        UART_RX_7Seg_top           0      8784               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8552


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5631
---------------------------- ------
Clock To Out Delay             8552

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__380/I                                            LocalMux                   0      2921               FALL  1       
I__380/O                                            LocalMux                   309    3230               FALL  1       
I__385/I                                            InMux                      0      3230               FALL  1       
I__385/O                                            InMux                      217    3447               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m20_LC_5_15_1/in3    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m20_LC_5_15_1/lcout  LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__272/I                                            Odrv4                      0      3735               FALL  1       
I__272/O                                            Odrv4                      372    4107               FALL  1       
I__273/I                                            LocalMux                   0      4107               FALL  1       
I__273/O                                            LocalMux                   309    4415               FALL  1       
I__274/I                                            IoInMux                    0      4415               FALL  1       
I__274/O                                            IoInMux                    217    4633               FALL  1       
o_Segment1_C_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4633               FALL  1       
o_Segment1_C_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6638               RISE  1       
o_Segment1_C_obuf_iopad/DIN                         IO_PAD                     0      6638               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8552               RISE  1       
o_Segment1_C                                        UART_RX_7Seg_top           0      8552               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8651


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5730
---------------------------- ------
Clock To Out Delay             8651

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__381/I                                            LocalMux                   0      2921               FALL  1       
I__381/O                                            LocalMux                   309    3230               FALL  1       
I__387/I                                            InMux                      0      3230               FALL  1       
I__387/O                                            InMux                      217    3447               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m17_LC_6_15_7/in0    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m17_LC_6_15_7/lcout  LogicCell40_SEQ_MODE_0000  386    3833               FALL  1       
I__315/I                                            Odrv4                      0      3833               FALL  1       
I__315/O                                            Odrv4                      372    4205               FALL  1       
I__316/I                                            LocalMux                   0      4205               FALL  1       
I__316/O                                            LocalMux                   309    4513               FALL  1       
I__317/I                                            IoInMux                    0      4513               FALL  1       
I__317/O                                            IoInMux                    217    4731               FALL  1       
o_Segment1_D_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4731               FALL  1       
o_Segment1_D_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6737               RISE  1       
o_Segment1_D_obuf_iopad/DIN                         IO_PAD                     0      6737               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8651               RISE  1       
o_Segment1_D                                        UART_RX_7Seg_top           0      8651               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5898
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__381/I                                            LocalMux                   0      2921               FALL  1       
I__381/O                                            LocalMux                   309    3230               FALL  1       
I__386/I                                            InMux                      0      3230               FALL  1       
I__386/O                                            InMux                      217    3447               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m14_LC_6_15_3/in0    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m14_LC_6_15_3/lcout  LogicCell40_SEQ_MODE_0000  386    3833               FALL  1       
I__396/I                                            Odrv12                     0      3833               FALL  1       
I__396/O                                            Odrv12                     540    4373               FALL  1       
I__397/I                                            LocalMux                   0      4373               FALL  1       
I__397/O                                            LocalMux                   309    4682               FALL  1       
I__398/I                                            IoInMux                    0      4682               FALL  1       
I__398/O                                            IoInMux                    217    4899               FALL  1       
o_Segment1_E_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4899               FALL  1       
o_Segment1_E_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6905               RISE  1       
o_Segment1_E_obuf_iopad/DIN                         IO_PAD                     0      6905               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8819               RISE  1       
o_Segment1_E                                        UART_RX_7Seg_top           0      8819               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8721


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5800
---------------------------- ------
Clock To Out Delay             8721

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__382/I                                            Odrv12                     0      2921               FALL  1       
I__382/O                                            Odrv12                     540    3461               FALL  1       
I__388/I                                            LocalMux                   0      3461               FALL  1       
I__388/O                                            LocalMux                   309    3770               FALL  1       
I__390/I                                            InMux                      0      3770               FALL  1       
I__390/O                                            InMux                      217    3987               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m10_LC_1_14_6/in3    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m10_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_0000  288    4275               FALL  1       
I__98/I                                             LocalMux                   0      4275               FALL  1       
I__98/O                                             LocalMux                   309    4584               FALL  1       
I__99/I                                             IoInMux                    0      4584               FALL  1       
I__99/O                                             IoInMux                    217    4801               FALL  1       
o_Segment1_F_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4801               FALL  1       
o_Segment1_F_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6807               RISE  1       
o_Segment1_F_obuf_iopad/DIN                         IO_PAD                     0      6807               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8721               RISE  1       
o_Segment1_F                                        UART_RX_7Seg_top           0      8721               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8784


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5863
---------------------------- ------
Clock To Out Delay             8784

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout              LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__382/I                                           Odrv12                     0      2921               FALL  1       
I__382/O                                           Odrv12                     540    3461               FALL  1       
I__388/I                                           LocalMux                   0      3461               FALL  1       
I__388/O                                           LocalMux                   309    3770               FALL  1       
I__391/I                                           InMux                      0      3770               FALL  1       
I__391/O                                           InMux                      217    3987               FALL  1       
I__393/I                                           CascadeMux                 0      3987               FALL  1       
I__393/O                                           CascadeMux                 0      3987               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m5_LC_1_14_1/in2    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
seg_1_inst.r_Hex_Encoding_6_0__m5_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000  351    4338               FALL  1       
I__100/I                                           LocalMux                   0      4338               FALL  1       
I__100/O                                           LocalMux                   309    4647               FALL  1       
I__101/I                                           IoInMux                    0      4647               FALL  1       
I__101/O                                           IoInMux                    217    4864               FALL  1       
o_Segment1_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4864               FALL  1       
o_Segment1_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6870               RISE  1       
o_Segment1_G_obuf_iopad/DIN                        IO_PAD                     0      6870               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   8784               RISE  1       
o_Segment1_G                                       UART_RX_7Seg_top           0      8784               RISE  1       

6.5.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8805


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5884
---------------------------- ------
Clock To Out Delay             8805

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__144/I                                            Odrv4                      0      2921               FALL  1       
I__144/O                                            Odrv4                      372    3293               FALL  1       
I__148/I                                            Span4Mux_s2_v              0      3293               FALL  1       
I__148/O                                            Span4Mux_s2_v              252    3546               FALL  1       
I__151/I                                            LocalMux                   0      3546               FALL  1       
I__151/O                                            LocalMux                   309    3854               FALL  1       
I__157/I                                            InMux                      0      3854               FALL  1       
I__157/O                                            InMux                      217    4072               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m26_LC_2_16_1/in3    LogicCell40_SEQ_MODE_0000  0      4072               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m26_LC_2_16_1/lcout  LogicCell40_SEQ_MODE_0000  288    4359               FALL  1       
I__92/I                                             LocalMux                   0      4359               FALL  1       
I__92/O                                             LocalMux                   309    4668               FALL  1       
I__93/I                                             IoInMux                    0      4668               FALL  1       
I__93/O                                             IoInMux                    217    4885               FALL  1       
o_Segment2_A_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4885               FALL  1       
o_Segment2_A_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6891               RISE  1       
o_Segment2_A_obuf_iopad/DIN                         IO_PAD                     0      6891               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8805               RISE  1       
o_Segment2_A                                        UART_RX_7Seg_top           0      8805               RISE  1       

6.5.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8805


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5884
---------------------------- ------
Clock To Out Delay             8805

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_1_LC_5_14_2/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__196/I                                            Odrv4                      0      2921               FALL  1       
I__196/O                                            Odrv4                      372    3293               FALL  1       
I__200/I                                            Span4Mux_s2_v              0      3293               FALL  1       
I__200/O                                            Span4Mux_s2_v              252    3546               FALL  1       
I__203/I                                            LocalMux                   0      3546               FALL  1       
I__203/O                                            LocalMux                   309    3854               FALL  1       
I__209/I                                            InMux                      0      3854               FALL  1       
I__209/O                                            InMux                      217    4072               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m23_LC_2_16_2/in3    LogicCell40_SEQ_MODE_0000  0      4072               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m23_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_0000  288    4359               FALL  1       
I__90/I                                             LocalMux                   0      4359               FALL  1       
I__90/O                                             LocalMux                   309    4668               FALL  1       
I__91/I                                             IoInMux                    0      4668               FALL  1       
I__91/O                                             IoInMux                    217    4885               FALL  1       
o_Segment2_B_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4885               FALL  1       
o_Segment2_B_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6891               RISE  1       
o_Segment2_B_obuf_iopad/DIN                         IO_PAD                     0      6891               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8805               RISE  1       
o_Segment2_B                                        UART_RX_7Seg_top           0      8805               RISE  1       

6.5.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8552


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5631
---------------------------- ------
Clock To Out Delay             8552

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__145/I                                            Odrv4                      0      2921               FALL  1       
I__145/O                                            Odrv4                      372    3293               FALL  1       
I__149/I                                            LocalMux                   0      3293               FALL  1       
I__149/O                                            LocalMux                   309    3602               FALL  1       
I__154/I                                            InMux                      0      3602               FALL  1       
I__154/O                                            InMux                      217    3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m20_LC_4_16_2/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m20_LC_4_16_2/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__193/I                                            LocalMux                   0      4107               FALL  1       
I__193/O                                            LocalMux                   309    4415               FALL  1       
I__194/I                                            IoInMux                    0      4415               FALL  1       
I__194/O                                            IoInMux                    217    4633               FALL  1       
o_Segment2_C_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4633               FALL  1       
o_Segment2_C_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6638               RISE  1       
o_Segment2_C_obuf_iopad/DIN                         IO_PAD                     0      6638               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8552               RISE  1       
o_Segment2_C                                        UART_RX_7Seg_top           0      8552               RISE  1       

6.5.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8552


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5631
---------------------------- ------
Clock To Out Delay             8552

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__446/I                                            ClkMux                     0      2073               RISE  1       
I__446/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_1_LC_5_14_2/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__197/I                                            Odrv4                      0      2921               FALL  1       
I__197/O                                            Odrv4                      372    3293               FALL  1       
I__201/I                                            LocalMux                   0      3293               FALL  1       
I__201/O                                            LocalMux                   309    3602               FALL  1       
I__205/I                                            InMux                      0      3602               FALL  1       
I__205/O                                            InMux                      217    3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m17_LC_4_16_7/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m17_LC_4_16_7/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__141/I                                            LocalMux                   0      4107               FALL  1       
I__141/O                                            LocalMux                   309    4415               FALL  1       
I__142/I                                            IoInMux                    0      4415               FALL  1       
I__142/O                                            IoInMux                    217    4633               FALL  1       
o_Segment2_D_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4633               FALL  1       
o_Segment2_D_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6638               RISE  1       
o_Segment2_D_obuf_iopad/DIN                         IO_PAD                     0      6638               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8552               RISE  1       
o_Segment2_D                                        UART_RX_7Seg_top           0      8552               RISE  1       

6.5.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8552


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5631
---------------------------- ------
Clock To Out Delay             8552

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__145/I                                            Odrv4                      0      2921               FALL  1       
I__145/O                                            Odrv4                      372    3293               FALL  1       
I__149/I                                            LocalMux                   0      3293               FALL  1       
I__149/O                                            LocalMux                   309    3602               FALL  1       
I__152/I                                            InMux                      0      3602               FALL  1       
I__152/O                                            InMux                      217    3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m14_LC_4_16_0/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m14_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__111/I                                            LocalMux                   0      4107               FALL  1       
I__111/O                                            LocalMux                   309    4415               FALL  1       
I__112/I                                            IoInMux                    0      4415               FALL  1       
I__112/O                                            IoInMux                    217    4633               FALL  1       
o_Segment2_E_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      4633               FALL  1       
o_Segment2_E_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   6638               RISE  1       
o_Segment2_E_obuf_iopad/DIN                         IO_PAD                     0      6638               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   8552               RISE  1       
o_Segment2_E                                        UART_RX_7Seg_top           0      8552               RISE  1       

6.5.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9226


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6305
---------------------------- ------
Clock To Out Delay             9226

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout               LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__175/I                                            Odrv4                      0      2921               FALL  1       
I__175/O                                            Odrv4                      372    3293               FALL  1       
I__179/I                                            LocalMux                   0      3293               FALL  1       
I__179/O                                            LocalMux                   309    3602               FALL  1       
I__182/I                                            InMux                      0      3602               FALL  1       
I__182/O                                            InMux                      217    3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m10_LC_2_14_2/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m10_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__94/I                                             Odrv12                     0      4107               FALL  1       
I__94/O                                             Odrv12                     540    4647               FALL  1       
I__95/I                                             Span12Mux_s1_h             0      4647               FALL  1       
I__95/O                                             Span12Mux_s1_h             133    4780               FALL  1       
I__96/I                                             LocalMux                   0      4780               FALL  1       
I__96/O                                             LocalMux                   309    5089               FALL  1       
I__97/I                                             IoInMux                    0      5089               FALL  1       
I__97/O                                             IoInMux                    217    5306               FALL  1       
o_Segment2_F_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5306               FALL  1       
o_Segment2_F_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   7312               RISE  1       
o_Segment2_F_obuf_iopad/DIN                         IO_PAD                     0      7312               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out              IO_PAD                     1914   9226               RISE  1       
o_Segment2_F                                        UART_RX_7Seg_top           0      9226               RISE  1       

6.5.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8552


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5631
---------------------------- ------
Clock To Out Delay             8552

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_7Seg_top           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__440/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__440/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__441/I                                            GlobalMux                  0      1918               RISE  1       
I__441/O                                            GlobalMux                  154    2073               RISE  1       
I__444/I                                            ClkMux                     0      2073               RISE  1       
I__444/O                                            ClkMux                     309    2381               RISE  1       
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout              LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__145/I                                           Odrv4                      0      2921               FALL  1       
I__145/O                                           Odrv4                      372    3293               FALL  1       
I__149/I                                           LocalMux                   0      3293               FALL  1       
I__149/O                                           LocalMux                   309    3602               FALL  1       
I__155/I                                           InMux                      0      3602               FALL  1       
I__155/O                                           InMux                      217    3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m5_LC_4_16_6/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
seg_2_inst.r_Hex_Encoding_6_0__m5_LC_4_16_6/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__191/I                                           LocalMux                   0      4107               FALL  1       
I__191/O                                           LocalMux                   309    4415               FALL  1       
I__192/I                                           IoInMux                    0      4415               FALL  1       
I__192/O                                           IoInMux                    217    4633               FALL  1       
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4633               FALL  1       
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6638               RISE  1       
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                     0      6638               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   8552               RISE  1       
o_Segment2_G                                       UART_RX_7Seg_top           0      8552               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_7_LC_4_12_7/sr
Capture Clock    : uart_inst.r_Clock_Count_7_LC_4_12_7/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_6_LC_4_12_6/sr
Capture Clock    : uart_inst.r_Clock_Count_6_LC_4_12_6/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_5_LC_4_12_5/sr
Capture Clock    : uart_inst.r_Clock_Count_5_LC_4_12_5/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_4_LC_4_12_4/sr
Capture Clock    : uart_inst.r_Clock_Count_4_LC_4_12_4/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_3_LC_4_12_3/sr
Capture Clock    : uart_inst.r_Clock_Count_3_LC_4_12_3/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_2_LC_4_12_2/sr
Capture Clock    : uart_inst.r_Clock_Count_2_LC_4_12_2/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_1_LC_4_12_1/sr
Capture Clock    : uart_inst.r_Clock_Count_1_LC_4_12_1/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_0_LC_4_12_0/sr
Capture Clock    : uart_inst.r_Clock_Count_0_LC_4_12_0/clk
Setup Constraint : 40000p
Path slack       : 34824p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/ltout  LogicCell40_SEQ_MODE_0000    344              4240  34824  FALL       1
I__135/I                                            CascadeMux                     0              4240  34824  FALL       1
I__135/O                                            CascadeMux                     0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/in2        LogicCell40_SEQ_MODE_0000      0              4240  34824  FALL       1
uart_inst.r_SM_Main_RNI2A9K1_0_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_0000    379              4619  34824  RISE       1
I__127/I                                            LocalMux                       0              4619  34824  RISE       1
I__127/O                                            LocalMux                     330              4948  34824  RISE       1
I__128/I                                            InMux                          0              4948  34824  RISE       1
I__128/O                                            InMux                        259              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/in3      LogicCell40_SEQ_MODE_0000      0              5208  34824  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_0_2_LC_5_13_0/ltout    LogicCell40_SEQ_MODE_0000    274              5481  34824  FALL       1
I__126/I                                            CascadeMux                     0              5481  34824  FALL       1
I__126/O                                            CascadeMux                     0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in2        LogicCell40_SEQ_MODE_0000      0              5481  34824  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout      LogicCell40_SEQ_MODE_0000    379              5860  34824  RISE       8
I__122/I                                            Odrv4                          0              5860  34824  RISE       1
I__122/O                                            Odrv4                        351              6211  34824  RISE       1
I__123/I                                            Span4Mux_v                     0              6211  34824  RISE       1
I__123/O                                            Span4Mux_v                   351              6561  34824  RISE       1
I__124/I                                            LocalMux                       0              6561  34824  RISE       1
I__124/O                                            LocalMux                     330              6891  34824  RISE       1
I__125/I                                            SRMux                          0              6891  34824  RISE       1
I__125/O                                            SRMux                        463              7354  34824  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/sr              LogicCell40_SEQ_MODE_1000      0              7354  34824  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_7_LC_4_12_7/in3
Capture Clock    : uart_inst.r_Clock_Count_7_LC_4_12_7/clk
Setup Constraint : 40000p
Path slack       : 35091p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7017
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35063  RISE       3
I__233/I                                           LocalMux                       0              4275  35091  RISE       1
I__233/O                                           LocalMux                     330              4605  35091  RISE       1
I__236/I                                           InMux                          0              4605  35091  RISE       1
I__236/O                                           InMux                        259              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in3       LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout     LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__129/I                                           LocalMux                       0              5180  35091  RISE       1
I__129/O                                           LocalMux                     330              5509  35091  RISE       1
I__131/I                                           InMux                          0              5509  35091  RISE       1
I__131/O                                           InMux                        259              5769  35091  RISE       1
I__133/I                                           CascadeMux                     0              5769  35091  RISE       1
I__133/O                                           CascadeMux                     0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in2            LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_inst.r_Clock_Count_1_LC_4_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_inst.r_Clock_Count_2_LC_4_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
uart_inst.r_Clock_Count_3_LC_4_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              6253  35091  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/carryout       LogicCell40_SEQ_MODE_1000    126              6379  35091  RISE       2
uart_inst.r_Clock_Count_4_LC_4_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              6379  35091  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/carryout       LogicCell40_SEQ_MODE_1000    126              6505  35091  RISE       2
uart_inst.r_Clock_Count_5_LC_4_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              6505  35091  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/carryout       LogicCell40_SEQ_MODE_1000    126              6631  35091  RISE       2
uart_inst.r_Clock_Count_6_LC_4_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              6631  35091  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/carryout       LogicCell40_SEQ_MODE_1000    126              6758  35091  RISE       1
I__106/I                                           InMux                          0              6758  35091  RISE       1
I__106/O                                           InMux                        259              7017  35091  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/in3            LogicCell40_SEQ_MODE_1000      0              7017  35091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_6_LC_4_12_6/in3
Capture Clock    : uart_inst.r_Clock_Count_6_LC_4_12_6/clk
Setup Constraint : 40000p
Path slack       : 35217p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35063  RISE       3
I__233/I                                           LocalMux                       0              4275  35091  RISE       1
I__233/O                                           LocalMux                     330              4605  35091  RISE       1
I__236/I                                           InMux                          0              4605  35091  RISE       1
I__236/O                                           InMux                        259              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in3       LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout     LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__129/I                                           LocalMux                       0              5180  35091  RISE       1
I__129/O                                           LocalMux                     330              5509  35091  RISE       1
I__131/I                                           InMux                          0              5509  35091  RISE       1
I__131/O                                           InMux                        259              5769  35091  RISE       1
I__133/I                                           CascadeMux                     0              5769  35091  RISE       1
I__133/O                                           CascadeMux                     0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in2            LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_inst.r_Clock_Count_1_LC_4_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_inst.r_Clock_Count_2_LC_4_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
uart_inst.r_Clock_Count_3_LC_4_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              6253  35091  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/carryout       LogicCell40_SEQ_MODE_1000    126              6379  35091  RISE       2
uart_inst.r_Clock_Count_4_LC_4_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              6379  35091  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/carryout       LogicCell40_SEQ_MODE_1000    126              6505  35091  RISE       2
uart_inst.r_Clock_Count_5_LC_4_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              6505  35091  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/carryout       LogicCell40_SEQ_MODE_1000    126              6631  35091  RISE       2
I__107/I                                           InMux                          0              6631  35217  RISE       1
I__107/O                                           InMux                        259              6891  35217  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/in3            LogicCell40_SEQ_MODE_1000      0              6891  35217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_5_LC_4_12_5/in3
Capture Clock    : uart_inst.r_Clock_Count_5_LC_4_12_5/clk
Setup Constraint : 40000p
Path slack       : 35343p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35063  RISE       3
I__233/I                                           LocalMux                       0              4275  35091  RISE       1
I__233/O                                           LocalMux                     330              4605  35091  RISE       1
I__236/I                                           InMux                          0              4605  35091  RISE       1
I__236/O                                           InMux                        259              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in3       LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout     LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__129/I                                           LocalMux                       0              5180  35091  RISE       1
I__129/O                                           LocalMux                     330              5509  35091  RISE       1
I__131/I                                           InMux                          0              5509  35091  RISE       1
I__131/O                                           InMux                        259              5769  35091  RISE       1
I__133/I                                           CascadeMux                     0              5769  35091  RISE       1
I__133/O                                           CascadeMux                     0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in2            LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_inst.r_Clock_Count_1_LC_4_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_inst.r_Clock_Count_2_LC_4_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
uart_inst.r_Clock_Count_3_LC_4_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              6253  35091  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/carryout       LogicCell40_SEQ_MODE_1000    126              6379  35091  RISE       2
uart_inst.r_Clock_Count_4_LC_4_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              6379  35091  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/carryout       LogicCell40_SEQ_MODE_1000    126              6505  35091  RISE       2
I__108/I                                           InMux                          0              6505  35343  RISE       1
I__108/O                                           InMux                        259              6765  35343  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/in3            LogicCell40_SEQ_MODE_1000      0              6765  35343  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_4_LC_4_12_4/in3
Capture Clock    : uart_inst.r_Clock_Count_4_LC_4_12_4/clk
Setup Constraint : 40000p
Path slack       : 35470p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35063  RISE       3
I__233/I                                           LocalMux                       0              4275  35091  RISE       1
I__233/O                                           LocalMux                     330              4605  35091  RISE       1
I__236/I                                           InMux                          0              4605  35091  RISE       1
I__236/O                                           InMux                        259              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in3       LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout     LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__129/I                                           LocalMux                       0              5180  35091  RISE       1
I__129/O                                           LocalMux                     330              5509  35091  RISE       1
I__131/I                                           InMux                          0              5509  35091  RISE       1
I__131/O                                           InMux                        259              5769  35091  RISE       1
I__133/I                                           CascadeMux                     0              5769  35091  RISE       1
I__133/O                                           CascadeMux                     0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in2            LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_inst.r_Clock_Count_1_LC_4_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_inst.r_Clock_Count_2_LC_4_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
uart_inst.r_Clock_Count_3_LC_4_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              6253  35091  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/carryout       LogicCell40_SEQ_MODE_1000    126              6379  35091  RISE       2
I__109/I                                           InMux                          0              6379  35469  RISE       1
I__109/O                                           InMux                        259              6638  35469  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/in3            LogicCell40_SEQ_MODE_1000      0              6638  35469  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_3_LC_4_12_3/in3
Capture Clock    : uart_inst.r_Clock_Count_3_LC_4_12_3/clk
Setup Constraint : 40000p
Path slack       : 35596p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35063  RISE       3
I__233/I                                           LocalMux                       0              4275  35091  RISE       1
I__233/O                                           LocalMux                     330              4605  35091  RISE       1
I__236/I                                           InMux                          0              4605  35091  RISE       1
I__236/O                                           InMux                        259              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in3       LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout     LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__129/I                                           LocalMux                       0              5180  35091  RISE       1
I__129/O                                           LocalMux                     330              5509  35091  RISE       1
I__131/I                                           InMux                          0              5509  35091  RISE       1
I__131/O                                           InMux                        259              5769  35091  RISE       1
I__133/I                                           CascadeMux                     0              5769  35091  RISE       1
I__133/O                                           CascadeMux                     0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in2            LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_inst.r_Clock_Count_1_LC_4_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_inst.r_Clock_Count_2_LC_4_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
I__110/I                                           InMux                          0              6253  35596  RISE       1
I__110/O                                           InMux                        259              6512  35596  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/in3            LogicCell40_SEQ_MODE_1000      0              6512  35596  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_2_LC_4_12_2/in3
Capture Clock    : uart_inst.r_Clock_Count_2_LC_4_12_2/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35063  RISE       3
I__233/I                                           LocalMux                       0              4275  35091  RISE       1
I__233/O                                           LocalMux                     330              4605  35091  RISE       1
I__236/I                                           InMux                          0              4605  35091  RISE       1
I__236/O                                           InMux                        259              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in3       LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout     LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__129/I                                           LocalMux                       0              5180  35091  RISE       1
I__129/O                                           LocalMux                     330              5509  35091  RISE       1
I__131/I                                           InMux                          0              5509  35091  RISE       1
I__131/O                                           InMux                        259              5769  35091  RISE       1
I__133/I                                           CascadeMux                     0              5769  35091  RISE       1
I__133/O                                           CascadeMux                     0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in2            LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_inst.r_Clock_Count_1_LC_4_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
I__84/I                                            InMux                          0              6127  35722  RISE       1
I__84/O                                            InMux                        259              6386  35722  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/in3            LogicCell40_SEQ_MODE_1000      0              6386  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_1_LC_4_12_1/in3
Capture Clock    : uart_inst.r_Clock_Count_1_LC_4_12_1/clk
Setup Constraint : 40000p
Path slack       : 35848p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35063  RISE       3
I__233/I                                           LocalMux                       0              4275  35091  RISE       1
I__233/O                                           LocalMux                     330              4605  35091  RISE       1
I__236/I                                           InMux                          0              4605  35091  RISE       1
I__236/O                                           InMux                        259              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in3       LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout     LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__129/I                                           LocalMux                       0              5180  35091  RISE       1
I__129/O                                           LocalMux                     330              5509  35091  RISE       1
I__131/I                                           InMux                          0              5509  35091  RISE       1
I__131/O                                           InMux                        259              5769  35091  RISE       1
I__133/I                                           CascadeMux                     0              5769  35091  RISE       1
I__133/O                                           CascadeMux                     0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in2            LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
I__85/I                                            InMux                          0              6000  35848  RISE       1
I__85/O                                            InMux                        259              6260  35848  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/in3            LogicCell40_SEQ_MODE_1000      0              6260  35848  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_6_LC_4_12_6/lcout
Path End         : uart_inst.r_SM_Main_2_LC_6_13_6/in0
Capture Clock    : uart_inst.r_SM_Main_2_LC_6_13_6/clk
Setup Constraint : 40000p
Path slack       : 36023p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_6_LC_4_12_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35175  RISE       4
I__225/I                                           LocalMux                       0              2921  35511  RISE       1
I__225/O                                           LocalMux                     330              3251  35511  RISE       1
I__229/I                                           InMux                          0              3251  36023  RISE       1
I__229/O                                           InMux                        259              3510  36023  RISE       1
uart_inst.r_Clock_Count_RNILOUA_7_LC_5_13_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
uart_inst.r_Clock_Count_RNILOUA_7_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE       1
I__423/I                                           Odrv4                          0              3959  36023  RISE       1
I__423/O                                           Odrv4                        351              4310  36023  RISE       1
I__424/I                                           LocalMux                       0              4310  36023  RISE       1
I__424/O                                           LocalMux                     330              4640  36023  RISE       1
I__425/I                                           InMux                          0              4640  36023  RISE       1
I__425/O                                           InMux                        259              4899  36023  RISE       1
uart_inst.r_SM_Main_RNI6TA81_0_LC_6_13_7/in1       LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
uart_inst.r_SM_Main_RNI6TA81_0_LC_6_13_7/lcout     LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       2
I__399/I                                           LocalMux                       0              5299  36023  RISE       1
I__399/O                                           LocalMux                     330              5629  36023  RISE       1
I__401/I                                           InMux                          0              5629  36023  RISE       1
I__401/O                                           InMux                        259              5888  36023  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/in0                LogicCell40_SEQ_MODE_1000      0              5888  36023  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_6_LC_4_12_6/lcout
Path End         : uart_inst.r_SM_Main_1_LC_6_13_1/in3
Capture Clock    : uart_inst.r_SM_Main_1_LC_6_13_1/clk
Setup Constraint : 40000p
Path slack       : 36220p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_6_LC_4_12_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35175  RISE       4
I__225/I                                           LocalMux                       0              2921  35511  RISE       1
I__225/O                                           LocalMux                     330              3251  35511  RISE       1
I__229/I                                           InMux                          0              3251  36023  RISE       1
I__229/O                                           InMux                        259              3510  36023  RISE       1
uart_inst.r_Clock_Count_RNILOUA_7_LC_5_13_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
uart_inst.r_Clock_Count_RNILOUA_7_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE       1
I__423/I                                           Odrv4                          0              3959  36023  RISE       1
I__423/O                                           Odrv4                        351              4310  36023  RISE       1
I__424/I                                           LocalMux                       0              4310  36023  RISE       1
I__424/O                                           LocalMux                     330              4640  36023  RISE       1
I__425/I                                           InMux                          0              4640  36023  RISE       1
I__425/O                                           InMux                        259              4899  36023  RISE       1
uart_inst.r_SM_Main_RNI6TA81_0_LC_6_13_7/in1       LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
uart_inst.r_SM_Main_RNI6TA81_0_LC_6_13_7/lcout     LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       2
I__399/I                                           LocalMux                       0              5299  36023  RISE       1
I__399/O                                           LocalMux                     330              5629  36023  RISE       1
I__400/I                                           InMux                          0              5629  36220  RISE       1
I__400/O                                           InMux                        259              5888  36220  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/in3                LogicCell40_SEQ_MODE_1000      0              5888  36220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_0_LC_4_12_0/in2
Capture Clock    : uart_inst.r_Clock_Count_0_LC_4_12_0/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35063  RISE       3
I__233/I                                           LocalMux                       0              4275  35091  RISE       1
I__233/O                                           LocalMux                     330              4605  35091  RISE       1
I__236/I                                           InMux                          0              4605  35091  RISE       1
I__236/O                                           InMux                        259              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in3       LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout     LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__129/I                                           LocalMux                       0              5180  35091  RISE       1
I__129/O                                           LocalMux                     330              5509  35091  RISE       1
I__131/I                                           InMux                          0              5509  35091  RISE       1
I__131/O                                           InMux                        259              5769  35091  RISE       1
I__133/I                                           CascadeMux                     0              5769  35091  RISE       1
I__133/O                                           CascadeMux                     0              5769  35091  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in2            LogicCell40_SEQ_MODE_1000      0              5769  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_0_LC_4_12_0/in3
Capture Clock    : uart_inst.r_Clock_Count_0_LC_4_12_0/clk
Setup Constraint : 40000p
Path slack       : 36339p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35063  RISE       3
I__233/I                                           LocalMux                       0              4275  35091  RISE       1
I__233/O                                           LocalMux                     330              4605  35091  RISE       1
I__236/I                                           InMux                          0              4605  35091  RISE       1
I__236/O                                           InMux                        259              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in3       LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout     LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__130/I                                           LocalMux                       0              5180  36339  RISE       1
I__130/O                                           LocalMux                     330              5509  36339  RISE       1
I__132/I                                           InMux                          0              5509  36339  RISE       1
I__132/O                                           InMux                        259              5769  36339  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in3            LogicCell40_SEQ_MODE_1000      0              5769  36339  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Bit_Index_2_LC_5_14_7/in2
Capture Clock    : uart_inst.r_Bit_Index_2_LC_5_14_7/clk
Setup Constraint : 40000p
Path slack       : 36536p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__469/I                                           LocalMux                       0              4619  36535  RISE       1
I__469/O                                           LocalMux                     330              4948  36535  RISE       1
I__473/I                                           InMux                          0              4948  36535  RISE       1
I__473/O                                           InMux                        259              5208  36535  RISE       1
uart_inst.r_Bit_Index_RNO_0_2_LC_5_14_6/in3        LogicCell40_SEQ_MODE_0000      0              5208  36535  RISE       1
uart_inst.r_Bit_Index_RNO_0_2_LC_5_14_6/ltout      LogicCell40_SEQ_MODE_0000    267              5474  36535  RISE       1
I__299/I                                           CascadeMux                     0              5474  36535  RISE       1
I__299/O                                           CascadeMux                     0              5474  36535  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/in2              LogicCell40_SEQ_MODE_1000      0              5474  36535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_SM_Main_0_LC_4_13_3/in2
Capture Clock    : uart_inst.r_SM_Main_0_LC_4_13_3/clk
Setup Constraint : 40000p
Path slack       : 36564p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout              LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                               LocalMux                       0              2921  34824  RISE       1
I__240/O                                               LocalMux                     330              3251  34824  RISE       1
I__243/I                                               InMux                          0              3251  34824  RISE       1
I__243/O                                               InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0        LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout      LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                               CascadeMux                     0              3896  34824  FALL       1
I__136/O                                               CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2       LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/lcout     LogicCell40_SEQ_MODE_0000    379              4275  36563  RISE       2
I__268/I                                               LocalMux                       0              4275  36563  RISE       1
I__268/O                                               LocalMux                     330              4605  36563  RISE       1
I__270/I                                               InMux                          0              4605  36563  RISE       1
I__270/O                                               InMux                        259              4864  36563  RISE       1
uart_inst.r_SM_Main_cnst_1_0__m7_ns_1_LC_4_13_1/in3    LogicCell40_SEQ_MODE_0000      0              4864  36563  RISE       1
uart_inst.r_SM_Main_cnst_1_0__m7_ns_1_LC_4_13_1/ltout  LogicCell40_SEQ_MODE_0000    274              5138  36563  FALL       1
I__105/I                                               CascadeMux                     0              5138  36563  FALL       1
I__105/O                                               CascadeMux                     0              5138  36563  FALL       1
uart_inst.r_SM_Main_cnst_1_0__m7_ns_LC_4_13_2/in2      LogicCell40_SEQ_MODE_0000      0              5138  36563  FALL       1
uart_inst.r_SM_Main_cnst_1_0__m7_ns_LC_4_13_2/ltout    LogicCell40_SEQ_MODE_0000    309              5446  36563  RISE       1
I__104/I                                               CascadeMux                     0              5446  36563  RISE       1
I__104/O                                               CascadeMux                     0              5446  36563  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/in2                    LogicCell40_SEQ_MODE_1000      0              5446  36563  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_RX_Byte_7_LC_4_13_0/in0
Capture Clock    : uart_inst.r_RX_Byte_7_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 36703p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__471/I                                           LocalMux                       0              4619  36704  RISE       1
I__471/O                                           LocalMux                     330              4948  36704  RISE       1
I__479/I                                           InMux                          0              4948  36704  RISE       1
I__479/O                                           InMux                        259              5208  36704  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/in0                LogicCell40_SEQ_MODE_1000      0              5208  36704  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_SM_Main_1_LC_6_13_1/in1
Capture Clock    : uart_inst.r_SM_Main_1_LC_6_13_1/clk
Setup Constraint : 40000p
Path slack       : 36732p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__429/I                                       Odrv4                          0              2921  36732  RISE       1
I__429/O                                       Odrv4                        351              3272  36732  RISE       1
I__435/I                                       LocalMux                       0              3272  36732  RISE       1
I__435/O                                       LocalMux                     330              3602  36732  RISE       1
I__438/I                                       InMux                          0              3602  36732  RISE       1
I__438/O                                       InMux                        259              3861  36732  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_LC_6_13_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  36732  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_LC_6_13_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36732  RISE       1
I__466/I                                       Odrv4                          0              4310  36732  RISE       1
I__466/O                                       Odrv4                        351              4661  36732  RISE       1
I__467/I                                       LocalMux                       0              4661  36732  RISE       1
I__467/O                                       LocalMux                     330              4990  36732  RISE       1
I__468/I                                       InMux                          0              4990  36732  RISE       1
I__468/O                                       InMux                        259              5250  36732  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/in1            LogicCell40_SEQ_MODE_1000      0              5250  36732  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_SM_Main_1_LC_6_13_1/in2
Capture Clock    : uart_inst.r_SM_Main_1_LC_6_13_1/clk
Setup Constraint : 40000p
Path slack       : 36879p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__240/I                                            LocalMux                       0              2921  34824  RISE       1
I__240/O                                            LocalMux                     330              3251  34824  RISE       1
I__243/I                                            InMux                          0              3251  34824  RISE       1
I__243/O                                            InMux                        259              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/in0     LogicCell40_SEQ_MODE_0000      0              3510  34824  RISE       1
uart_inst.r_Clock_Count_RNI5QDG_2_LC_5_12_1/ltout   LogicCell40_SEQ_MODE_0000    386              3896  34824  FALL       1
I__136/I                                            CascadeMux                     0              3896  34824  FALL       1
I__136/O                                            CascadeMux                     0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896  34824  FALL       1
uart_inst.r_Clock_Count_RNIJTR01_5_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36563  RISE       2
I__269/I                                            LocalMux                       0              4275  36879  RISE       1
I__269/O                                            LocalMux                     330              4605  36879  RISE       1
I__271/I                                            InMux                          0              4605  36879  RISE       1
I__271/O                                            InMux                        259              4864  36879  RISE       1
uart_inst.r_SM_Main_cnst_1_0__m9_LC_6_13_0/in3      LogicCell40_SEQ_MODE_0000      0              4864  36879  RISE       1
uart_inst.r_SM_Main_cnst_1_0__m9_LC_6_13_0/ltout    LogicCell40_SEQ_MODE_0000    267              5131  36879  RISE       1
I__267/I                                            CascadeMux                     0              5131  36879  RISE       1
I__267/O                                            CascadeMux                     0              5131  36879  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/in2                 LogicCell40_SEQ_MODE_1000      0              5131  36879  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_RX_Byte_1_LC_5_14_2/in3
Capture Clock    : uart_inst.r_RX_Byte_1_LC_5_14_2/clk
Setup Constraint : 40000p
Path slack       : 36900p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__469/I                                           LocalMux                       0              4619  36535  RISE       1
I__469/O                                           LocalMux                     330              4948  36535  RISE       1
I__474/I                                           InMux                          0              4948  36900  RISE       1
I__474/O                                           InMux                        259              5208  36900  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/in3                LogicCell40_SEQ_MODE_1000      0              5208  36900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_RX_Byte_5_LC_5_14_4/in3
Capture Clock    : uart_inst.r_RX_Byte_5_LC_5_14_4/clk
Setup Constraint : 40000p
Path slack       : 36900p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__469/I                                           LocalMux                       0              4619  36535  RISE       1
I__469/O                                           LocalMux                     330              4948  36535  RISE       1
I__475/I                                           InMux                          0              4948  36900  RISE       1
I__475/O                                           InMux                        259              5208  36900  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/in3                LogicCell40_SEQ_MODE_1000      0              5208  36900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Bit_Index_1_LC_5_14_0/in3
Capture Clock    : uart_inst.r_Bit_Index_1_LC_5_14_0/clk
Setup Constraint : 40000p
Path slack       : 36900p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__469/I                                           LocalMux                       0              4619  36535  RISE       1
I__469/O                                           LocalMux                     330              4948  36535  RISE       1
I__476/I                                           InMux                          0              4948  36900  RISE       1
I__476/O                                           InMux                        259              5208  36900  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/in3              LogicCell40_SEQ_MODE_1000      0              5208  36900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_RX_Byte_6_LC_4_13_7/in3
Capture Clock    : uart_inst.r_RX_Byte_6_LC_4_13_7/clk
Setup Constraint : 40000p
Path slack       : 36900p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__471/I                                           LocalMux                       0              4619  36704  RISE       1
I__471/O                                           LocalMux                     330              4948  36704  RISE       1
I__478/I                                           InMux                          0              4948  36900  RISE       1
I__478/O                                           InMux                        259              5208  36900  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/in3                LogicCell40_SEQ_MODE_1000      0              5208  36900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_RX_Byte_4_LC_6_13_3/in3
Capture Clock    : uart_inst.r_RX_Byte_4_LC_6_13_3/clk
Setup Constraint : 40000p
Path slack       : 36900p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__470/I                                           LocalMux                       0              4619  36900  RISE       1
I__470/O                                           LocalMux                     330              4948  36900  RISE       1
I__477/I                                           InMux                          0              4948  36900  RISE       1
I__477/O                                           InMux                        259              5208  36900  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/in3                LogicCell40_SEQ_MODE_1000      0              5208  36900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_RX_Byte_0_LC_4_14_5/in3
Capture Clock    : uart_inst.r_RX_Byte_0_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 36900p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__472/I                                           LocalMux                       0              4619  36900  RISE       1
I__472/O                                           LocalMux                     330              4948  36900  RISE       1
I__480/I                                           InMux                          0              4948  36900  RISE       1
I__480/O                                           InMux                        259              5208  36900  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/in3                LogicCell40_SEQ_MODE_1000      0              5208  36900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_RX_Byte_2_LC_4_14_3/in3
Capture Clock    : uart_inst.r_RX_Byte_2_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 36900p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__472/I                                           LocalMux                       0              4619  36900  RISE       1
I__472/O                                           LocalMux                     330              4948  36900  RISE       1
I__481/I                                           InMux                          0              4948  36900  RISE       1
I__481/O                                           InMux                        259              5208  36900  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/in3                LogicCell40_SEQ_MODE_1000      0              5208  36900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_RX_Byte_3_LC_4_14_1/in3
Capture Clock    : uart_inst.r_RX_Byte_3_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 36900p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout     LogicCell40_SEQ_MODE_0000    379              4619  36535  RISE      10
I__472/I                                           LocalMux                       0              4619  36900  RISE       1
I__472/O                                           LocalMux                     330              4948  36900  RISE       1
I__482/I                                           InMux                          0              4948  36900  RISE       1
I__482/O                                           InMux                        259              5208  36900  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/in3                LogicCell40_SEQ_MODE_1000      0              5208  36900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Bit_Index_2_LC_5_14_7/in0
Capture Clock    : uart_inst.r_Bit_Index_2_LC_5_14_7/clk
Setup Constraint : 40000p
Path slack       : 37012p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35434  RISE       9
I__449/I                                         Odrv4                          0              2921  35434  RISE       1
I__449/O                                         Odrv4                        351              3272  35434  RISE       1
I__454/I                                         LocalMux                       0              3272  36865  RISE       1
I__454/O                                         LocalMux                     330              3602  36865  RISE       1
I__460/I                                         InMux                          0              3602  37012  RISE       1
I__460/O                                         InMux                        259              3861  37012  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3861  37012  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310  37012  RISE       3
I__262/I                                         LocalMux                       0              4310  37012  RISE       1
I__262/O                                         LocalMux                     330              4640  37012  RISE       1
I__265/I                                         InMux                          0              4640  37012  RISE       1
I__265/O                                         InMux                        259              4899  37012  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/in0            LogicCell40_SEQ_MODE_1000      0              4899  37012  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Bit_Index_0_LC_5_13_6/in1
Capture Clock    : uart_inst.r_Bit_Index_0_LC_5_13_6/clk
Setup Constraint : 40000p
Path slack       : 37083p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35434  RISE       9
I__449/I                                         Odrv4                          0              2921  35434  RISE       1
I__449/O                                         Odrv4                        351              3272  35434  RISE       1
I__454/I                                         LocalMux                       0              3272  36865  RISE       1
I__454/O                                         LocalMux                     330              3602  36865  RISE       1
I__460/I                                         InMux                          0              3602  37012  RISE       1
I__460/O                                         InMux                        259              3861  37012  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3861  37012  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310  37012  RISE       3
I__261/I                                         LocalMux                       0              4310  37082  RISE       1
I__261/O                                         LocalMux                     330              4640  37082  RISE       1
I__264/I                                         InMux                          0              4640  37082  RISE       1
I__264/O                                         InMux                        259              4899  37082  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/in1            LogicCell40_SEQ_MODE_1000      0              4899  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Bit_Index_1_LC_5_14_0/in2
Capture Clock    : uart_inst.r_Bit_Index_1_LC_5_14_0/clk
Setup Constraint : 40000p
Path slack       : 37111p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35434  RISE       9
I__449/I                                         Odrv4                          0              2921  35434  RISE       1
I__449/O                                         Odrv4                        351              3272  35434  RISE       1
I__454/I                                         LocalMux                       0              3272  36865  RISE       1
I__454/O                                         LocalMux                     330              3602  36865  RISE       1
I__460/I                                         InMux                          0              3602  37012  RISE       1
I__460/O                                         InMux                        259              3861  37012  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3861  37012  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310  37012  RISE       3
I__260/I                                         LocalMux                       0              4310  37110  RISE       1
I__260/O                                         LocalMux                     330              4640  37110  RISE       1
I__263/I                                         InMux                          0              4640  37110  RISE       1
I__263/O                                         InMux                        259              4899  37110  RISE       1
I__266/I                                         CascadeMux                     0              4899  37110  RISE       1
I__266/O                                         CascadeMux                     0              4899  37110  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/in2            LogicCell40_SEQ_MODE_1000      0              4899  37110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_RX_Byte_6_LC_4_13_7/in1
Capture Clock    : uart_inst.r_RX_Byte_6_LC_4_13_7/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921  37230  RISE      11
I__300/I                                     LocalMux                       0              2921  37230  RISE       1
I__300/O                                     LocalMux                     330              3251  37230  RISE       1
I__304/I                                     InMux                          0              3251  37433  RISE       1
I__304/O                                     InMux                        259              3510  37433  RISE       1
uart_inst.r_RX_Byte_RNO_0_6_LC_4_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  37433  RISE       1
uart_inst.r_RX_Byte_RNO_0_6_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37433  RISE       1
I__113/I                                     LocalMux                       0              3959  37433  RISE       1
I__113/O                                     LocalMux                     330              4289  37433  RISE       1
I__114/I                                     InMux                          0              4289  37433  RISE       1
I__114/O                                     InMux                        259              4548  37433  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/in1          LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_RX_Byte_4_LC_6_13_3/in1
Capture Clock    : uart_inst.r_RX_Byte_4_LC_6_13_3/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921  37230  RISE      11
I__301/I                                     LocalMux                       0              2921  37433  RISE       1
I__301/O                                     LocalMux                     330              3251  37433  RISE       1
I__309/I                                     InMux                          0              3251  37433  RISE       1
I__309/O                                     InMux                        259              3510  37433  RISE       1
uart_inst.r_RX_Byte_RNO_0_4_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37433  RISE       1
uart_inst.r_RX_Byte_RNO_0_4_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37433  RISE       1
I__513/I                                     LocalMux                       0              3959  37433  RISE       1
I__513/O                                     LocalMux                     330              4289  37433  RISE       1
I__514/I                                     InMux                          0              4289  37433  RISE       1
I__514/O                                     InMux                        259              4548  37433  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/in1          LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Bit_Index_0_LC_5_13_6/in2
Capture Clock    : uart_inst.r_Bit_Index_0_LC_5_13_6/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__253/I                                           LocalMux                       0              2921  35063  RISE       1
I__253/O                                           LocalMux                     330              3251  35063  RISE       1
I__256/I                                           InMux                          0              3251  35063  RISE       1
I__256/O                                           InMux                        259              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  35063  RISE       1
uart_inst.r_Clock_Count_RNI8TDG_3_LC_5_13_3/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35063  FALL       1
I__239/I                                           CascadeMux                     0              3896  35063  FALL       1
I__239/O                                           CascadeMux                     0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  35063  FALL       1
uart_inst.r_Clock_Count_RNITLCR_7_LC_5_13_4/ltout  LogicCell40_SEQ_MODE_0000    344              4240  36535  FALL       1
I__232/I                                           CascadeMux                     0              4240  36535  FALL       1
I__232/O                                           CascadeMux                     0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in2       LogicCell40_SEQ_MODE_0000      0              4240  36535  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/ltout     LogicCell40_SEQ_MODE_0000    309              4548  37461  RISE       1
I__231/I                                           CascadeMux                     0              4548  37461  RISE       1
I__231/O                                           CascadeMux                     0              4548  37461  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/in2              LogicCell40_SEQ_MODE_1000      0              4548  37461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_2_LC_5_14_7/lcout
Path End         : uart_inst.r_RX_Byte_7_LC_4_13_0/in3
Capture Clock    : uart_inst.r_RX_Byte_7_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_2_LC_5_14_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37096  RISE       9
I__275/I                                         LocalMux                       0              2921  37096  RISE       1
I__275/O                                         LocalMux                     330              3251  37096  RISE       1
I__277/I                                         InMux                          0              3251  37096  RISE       1
I__277/O                                         InMux                        259              3510  37096  RISE       1
uart_inst.r_Bit_Index_RNI59LQ_2_LC_4_14_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  37096  RISE       1
uart_inst.r_Bit_Index_RNI59LQ_2_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37096  RISE       2
I__116/I                                         LocalMux                       0              3959  37559  RISE       1
I__116/O                                         LocalMux                     330              4289  37559  RISE       1
I__118/I                                         InMux                          0              4289  37559  RISE       1
I__118/O                                         InMux                        259              4548  37559  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/in3              LogicCell40_SEQ_MODE_1000      0              4548  37559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_SM_Main_2_LC_6_13_6/in2
Capture Clock    : uart_inst.r_SM_Main_2_LC_6_13_6/clk
Setup Constraint : 40000p
Path slack       : 37784p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__429/I                                       Odrv4                          0              2921  36732  RISE       1
I__429/O                                       Odrv4                        351              3272  36732  RISE       1
I__435/I                                       LocalMux                       0              3272  36732  RISE       1
I__435/O                                       LocalMux                     330              3602  36732  RISE       1
I__438/I                                       InMux                          0              3602  36732  RISE       1
I__438/O                                       InMux                        259              3861  36732  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_LC_6_13_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  36732  RISE       1
uart_inst.r_SM_Main_RNIFCDJ_0_LC_6_13_5/ltout  LogicCell40_SEQ_MODE_0000    365              4226  37784  RISE       1
I__465/I                                       CascadeMux                     0              4226  37784  RISE       1
I__465/O                                       CascadeMux                     0              4226  37784  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/in2            LogicCell40_SEQ_MODE_1000      0              4226  37784  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_SM_Main_0_LC_4_13_3/in1
Capture Clock    : uart_inst.r_SM_Main_0_LC_4_13_3/clk
Setup Constraint : 40000p
Path slack       : 37819p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35434  RISE       9
I__449/I                               Odrv4                          0              2921  35434  RISE       1
I__449/O                               Odrv4                        351              3272  35434  RISE       1
I__455/I                               Span4Mux_h                     0              3272  37819  RISE       1
I__455/O                               Span4Mux_h                   302              3574  37819  RISE       1
I__462/I                               LocalMux                       0              3574  37819  RISE       1
I__462/O                               LocalMux                     330              3903  37819  RISE       1
I__464/I                               InMux                          0              3903  37819  RISE       1
I__464/O                               InMux                        259              4163  37819  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/in1    LogicCell40_SEQ_MODE_1000      0              4163  37819  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_2_LC_5_14_7/lcout
Path End         : uart_inst.r_RX_Byte_0_LC_4_14_5/in2
Capture Clock    : uart_inst.r_RX_Byte_0_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_2_LC_5_14_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921  37096  RISE       9
I__275/I                                     LocalMux                       0              2921  37096  RISE       1
I__275/O                                     LocalMux                     330              3251  37096  RISE       1
I__279/I                                     InMux                          0              3251  38134  RISE       1
I__279/O                                     InMux                        259              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_0_LC_4_14_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_0_LC_4_14_4/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__119/I                                     CascadeMux                     0              3875  38134  RISE       1
I__119/O                                     CascadeMux                     0              3875  38134  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/in2          LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_2_LC_5_14_7/lcout
Path End         : uart_inst.r_RX_Byte_2_LC_4_14_3/in2
Capture Clock    : uart_inst.r_RX_Byte_2_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_2_LC_5_14_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921  37096  RISE       9
I__275/I                                     LocalMux                       0              2921  37096  RISE       1
I__275/O                                     LocalMux                     330              3251  37096  RISE       1
I__280/I                                     InMux                          0              3251  38134  RISE       1
I__280/O                                     InMux                        259              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_2_LC_4_14_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_2_LC_4_14_2/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__120/I                                     CascadeMux                     0              3875  38134  RISE       1
I__120/O                                     CascadeMux                     0              3875  38134  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/in2          LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_2_LC_5_14_7/lcout
Path End         : uart_inst.r_RX_Byte_3_LC_4_14_1/in2
Capture Clock    : uart_inst.r_RX_Byte_3_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_2_LC_5_14_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921  37096  RISE       9
I__275/I                                     LocalMux                       0              2921  37096  RISE       1
I__275/O                                     LocalMux                     330              3251  37096  RISE       1
I__281/I                                     InMux                          0              3251  38134  RISE       1
I__281/O                                     InMux                        259              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_3_LC_4_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_3_LC_4_14_0/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__121/I                                     CascadeMux                     0              3875  38134  RISE       1
I__121/O                                     CascadeMux                     0              3875  38134  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/in2          LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_RX_Byte_1_LC_5_14_2/in2
Capture Clock    : uart_inst.r_RX_Byte_1_LC_5_14_2/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921  37230  RISE      11
I__301/I                                     LocalMux                       0              2921  37433  RISE       1
I__301/O                                     LocalMux                     330              3251  37433  RISE       1
I__310/I                                     InMux                          0              3251  38134  RISE       1
I__310/O                                     InMux                        259              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_1_LC_5_14_1/in0    LogicCell40_SEQ_MODE_0000      0              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_1_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__215/I                                     CascadeMux                     0              3875  38134  RISE       1
I__215/O                                     CascadeMux                     0              3875  38134  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/in2          LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_RX_Byte_5_LC_5_14_4/in2
Capture Clock    : uart_inst.r_RX_Byte_5_LC_5_14_4/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921  37230  RISE      11
I__301/I                                     LocalMux                       0              2921  37433  RISE       1
I__301/O                                     LocalMux                     330              3251  37433  RISE       1
I__311/I                                     InMux                          0              3251  38134  RISE       1
I__311/O                                     InMux                        259              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_5_LC_5_14_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  38134  RISE       1
uart_inst.r_RX_Byte_RNO_0_5_LC_5_14_3/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__314/I                                     CascadeMux                     0              3875  38134  RISE       1
I__314/O                                     CascadeMux                     0              3875  38134  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/in2          LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_4_LC_6_13_3/lcout
Path End         : uart_inst.r_RX_Byte_4_LC_6_13_3/in0
Capture Clock    : uart_inst.r_RX_Byte_4_LC_6_13_3/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38401  RISE       8
I__338/I                               LocalMux                       0              2921  38401  RISE       1
I__338/O                               LocalMux                     330              3251  38401  RISE       1
I__342/I                               InMux                          0              3251  38401  RISE       1
I__342/O                               InMux                        259              3510  38401  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_1_LC_6_13_1/lcout
Path End         : uart_inst.r_SM_Main_1_LC_6_13_1/in0
Capture Clock    : uart_inst.r_SM_Main_1_LC_6_13_1/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_1_LC_6_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35532  RISE      11
I__407/I                               LocalMux                       0              2921  37153  RISE       1
I__407/O                               LocalMux                     330              3251  37153  RISE       1
I__417/I                               InMux                          0              3251  38401  RISE       1
I__417/O                               InMux                        259              3510  38401  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_1_LC_5_14_0/lcout
Path End         : uart_inst.r_Bit_Index_1_LC_5_14_0/in0
Capture Clock    : uart_inst.r_Bit_Index_1_LC_5_14_0/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_1_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37146  RISE      10
I__287/I                                 LocalMux                       0              2921  37566  RISE       1
I__287/O                                 LocalMux                     330              3251  37566  RISE       1
I__296/I                                 InMux                          0              3251  38401  RISE       1
I__296/O                                 InMux                        259              3510  38401  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_6_LC_4_13_7/lcout
Path End         : uart_inst.r_RX_Byte_6_LC_4_13_7/in0
Capture Clock    : uart_inst.r_RX_Byte_6_LC_4_13_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_6_LC_4_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38401  RISE       8
I__318/I                               LocalMux                       0              2921  38401  RISE       1
I__318/O                               LocalMux                     330              3251  38401  RISE       1
I__322/I                               InMux                          0              3251  38401  RISE       1
I__322/O                               InMux                        259              3510  38401  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_5_LC_5_14_4/lcout
Path End         : uart_inst.r_RX_Byte_5_LC_5_14_4/in1
Capture Clock    : uart_inst.r_RX_Byte_5_LC_5_14_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       8
I__379/I                               LocalMux                       0              2921  38471  RISE       1
I__379/O                               LocalMux                     330              3251  38471  RISE       1
I__384/I                               InMux                          0              3251  38471  RISE       1
I__384/O                               InMux                        259              3510  38471  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_1_LC_5_14_2/lcout
Path End         : uart_inst.r_RX_Byte_1_LC_5_14_2/in1
Capture Clock    : uart_inst.r_RX_Byte_1_LC_5_14_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       8
I__195/I                               LocalMux                       0              2921  38471  RISE       1
I__195/O                               LocalMux                     330              3251  38471  RISE       1
I__198/I                               InMux                          0              3251  38471  RISE       1
I__198/O                               InMux                        259              3510  38471  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_0_LC_4_14_5/lcout
Path End         : uart_inst.r_RX_Byte_0_LC_4_14_5/in1
Capture Clock    : uart_inst.r_RX_Byte_0_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       8
I__143/I                               LocalMux                       0              2921  38471  RISE       1
I__143/O                               LocalMux                     330              3251  38471  RISE       1
I__146/I                               InMux                          0              3251  38471  RISE       1
I__146/O                               InMux                        259              3510  38471  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_2_LC_4_14_3/lcout
Path End         : uart_inst.r_RX_Byte_2_LC_4_14_3/in1
Capture Clock    : uart_inst.r_RX_Byte_2_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       8
I__174/I                               LocalMux                       0              2921  38471  RISE       1
I__174/O                               LocalMux                     330              3251  38471  RISE       1
I__178/I                               InMux                          0              3251  38471  RISE       1
I__178/O                               InMux                        259              3510  38471  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_3_LC_4_14_1/lcout
Path End         : uart_inst.r_RX_Byte_3_LC_4_14_1/in1
Capture Clock    : uart_inst.r_RX_Byte_3_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_3_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       8
I__159/I                               LocalMux                       0              2921  38471  RISE       1
I__159/O                               LocalMux                     330              3251  38471  RISE       1
I__162/I                               InMux                          0              3251  38471  RISE       1
I__162/O                               InMux                        259              3510  38471  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_7_LC_4_12_7/lcout
Path End         : uart_inst.r_Clock_Count_7_LC_4_12_7/in1
Capture Clock    : uart_inst.r_Clock_Count_7_LC_4_12_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_7_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35168  RISE       4
I__219/I                                   LocalMux                       0              2921  38471  RISE       1
I__219/O                                   LocalMux                     330              3251  38471  RISE       1
I__223/I                                   InMux                          0              3251  38471  RISE       1
I__223/O                                   InMux                        259              3510  38471  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_4_LC_4_12_4/lcout
Path End         : uart_inst.r_Clock_Count_4_LC_4_12_4/in1
Capture Clock    : uart_inst.r_Clock_Count_4_LC_4_12_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_4_LC_4_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34936  RISE       3
I__248/I                                   LocalMux                       0              2921  37826  RISE       1
I__248/O                                   LocalMux                     330              3251  37826  RISE       1
I__251/I                                   InMux                          0              3251  37826  RISE       1
I__251/O                                   InMux                        259              3510  37826  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_2_LC_4_12_2/lcout
Path End         : uart_inst.r_Clock_Count_2_LC_4_12_2/in1
Capture Clock    : uart_inst.r_Clock_Count_2_LC_4_12_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_2_LC_4_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34831  RISE       2
I__138/I                                   LocalMux                       0              2921  37573  RISE       1
I__138/O                                   LocalMux                     330              3251  37573  RISE       1
I__140/I                                   InMux                          0              3251  37573  RISE       1
I__140/O                                   InMux                        259              3510  37573  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_1_LC_4_12_1/lcout
Path End         : uart_inst.r_Clock_Count_1_LC_4_12_1/in1
Capture Clock    : uart_inst.r_Clock_Count_1_LC_4_12_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_1_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37447  RISE       1
I__86/I                                    LocalMux                       0              2921  37447  RISE       1
I__86/O                                    LocalMux                     330              3251  37447  RISE       1
I__87/I                                    InMux                          0              3251  37447  RISE       1
I__87/O                                    InMux                        259              3510  37447  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_0_LC_4_12_0/lcout
Path End         : uart_inst.r_Clock_Count_0_LC_4_12_0/in1
Capture Clock    : uart_inst.r_Clock_Count_0_LC_4_12_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_0_LC_4_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       1
I__88/I                                    LocalMux                       0              2921  37321  RISE       1
I__88/O                                    LocalMux                     330              3251  37321  RISE       1
I__89/I                                    InMux                          0              3251  37321  RISE       1
I__89/O                                    InMux                        259              3510  37321  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_6_LC_4_12_6/lcout
Path End         : uart_inst.r_Clock_Count_6_LC_4_12_6/in1
Capture Clock    : uart_inst.r_Clock_Count_6_LC_4_12_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_6_LC_4_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35175  RISE       4
I__226/I                                   LocalMux                       0              2921  38078  RISE       1
I__226/O                                   LocalMux                     330              3251  38078  RISE       1
I__230/I                                   InMux                          0              3251  38078  RISE       1
I__230/O                                   InMux                        259              3510  38078  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_3_LC_4_12_3/in1
Capture Clock    : uart_inst.r_Clock_Count_3_LC_4_12_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__242/I                                   LocalMux                       0              2921  37700  RISE       1
I__242/O                                   LocalMux                     330              3251  37700  RISE       1
I__245/I                                   InMux                          0              3251  37700  RISE       1
I__245/O                                   InMux                        259              3510  37700  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_5_LC_4_12_5/in1
Capture Clock    : uart_inst.r_Clock_Count_5_LC_4_12_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__254/I                                   LocalMux                       0              2921  37952  RISE       1
I__254/O                                   LocalMux                     330              3251  37952  RISE       1
I__257/I                                   InMux                          0              3251  37952  RISE       1
I__257/O                                   InMux                        259              3510  37952  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_2_LC_5_14_7/lcout
Path End         : uart_inst.r_Bit_Index_2_LC_5_14_7/in1
Capture Clock    : uart_inst.r_Bit_Index_2_LC_5_14_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_2_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37096  RISE       9
I__276/I                                 LocalMux                       0              2921  37482  RISE       1
I__276/O                                 LocalMux                     330              3251  37482  RISE       1
I__285/I                                 InMux                          0              3251  38471  RISE       1
I__285/O                                 InMux                        259              3510  38471  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_Bit_Index_1_LC_5_14_0/in1
Capture Clock    : uart_inst.r_Bit_Index_1_LC_5_14_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37230  RISE      11
I__301/I                                 LocalMux                       0              2921  37433  RISE       1
I__301/O                                 LocalMux                     330              3251  37433  RISE       1
I__312/I                                 InMux                          0              3251  38471  RISE       1
I__312/O                                 InMux                        259              3510  38471  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_7_LC_4_13_0/lcout
Path End         : uart_inst.r_RX_Byte_7_LC_4_13_0/in2
Capture Clock    : uart_inst.r_RX_Byte_7_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_7_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38499  RISE       8
I__360/I                               LocalMux                       0              2921  38499  RISE       1
I__360/O                               LocalMux                     330              3251  38499  RISE       1
I__364/I                               InMux                          0              3251  38499  RISE       1
I__364/O                               InMux                        259              3510  38499  RISE       1
I__369/I                               CascadeMux                     0              3510  38499  RISE       1
I__369/O                               CascadeMux                     0              3510  38499  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_1_LC_5_14_0/lcout
Path End         : uart_inst.r_Bit_Index_2_LC_5_14_7/in3
Capture Clock    : uart_inst.r_Bit_Index_2_LC_5_14_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_1_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37146  RISE      10
I__287/I                                 LocalMux                       0              2921  37566  RISE       1
I__287/O                                 LocalMux                     330              3251  37566  RISE       1
I__297/I                                 InMux                          0              3251  38597  RISE       1
I__297/O                                 InMux                        259              3510  38597  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_Bit_Index_0_LC_5_13_6/in3
Capture Clock    : uart_inst.r_Bit_Index_0_LC_5_13_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37230  RISE      11
I__302/I                                 LocalMux                       0              2921  38597  RISE       1
I__302/O                                 LocalMux                     330              3251  38597  RISE       1
I__313/I                                 InMux                          0              3251  38597  RISE       1
I__313/O                                 InMux                        259              3510  38597  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_SM_Main_0_LC_4_13_3/in3
Capture Clock    : uart_inst.r_SM_Main_0_LC_4_13_3/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__428/I                               LocalMux                       0              2921  37812  RISE       1
I__428/O                               LocalMux                     330              3251  37812  RISE       1
I__434/I                               InMux                          0              3251  38597  RISE       1
I__434/O                               InMux                        259              3510  38597  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_1_LC_5_14_2/in0
Capture Clock    : uart_inst.r_RX_Byte_1_LC_5_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__483/I                             Odrv4                          0               973   +INF  FALL       1
I__483/O                             Odrv4                        372              1345   +INF  FALL       1
I__485/I                             Span4Mux_h                     0              1345   +INF  FALL       1
I__485/O                             Span4Mux_h                   316              1660   +INF  FALL       1
I__489/I                             Span4Mux_v                     0              1660   +INF  FALL       1
I__489/O                             Span4Mux_v                   372              2032   +INF  FALL       1
I__494/I                             LocalMux                       0              2032   +INF  FALL       1
I__494/O                             LocalMux                     309              2341   +INF  FALL       1
I__502/I                             InMux                          0              2341   +INF  FALL       1
I__502/O                             InMux                        217              2558   +INF  FALL       1
uart_inst.r_RX_Byte_1_LC_5_14_2/in0  LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_5_LC_5_14_4/in0
Capture Clock    : uart_inst.r_RX_Byte_5_LC_5_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__483/I                             Odrv4                          0               923   +INF  FALL       1
I__483/O                             Odrv4                        372              1295   +INF  FALL       1
I__485/I                             Span4Mux_h                     0              1295   +INF  FALL       1
I__485/O                             Span4Mux_h                   316              1610   +INF  FALL       1
I__489/I                             Span4Mux_v                     0              1610   +INF  FALL       1
I__489/O                             Span4Mux_v                   372              1982   +INF  FALL       1
I__494/I                             LocalMux                       0              1982   +INF  FALL       1
I__494/O                             LocalMux                     309              2291   +INF  FALL       1
I__503/I                             InMux                          0              2291   +INF  FALL       1
I__503/O                             InMux                        217              2508   +INF  FALL       1
uart_inst.r_RX_Byte_5_LC_5_14_4/in0  LogicCell40_SEQ_MODE_1000      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_4_LC_6_13_3/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6822
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__339/I                                            Odrv12                         0              2921   +INF  RISE       1
I__339/O                                            Odrv12                       491              3412   +INF  RISE       1
I__343/I                                            LocalMux                       0              3412   +INF  RISE       1
I__343/O                                            LocalMux                     330              3742   +INF  RISE       1
I__347/I                                            InMux                          0              3742   +INF  RISE       1
I__347/O                                            InMux                        259              4001   +INF  RISE       1
I__353/I                                            CascadeMux                     0              4001   +INF  RISE       1
I__353/O                                            CascadeMux                     0              4001   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m14_LC_6_15_3/in2    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m14_LC_6_15_3/lcout  LogicCell40_SEQ_MODE_0000    351              4352   +INF  FALL       1
I__396/I                                            Odrv12                         0              4352   +INF  FALL       1
I__396/O                                            Odrv12                       540              4892   +INF  FALL       1
I__397/I                                            LocalMux                       0              4892   +INF  FALL       1
I__397/O                                            LocalMux                     309              5201   +INF  FALL       1
I__398/I                                            IoInMux                        0              5201   +INF  FALL       1
I__398/O                                            IoInMux                      217              5418   +INF  FALL       1
o_Segment1_E_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              5418   +INF  FALL       1
o_Segment1_E_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7655   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN                         IO_PAD                         0              7655   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9743   +INF  FALL       1
o_Segment1_E                                        UART_RX_7Seg_top               0              9743   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_4_LC_6_13_3/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           9561
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__339/I                                            Odrv12                         0              2921   +INF  FALL       1
I__339/O                                            Odrv12                       540              3461   +INF  FALL       1
I__343/I                                            LocalMux                       0              3461   +INF  FALL       1
I__343/O                                            LocalMux                     309              3770   +INF  FALL       1
I__348/I                                            InMux                          0              3770   +INF  FALL       1
I__348/O                                            InMux                        217              3987   +INF  FALL       1
I__354/I                                            CascadeMux                     0              3987   +INF  FALL       1
I__354/O                                            CascadeMux                     0              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m17_LC_6_15_7/in2    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m17_LC_6_15_7/lcout  LogicCell40_SEQ_MODE_0000    351              4338   +INF  FALL       1
I__315/I                                            Odrv4                          0              4338   +INF  FALL       1
I__315/O                                            Odrv4                        372              4710   +INF  FALL       1
I__316/I                                            LocalMux                       0              4710   +INF  FALL       1
I__316/O                                            LocalMux                     309              5018   +INF  FALL       1
I__317/I                                            IoInMux                        0              5018   +INF  FALL       1
I__317/O                                            IoInMux                      217              5236   +INF  FALL       1
o_Segment1_D_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              5236   +INF  FALL       1
o_Segment1_D_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7473   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN                         IO_PAD                         0              7473   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9561   +INF  FALL       1
o_Segment1_D                                        UART_RX_7Seg_top               0              9561   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_5_LC_5_14_4/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9021
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__380/I                                            LocalMux                       0              2921   +INF  RISE       1
I__380/O                                            LocalMux                     330              3251   +INF  RISE       1
I__385/I                                            InMux                          0              3251   +INF  RISE       1
I__385/O                                            InMux                        259              3510   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m20_LC_5_15_1/in3    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m20_LC_5_15_1/lcout  LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__272/I                                            Odrv4                          0              3798   +INF  FALL       1
I__272/O                                            Odrv4                        372              4170   +INF  FALL       1
I__273/I                                            LocalMux                       0              4170   +INF  FALL       1
I__273/O                                            LocalMux                     309              4478   +INF  FALL       1
I__274/I                                            IoInMux                        0              4478   +INF  FALL       1
I__274/O                                            IoInMux                      217              4696   +INF  FALL       1
o_Segment1_C_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4696   +INF  FALL       1
o_Segment1_C_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              6933   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN                         IO_PAD                         0              6933   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9021   +INF  FALL       1
o_Segment1_C                                        UART_RX_7Seg_top               0              9021   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_5_LC_5_14_4/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9126
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__382/I                                            Odrv12                         0              2921   +INF  FALL       1
I__382/O                                            Odrv12                       540              3461   +INF  FALL       1
I__388/I                                            LocalMux                       0              3461   +INF  FALL       1
I__388/O                                            LocalMux                     309              3770   +INF  FALL       1
I__390/I                                            InMux                          0              3770   +INF  FALL       1
I__390/O                                            InMux                        217              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m10_LC_1_14_6/in3    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m10_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_0000    288              4275   +INF  FALL       1
I__98/I                                             LocalMux                       0              4275   +INF  FALL       1
I__98/O                                             LocalMux                     309              4584   +INF  FALL       1
I__99/I                                             IoInMux                        0              4584   +INF  FALL       1
I__99/O                                             IoInMux                      217              4801   +INF  FALL       1
o_Segment1_F_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4801   +INF  FALL       1
o_Segment1_F_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7038   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN                         IO_PAD                         0              7038   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9126   +INF  FALL       1
o_Segment1_F                                        UART_RX_7Seg_top               0              9126   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_1_LC_5_14_2/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           9736
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_1_LC_5_14_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__196/I                                            Odrv4                          0              2921   +INF  RISE       1
I__196/O                                            Odrv4                        351              3272   +INF  RISE       1
I__199/I                                            LocalMux                       0              3272   +INF  RISE       1
I__199/O                                            LocalMux                     330              3602   +INF  RISE       1
I__202/I                                            InMux                          0              3602   +INF  RISE       1
I__202/O                                            InMux                        259              3861   +INF  RISE       1
I__208/I                                            CascadeMux                     0              3861   +INF  RISE       1
I__208/O                                            CascadeMux                     0              3861   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m10_LC_2_14_2/in2    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m10_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000    351              4212   +INF  FALL       1
I__94/I                                             Odrv12                         0              4212   +INF  FALL       1
I__94/O                                             Odrv12                       540              4752   +INF  FALL       1
I__95/I                                             Span12Mux_s1_h                 0              4752   +INF  FALL       1
I__95/O                                             Span12Mux_s1_h               133              4885   +INF  FALL       1
I__96/I                                             LocalMux                       0              4885   +INF  FALL       1
I__96/O                                             LocalMux                     309              5194   +INF  FALL       1
I__97/I                                             IoInMux                        0              5194   +INF  FALL       1
I__97/O                                             IoInMux                      217              5411   +INF  FALL       1
o_Segment2_F_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              5411   +INF  FALL       1
o_Segment2_F_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7648   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN                         IO_PAD                         0              7648   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9736   +INF  FALL       1
o_Segment2_F                                        UART_RX_7Seg_top               0              9736   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_1_LC_5_14_2/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_1_LC_5_14_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__196/I                                            Odrv4                          0              2921   +INF  FALL       1
I__196/O                                            Odrv4                        372              3293   +INF  FALL       1
I__200/I                                            Span4Mux_s2_v                  0              3293   +INF  FALL       1
I__200/O                                            Span4Mux_s2_v                252              3546   +INF  FALL       1
I__203/I                                            LocalMux                       0              3546   +INF  FALL       1
I__203/O                                            LocalMux                     309              3854   +INF  FALL       1
I__209/I                                            InMux                          0              3854   +INF  FALL       1
I__209/O                                            InMux                        217              4072   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m23_LC_2_16_2/in3    LogicCell40_SEQ_MODE_0000      0              4072   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m23_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_0000    288              4359   +INF  FALL       1
I__90/I                                             LocalMux                       0              4359   +INF  FALL       1
I__90/O                                             LocalMux                     309              4668   +INF  FALL       1
I__91/I                                             IoInMux                        0              4668   +INF  FALL       1
I__91/O                                             IoInMux                      217              4885   +INF  FALL       1
o_Segment2_B_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4885   +INF  FALL       1
o_Segment2_B_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7122   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN                         IO_PAD                         0              7122   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9210   +INF  FALL       1
o_Segment2_B                                        UART_RX_7Seg_top               0              9210   +INF  FALL       1


++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_0_LC_4_14_5/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           9253
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__144/I                                            Odrv4                          0              2921   +INF  RISE       1
I__144/O                                            Odrv4                        351              3272   +INF  RISE       1
I__148/I                                            Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__148/O                                            Span4Mux_s2_v                252              3525   +INF  RISE       1
I__151/I                                            LocalMux                       0              3525   +INF  RISE       1
I__151/O                                            LocalMux                     330              3854   +INF  RISE       1
I__157/I                                            InMux                          0              3854   +INF  RISE       1
I__157/O                                            InMux                        259              4114   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m26_LC_2_16_1/in3    LogicCell40_SEQ_MODE_0000      0              4114   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m26_LC_2_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              4401   +INF  FALL       1
I__92/I                                             LocalMux                       0              4401   +INF  FALL       1
I__92/O                                             LocalMux                     309              4710   +INF  FALL       1
I__93/I                                             IoInMux                        0              4710   +INF  FALL       1
I__93/O                                             IoInMux                      217              4927   +INF  FALL       1
o_Segment2_A_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4927   +INF  FALL       1
o_Segment2_A_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7165   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                         IO_PAD                         0              7165   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9253   +INF  FALL       1
o_Segment2_A                                        UART_RX_7Seg_top               0              9253   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_0_LC_4_14_5/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__145/I                                            Odrv4                          0              2921   +INF  FALL       1
I__145/O                                            Odrv4                        372              3293   +INF  FALL       1
I__149/I                                            LocalMux                       0              3293   +INF  FALL       1
I__149/O                                            LocalMux                     309              3602   +INF  FALL       1
I__152/I                                            InMux                          0              3602   +INF  FALL       1
I__152/O                                            InMux                        217              3819   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m14_LC_4_16_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m14_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              4107   +INF  FALL       1
I__111/I                                            LocalMux                       0              4107   +INF  FALL       1
I__111/O                                            LocalMux                     309              4415   +INF  FALL       1
I__112/I                                            IoInMux                        0              4415   +INF  FALL       1
I__112/O                                            IoInMux                      217              4633   +INF  FALL       1
o_Segment2_E_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4633   +INF  FALL       1
o_Segment2_E_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              6870   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN                         IO_PAD                         0              6870   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              8958   +INF  FALL       1
o_Segment2_E                                        UART_RX_7Seg_top               0              8958   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_2_LC_4_14_3/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__176/I                                            Odrv12                         0              2921   +INF  RISE       1
I__176/O                                            Odrv12                       491              3412   +INF  RISE       1
I__180/I                                            LocalMux                       0              3412   +INF  RISE       1
I__180/O                                            LocalMux                     330              3742   +INF  RISE       1
I__184/I                                            InMux                          0              3742   +INF  RISE       1
I__184/O                                            InMux                        259              4001   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m17_LC_4_16_7/in0    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m17_LC_4_16_7/lcout  LogicCell40_SEQ_MODE_0000    386              4387   +INF  FALL       1
I__141/I                                            LocalMux                       0              4387   +INF  FALL       1
I__141/O                                            LocalMux                     309              4696   +INF  FALL       1
I__142/I                                            IoInMux                        0              4696   +INF  FALL       1
I__142/O                                            IoInMux                      217              4913   +INF  FALL       1
o_Segment2_D_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4913   +INF  FALL       1
o_Segment2_D_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7150   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN                         IO_PAD                         0              7150   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9238   +INF  FALL       1
o_Segment2_D                                        UART_RX_7Seg_top               0              9238   +INF  FALL       1


++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_2_LC_4_14_3/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9217
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__176/I                                            Odrv12                         0              2921   +INF  FALL       1
I__176/O                                            Odrv12                       540              3461   +INF  FALL       1
I__180/I                                            LocalMux                       0              3461   +INF  FALL       1
I__180/O                                            LocalMux                     309              3770   +INF  FALL       1
I__185/I                                            InMux                          0              3770   +INF  FALL       1
I__185/O                                            InMux                        217              3987   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m20_LC_4_16_2/in1    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m20_LC_4_16_2/lcout  LogicCell40_SEQ_MODE_0000    379              4366   +INF  FALL       1
I__193/I                                            LocalMux                       0              4366   +INF  FALL       1
I__193/O                                            LocalMux                     309              4675   +INF  FALL       1
I__194/I                                            IoInMux                        0              4675   +INF  FALL       1
I__194/O                                            IoInMux                      217              4892   +INF  FALL       1
o_Segment2_C_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4892   +INF  FALL       1
o_Segment2_C_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7129   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN                         IO_PAD                         0              7129   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9217   +INF  FALL       1
o_Segment2_C                                        UART_RX_7Seg_top               0              9217   +INF  FALL       1


++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_3_LC_4_14_1/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9098
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_3_LC_4_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__161/I                                           Odrv4                          0              2921   +INF  RISE       1
I__161/O                                           Odrv4                        351              3272   +INF  RISE       1
I__165/I                                           LocalMux                       0              3272   +INF  RISE       1
I__165/O                                           LocalMux                     330              3602   +INF  RISE       1
I__171/I                                           InMux                          0              3602   +INF  RISE       1
I__171/O                                           InMux                        259              3861   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m5_LC_4_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m5_LC_4_16_6/lcout  LogicCell40_SEQ_MODE_0000    386              4247   +INF  FALL       1
I__191/I                                           LocalMux                       0              4247   +INF  FALL       1
I__191/O                                           LocalMux                     309              4556   +INF  FALL       1
I__192/I                                           IoInMux                        0              4556   +INF  FALL       1
I__192/O                                           IoInMux                      217              4773   +INF  FALL       1
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4773   +INF  FALL       1
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              7010   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                         0              7010   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              9098   +INF  FALL       1
o_Segment2_G                                       UART_RX_7Seg_top               0              9098   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_6_LC_4_13_7/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_6_LC_4_13_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__319/I                                            Odrv12                         0              2921   +INF  RISE       1
I__319/O                                            Odrv12                       491              3412   +INF  RISE       1
I__323/I                                            LocalMux                       0              3412   +INF  RISE       1
I__323/O                                            LocalMux                     330              3742   +INF  RISE       1
I__327/I                                            InMux                          0              3742   +INF  RISE       1
I__327/O                                            InMux                        259              4001   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m23_LC_1_13_5/in0    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m23_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000    386              4387   +INF  FALL       1
I__82/I                                             LocalMux                       0              4387   +INF  FALL       1
I__82/O                                             LocalMux                     309              4696   +INF  FALL       1
I__83/I                                             IoInMux                        0              4696   +INF  FALL       1
I__83/O                                             IoInMux                      217              4913   +INF  FALL       1
o_Segment1_B_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4913   +INF  FALL       1
o_Segment1_B_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7150   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN                         IO_PAD                         0              7150   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9238   +INF  FALL       1
o_Segment1_B                                        UART_RX_7Seg_top               0              9238   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_6_LC_4_13_7/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9224
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_6_LC_4_13_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__319/I                                            Odrv12                         0              2921   +INF  FALL       1
I__319/O                                            Odrv12                       540              3461   +INF  FALL       1
I__323/I                                            LocalMux                       0              3461   +INF  FALL       1
I__323/O                                            LocalMux                     309              3770   +INF  FALL       1
I__328/I                                            InMux                          0              3770   +INF  FALL       1
I__328/O                                            InMux                        217              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m26_LC_1_13_7/in0    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m26_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000    386              4373   +INF  FALL       1
I__102/I                                            LocalMux                       0              4373   +INF  FALL       1
I__102/O                                            LocalMux                     309              4682   +INF  FALL       1
I__103/I                                            IoInMux                        0              4682   +INF  FALL       1
I__103/O                                            IoInMux                      217              4899   +INF  FALL       1
o_Segment1_A_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4899   +INF  FALL       1
o_Segment1_A_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7136   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN                         IO_PAD                         0              7136   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9224   +INF  FALL       1
o_Segment1_A                                        UART_RX_7Seg_top               0              9224   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_7_LC_4_13_0/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9414
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_7_LC_4_13_0/lcout              LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__363/I                                           Odrv4                          0              2921   +INF  RISE       1
I__363/O                                           Odrv4                        351              3272   +INF  RISE       1
I__367/I                                           Span4Mux_s3_v                  0              3272   +INF  RISE       1
I__367/O                                           Span4Mux_s3_v                316              3588   +INF  RISE       1
I__373/I                                           LocalMux                       0              3588   +INF  RISE       1
I__373/O                                           LocalMux                     330              3917   +INF  RISE       1
I__376/I                                           InMux                          0              3917   +INF  RISE       1
I__376/O                                           InMux                        259              4177   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m5_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              4177   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m5_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    386              4563   +INF  FALL       1
I__100/I                                           LocalMux                       0              4563   +INF  FALL       1
I__100/O                                           LocalMux                     309              4871   +INF  FALL       1
I__101/I                                           IoInMux                        0              4871   +INF  FALL       1
I__101/O                                           IoInMux                      217              5089   +INF  FALL       1
o_Segment1_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              5089   +INF  FALL       1
o_Segment1_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              7326   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                        IO_PAD                         0              7326   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              9414   +INF  FALL       1
o_Segment1_G                                       UART_RX_7Seg_top               0              9414   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_0_LC_4_14_5/in0
Capture Clock    : uart_inst.r_RX_Byte_0_LC_4_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__484/I                             Odrv12                         0               973   +INF  FALL       1
I__484/O                             Odrv12                       540              1513   +INF  FALL       1
I__487/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__487/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__492/I                             LocalMux                       0              2053   +INF  FALL       1
I__492/O                             LocalMux                     309              2362   +INF  FALL       1
I__498/I                             InMux                          0              2362   +INF  FALL       1
I__498/O                             InMux                        217              2579   +INF  FALL       1
uart_inst.r_RX_Byte_0_LC_4_14_5/in0  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_2_LC_4_14_3/in0
Capture Clock    : uart_inst.r_RX_Byte_2_LC_4_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__484/I                             Odrv12                         0               923   +INF  FALL       1
I__484/O                             Odrv12                       540              1463   +INF  FALL       1
I__487/I                             Span12Mux_v                    0              1463   +INF  FALL       1
I__487/O                             Span12Mux_v                  540              2003   +INF  FALL       1
I__492/I                             LocalMux                       0              2003   +INF  FALL       1
I__492/O                             LocalMux                     309              2312   +INF  FALL       1
I__499/I                             InMux                          0              2312   +INF  FALL       1
I__499/O                             InMux                        217              2529   +INF  FALL       1
uart_inst.r_RX_Byte_2_LC_4_14_3/in0  LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_6_LC_4_13_7/in2
Capture Clock    : uart_inst.r_RX_Byte_6_LC_4_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__484/I                             Odrv12                         0               973   +INF  FALL       1
I__484/O                             Odrv12                       540              1513   +INF  FALL       1
I__488/I                             Sp12to4                        0              1513   +INF  FALL       1
I__488/O                             Sp12to4                      449              1962   +INF  FALL       1
I__493/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__493/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__501/I                             LocalMux                       0              2333   +INF  FALL       1
I__501/O                             LocalMux                     309              2642   +INF  FALL       1
I__507/I                             InMux                          0              2642   +INF  FALL       1
I__507/O                             InMux                        217              2860   +INF  FALL       1
I__511/I                             CascadeMux                     0              2860   +INF  FALL       1
I__511/O                             CascadeMux                     0              2860   +INF  FALL       1
uart_inst.r_RX_Byte_6_LC_4_13_7/in2  LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_7_LC_4_13_0/in1
Capture Clock    : uart_inst.r_RX_Byte_7_LC_4_13_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2810
---------------------------------------   ---- 
End-of-path arrival time (ps)             2810
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__484/I                             Odrv12                         0               923   +INF  FALL       1
I__484/O                             Odrv12                       540              1463   +INF  FALL       1
I__488/I                             Sp12to4                        0              1463   +INF  FALL       1
I__488/O                             Sp12to4                      449              1912   +INF  FALL       1
I__493/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__493/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__501/I                             LocalMux                       0              2283   +INF  FALL       1
I__501/O                             LocalMux                     309              2592   +INF  FALL       1
I__508/I                             InMux                          0              2592   +INF  FALL       1
I__508/O                             InMux                        217              2810   +INF  FALL       1
uart_inst.r_RX_Byte_7_LC_4_13_0/in1  LogicCell40_SEQ_MODE_1000      0              2810   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_4_LC_6_13_3/in2
Capture Clock    : uart_inst.r_RX_Byte_4_LC_6_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__483/I                             Odrv4                          0               973   +INF  FALL       1
I__483/O                             Odrv4                        372              1345   +INF  FALL       1
I__485/I                             Span4Mux_h                     0              1345   +INF  FALL       1
I__485/O                             Span4Mux_h                   316              1660   +INF  FALL       1
I__489/I                             Span4Mux_v                     0              1660   +INF  FALL       1
I__489/O                             Span4Mux_v                   372              2032   +INF  FALL       1
I__495/I                             LocalMux                       0              2032   +INF  FALL       1
I__495/O                             LocalMux                     309              2341   +INF  FALL       1
I__504/I                             InMux                          0              2341   +INF  FALL       1
I__504/O                             InMux                        217              2558   +INF  FALL       1
I__510/I                             CascadeMux                     0              2558   +INF  FALL       1
I__510/O                             CascadeMux                     0              2558   +INF  FALL       1
uart_inst.r_RX_Byte_4_LC_6_13_3/in2  LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_3_LC_4_14_1/in0
Capture Clock    : uart_inst.r_RX_Byte_3_LC_4_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__484/I                             Odrv12                         0               973   +INF  FALL       1
I__484/O                             Odrv12                       540              1513   +INF  FALL       1
I__487/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__487/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__492/I                             LocalMux                       0              2053   +INF  FALL       1
I__492/O                             LocalMux                     309              2362   +INF  FALL       1
I__500/I                             InMux                          0              2362   +INF  FALL       1
I__500/O                             InMux                        217              2579   +INF  FALL       1
uart_inst.r_RX_Byte_3_LC_4_14_1/in0  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_4_LC_6_13_3/lcout
Path End         : uart_inst.r_RX_Byte_4_LC_6_13_3/in0
Capture Clock    : uart_inst.r_RX_Byte_4_LC_6_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__338/I                               LocalMux                       0              2921   1066  FALL       1
I__338/O                               LocalMux                     309              3230   1066  FALL       1
I__342/I                               InMux                          0              3230   1066  FALL       1
I__342/O                               InMux                        217              3447   1066  FALL       1
uart_inst.r_RX_Byte_4_LC_6_13_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_1_LC_6_13_1/lcout
Path End         : uart_inst.r_SM_Main_1_LC_6_13_1/in0
Capture Clock    : uart_inst.r_SM_Main_1_LC_6_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_1_LC_6_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__407/I                               LocalMux                       0              2921   1066  FALL       1
I__407/O                               LocalMux                     309              3230   1066  FALL       1
I__417/I                               InMux                          0              3230   1066  FALL       1
I__417/O                               InMux                        217              3447   1066  FALL       1
uart_inst.r_SM_Main_1_LC_6_13_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_2_LC_5_14_7/lcout
Path End         : uart_inst.r_Bit_Index_2_LC_5_14_7/in1
Capture Clock    : uart_inst.r_Bit_Index_2_LC_5_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_2_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__276/I                                 LocalMux                       0              2921   1066  FALL       1
I__276/O                                 LocalMux                     309              3230   1066  FALL       1
I__285/I                                 InMux                          0              3230   1066  FALL       1
I__285/O                                 InMux                        217              3447   1066  FALL       1
uart_inst.r_Bit_Index_2_LC_5_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_5_LC_5_14_4/lcout
Path End         : uart_inst.r_RX_Byte_5_LC_5_14_4/in1
Capture Clock    : uart_inst.r_RX_Byte_5_LC_5_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__379/I                               LocalMux                       0              2921   1066  FALL       1
I__379/O                               LocalMux                     309              3230   1066  FALL       1
I__384/I                               InMux                          0              3230   1066  FALL       1
I__384/O                               InMux                        217              3447   1066  FALL       1
uart_inst.r_RX_Byte_5_LC_5_14_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_1_LC_5_14_2/lcout
Path End         : uart_inst.r_RX_Byte_1_LC_5_14_2/in1
Capture Clock    : uart_inst.r_RX_Byte_1_LC_5_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__195/I                               LocalMux                       0              2921   1066  FALL       1
I__195/O                               LocalMux                     309              3230   1066  FALL       1
I__198/I                               InMux                          0              3230   1066  FALL       1
I__198/O                               InMux                        217              3447   1066  FALL       1
uart_inst.r_RX_Byte_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_1_LC_5_14_0/lcout
Path End         : uart_inst.r_Bit_Index_1_LC_5_14_0/in0
Capture Clock    : uart_inst.r_Bit_Index_1_LC_5_14_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_1_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__287/I                                 LocalMux                       0              2921   1066  FALL       1
I__287/O                                 LocalMux                     309              3230   1066  FALL       1
I__296/I                                 InMux                          0              3230   1066  FALL       1
I__296/O                                 InMux                        217              3447   1066  FALL       1
uart_inst.r_Bit_Index_1_LC_5_14_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_Bit_Index_1_LC_5_14_0/in1
Capture Clock    : uart_inst.r_Bit_Index_1_LC_5_14_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__301/I                                 LocalMux                       0              2921   1066  FALL       1
I__301/O                                 LocalMux                     309              3230   1066  FALL       1
I__312/I                                 InMux                          0              3230   1066  FALL       1
I__312/O                                 InMux                        217              3447   1066  FALL       1
uart_inst.r_Bit_Index_1_LC_5_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_0_LC_4_14_5/lcout
Path End         : uart_inst.r_RX_Byte_0_LC_4_14_5/in1
Capture Clock    : uart_inst.r_RX_Byte_0_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__143/I                               LocalMux                       0              2921   1066  FALL       1
I__143/O                               LocalMux                     309              3230   1066  FALL       1
I__146/I                               InMux                          0              3230   1066  FALL       1
I__146/O                               InMux                        217              3447   1066  FALL       1
uart_inst.r_RX_Byte_0_LC_4_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_2_LC_4_14_3/lcout
Path End         : uart_inst.r_RX_Byte_2_LC_4_14_3/in1
Capture Clock    : uart_inst.r_RX_Byte_2_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__174/I                               LocalMux                       0              2921   1066  FALL       1
I__174/O                               LocalMux                     309              3230   1066  FALL       1
I__178/I                               InMux                          0              3230   1066  FALL       1
I__178/O                               InMux                        217              3447   1066  FALL       1
uart_inst.r_RX_Byte_2_LC_4_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_3_LC_4_14_1/lcout
Path End         : uart_inst.r_RX_Byte_3_LC_4_14_1/in1
Capture Clock    : uart_inst.r_RX_Byte_3_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_3_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__159/I                               LocalMux                       0              2921   1066  FALL       1
I__159/O                               LocalMux                     309              3230   1066  FALL       1
I__162/I                               InMux                          0              3230   1066  FALL       1
I__162/O                               InMux                        217              3447   1066  FALL       1
uart_inst.r_RX_Byte_3_LC_4_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_6_LC_4_13_7/lcout
Path End         : uart_inst.r_RX_Byte_6_LC_4_13_7/in0
Capture Clock    : uart_inst.r_RX_Byte_6_LC_4_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_6_LC_4_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__318/I                               LocalMux                       0              2921   1066  FALL       1
I__318/O                               LocalMux                     309              3230   1066  FALL       1
I__322/I                               InMux                          0              3230   1066  FALL       1
I__322/O                               InMux                        217              3447   1066  FALL       1
uart_inst.r_RX_Byte_6_LC_4_13_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_SM_Main_0_LC_4_13_3/in3
Capture Clock    : uart_inst.r_SM_Main_0_LC_4_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__428/I                               LocalMux                       0              2921   1066  FALL       1
I__428/O                               LocalMux                     309              3230   1066  FALL       1
I__434/I                               InMux                          0              3230   1066  FALL       1
I__434/O                               InMux                        217              3447   1066  FALL       1
uart_inst.r_SM_Main_0_LC_4_13_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_7_LC_4_13_0/lcout
Path End         : uart_inst.r_RX_Byte_7_LC_4_13_0/in2
Capture Clock    : uart_inst.r_RX_Byte_7_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_7_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__360/I                               LocalMux                       0              2921   1066  FALL       1
I__360/O                               LocalMux                     309              3230   1066  FALL       1
I__364/I                               InMux                          0              3230   1066  FALL       1
I__364/O                               InMux                        217              3447   1066  FALL       1
I__369/I                               CascadeMux                     0              3447   1066  FALL       1
I__369/O                               CascadeMux                     0              3447   1066  FALL       1
uart_inst.r_RX_Byte_7_LC_4_13_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_7_LC_4_12_7/lcout
Path End         : uart_inst.r_Clock_Count_7_LC_4_12_7/in1
Capture Clock    : uart_inst.r_Clock_Count_7_LC_4_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_7_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__219/I                                   LocalMux                       0              2921   1066  FALL       1
I__219/O                                   LocalMux                     309              3230   1066  FALL       1
I__223/I                                   InMux                          0              3230   1066  FALL       1
I__223/O                                   InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_7_LC_4_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_6_LC_4_12_6/lcout
Path End         : uart_inst.r_Clock_Count_6_LC_4_12_6/in1
Capture Clock    : uart_inst.r_Clock_Count_6_LC_4_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_6_LC_4_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__226/I                                   LocalMux                       0              2921   1066  FALL       1
I__226/O                                   LocalMux                     309              3230   1066  FALL       1
I__230/I                                   InMux                          0              3230   1066  FALL       1
I__230/O                                   InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_6_LC_4_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_5_LC_4_12_5/in1
Capture Clock    : uart_inst.r_Clock_Count_5_LC_4_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__254/I                                   LocalMux                       0              2921   1066  FALL       1
I__254/O                                   LocalMux                     309              3230   1066  FALL       1
I__257/I                                   InMux                          0              3230   1066  FALL       1
I__257/O                                   InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_5_LC_4_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_4_LC_4_12_4/lcout
Path End         : uart_inst.r_Clock_Count_4_LC_4_12_4/in1
Capture Clock    : uart_inst.r_Clock_Count_4_LC_4_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_4_LC_4_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__248/I                                   LocalMux                       0              2921   1066  FALL       1
I__248/O                                   LocalMux                     309              3230   1066  FALL       1
I__251/I                                   InMux                          0              3230   1066  FALL       1
I__251/O                                   InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_4_LC_4_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_3_LC_4_12_3/in1
Capture Clock    : uart_inst.r_Clock_Count_3_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__242/I                                   LocalMux                       0              2921   1066  FALL       1
I__242/O                                   LocalMux                     309              3230   1066  FALL       1
I__245/I                                   InMux                          0              3230   1066  FALL       1
I__245/O                                   InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_3_LC_4_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_2_LC_4_12_2/lcout
Path End         : uart_inst.r_Clock_Count_2_LC_4_12_2/in1
Capture Clock    : uart_inst.r_Clock_Count_2_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_2_LC_4_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__138/I                                   LocalMux                       0              2921   1066  FALL       1
I__138/O                                   LocalMux                     309              3230   1066  FALL       1
I__140/I                                   InMux                          0              3230   1066  FALL       1
I__140/O                                   InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_2_LC_4_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_1_LC_4_12_1/lcout
Path End         : uart_inst.r_Clock_Count_1_LC_4_12_1/in1
Capture Clock    : uart_inst.r_Clock_Count_1_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_1_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__86/I                                    LocalMux                       0              2921   1066  FALL       1
I__86/O                                    LocalMux                     309              3230   1066  FALL       1
I__87/I                                    InMux                          0              3230   1066  FALL       1
I__87/O                                    InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_1_LC_4_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_0_LC_4_12_0/lcout
Path End         : uart_inst.r_Clock_Count_0_LC_4_12_0/in1
Capture Clock    : uart_inst.r_Clock_Count_0_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_0_LC_4_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__88/I                                    LocalMux                       0              2921   1066  FALL       1
I__88/O                                    LocalMux                     309              3230   1066  FALL       1
I__89/I                                    InMux                          0              3230   1066  FALL       1
I__89/O                                    InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_1_LC_5_14_0/lcout
Path End         : uart_inst.r_Bit_Index_2_LC_5_14_7/in3
Capture Clock    : uart_inst.r_Bit_Index_2_LC_5_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_1_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__287/I                                 LocalMux                       0              2921   1066  FALL       1
I__287/O                                 LocalMux                     309              3230   1066  FALL       1
I__297/I                                 InMux                          0              3230   1066  FALL       1
I__297/O                                 InMux                        217              3447   1066  FALL       1
uart_inst.r_Bit_Index_2_LC_5_14_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_Bit_Index_0_LC_5_13_6/in3
Capture Clock    : uart_inst.r_Bit_Index_0_LC_5_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__302/I                                 LocalMux                       0              2921   1066  FALL       1
I__302/O                                 LocalMux                     309              3230   1066  FALL       1
I__313/I                                 InMux                          0              3230   1066  FALL       1
I__313/O                                 InMux                        217              3447   1066  FALL       1
uart_inst.r_Bit_Index_0_LC_5_13_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_1_LC_5_14_0/lcout
Path End         : uart_inst.r_RX_Byte_1_LC_5_14_2/in2
Capture Clock    : uart_inst.r_RX_Byte_1_LC_5_14_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_1_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__287/I                                     LocalMux                       0              2921   1066  FALL       1
I__287/O                                     LocalMux                     309              3230   1066  FALL       1
I__294/I                                     InMux                          0              3230   1333  FALL       1
I__294/O                                     InMux                        217              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_1_LC_5_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_1_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__215/I                                     CascadeMux                     0              3714   1333  RISE       1
I__215/O                                     CascadeMux                     0              3714   1333  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_1_LC_5_14_0/lcout
Path End         : uart_inst.r_RX_Byte_5_LC_5_14_4/in2
Capture Clock    : uart_inst.r_RX_Byte_5_LC_5_14_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_1_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__287/I                                     LocalMux                       0              2921   1066  FALL       1
I__287/O                                     LocalMux                     309              3230   1066  FALL       1
I__295/I                                     InMux                          0              3230   1333  FALL       1
I__295/O                                     InMux                        217              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_5_LC_5_14_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_5_LC_5_14_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__314/I                                     CascadeMux                     0              3714   1333  RISE       1
I__314/O                                     CascadeMux                     0              3714   1333  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_RX_Byte_0_LC_4_14_5/in2
Capture Clock    : uart_inst.r_RX_Byte_0_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__300/I                                     LocalMux                       0              2921   1333  FALL       1
I__300/O                                     LocalMux                     309              3230   1333  FALL       1
I__305/I                                     InMux                          0              3230   1333  FALL       1
I__305/O                                     InMux                        217              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_0_LC_4_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_0_LC_4_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__119/I                                     CascadeMux                     0              3714   1333  RISE       1
I__119/O                                     CascadeMux                     0              3714   1333  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_RX_Byte_2_LC_4_14_3/in2
Capture Clock    : uart_inst.r_RX_Byte_2_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__300/I                                     LocalMux                       0              2921   1333  FALL       1
I__300/O                                     LocalMux                     309              3230   1333  FALL       1
I__306/I                                     InMux                          0              3230   1333  FALL       1
I__306/O                                     InMux                        217              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_2_LC_4_14_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_2_LC_4_14_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__120/I                                     CascadeMux                     0              3714   1333  RISE       1
I__120/O                                     CascadeMux                     0              3714   1333  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_RX_Byte_3_LC_4_14_1/in2
Capture Clock    : uart_inst.r_RX_Byte_3_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__300/I                                     LocalMux                       0              2921   1333  FALL       1
I__300/O                                     LocalMux                     309              3230   1333  FALL       1
I__307/I                                     InMux                          0              3230   1333  FALL       1
I__307/O                                     InMux                        217              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_3_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_RX_Byte_RNO_0_3_LC_4_14_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__121/I                                     CascadeMux                     0              3714   1333  RISE       1
I__121/O                                     CascadeMux                     0              3714   1333  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_Bit_Index_0_LC_5_13_6/in2
Capture Clock    : uart_inst.r_Bit_Index_0_LC_5_13_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__231/I                                        CascadeMux                     0              3714   1333  RISE       1
I__231/O                                        CascadeMux                     0              3714   1333  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/in2           LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_1_LC_6_13_1/lcout
Path End         : uart_inst.r_SM_Main_2_LC_6_13_6/in2
Capture Clock    : uart_inst.r_SM_Main_2_LC_6_13_6/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_1_LC_6_13_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__407/I                                       LocalMux                       0              2921   1066  FALL       1
I__407/O                                       LocalMux                     309              3230   1066  FALL       1
I__416/I                                       InMux                          0              3230   1375  FALL       1
I__416/O                                       InMux                        217              3447   1375  FALL       1
I__422/I                                       CascadeMux                     0              3447   1375  FALL       1
I__422/O                                       CascadeMux                     0              3447   1375  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_LC_6_13_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_LC_6_13_5/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__465/I                                       CascadeMux                     0              3756   1375  RISE       1
I__465/O                                       CascadeMux                     0              3756   1375  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/in2            LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_Bit_Index_2_LC_5_14_7/in2
Capture Clock    : uart_inst.r_Bit_Index_2_LC_5_14_7/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__301/I                                       LocalMux                       0              2921   1066  FALL       1
I__301/O                                       LocalMux                     309              3230   1066  FALL       1
I__308/I                                       InMux                          0              3230   1389  FALL       1
I__308/O                                       InMux                        217              3447   1389  FALL       1
uart_inst.r_Bit_Index_RNO_0_2_LC_5_14_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
uart_inst.r_Bit_Index_RNO_0_2_LC_5_14_6/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__299/I                                       CascadeMux                     0              3770   1389  RISE       1
I__299/O                                       CascadeMux                     0              3770   1389  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/in2          LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_6_LC_4_12_6/lcout
Path End         : uart_inst.r_Clock_Count_7_LC_4_12_7/in3
Capture Clock    : uart_inst.r_Clock_Count_7_LC_4_12_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_6_LC_4_12_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__226/I                                      LocalMux                       0              2921   1066  FALL       1
I__226/O                                      LocalMux                     309              3230   1066  FALL       1
I__230/I                                      InMux                          0              3230   1066  FALL       1
I__230/O                                      InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_6_LC_4_12_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_inst.r_Clock_Count_6_LC_4_12_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__106/I                                      InMux                          0              3693   1529  FALL       1
I__106/O                                      InMux                        217              3910   1529  FALL       1
uart_inst.r_Clock_Count_7_LC_4_12_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_5_LC_4_12_5/lcout
Path End         : uart_inst.r_Clock_Count_6_LC_4_12_6/in3
Capture Clock    : uart_inst.r_Clock_Count_6_LC_4_12_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_5_LC_4_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__254/I                                      LocalMux                       0              2921   1066  FALL       1
I__254/O                                      LocalMux                     309              3230   1066  FALL       1
I__257/I                                      InMux                          0              3230   1066  FALL       1
I__257/O                                      InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_5_LC_4_12_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_inst.r_Clock_Count_5_LC_4_12_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__107/I                                      InMux                          0              3693   1529  FALL       1
I__107/O                                      InMux                        217              3910   1529  FALL       1
uart_inst.r_Clock_Count_6_LC_4_12_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_4_LC_4_12_4/lcout
Path End         : uart_inst.r_Clock_Count_5_LC_4_12_5/in3
Capture Clock    : uart_inst.r_Clock_Count_5_LC_4_12_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_4_LC_4_12_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__248/I                                      LocalMux                       0              2921   1066  FALL       1
I__248/O                                      LocalMux                     309              3230   1066  FALL       1
I__251/I                                      InMux                          0              3230   1066  FALL       1
I__251/O                                      InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_4_LC_4_12_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_inst.r_Clock_Count_4_LC_4_12_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__108/I                                      InMux                          0              3693   1529  FALL       1
I__108/O                                      InMux                        217              3910   1529  FALL       1
uart_inst.r_Clock_Count_5_LC_4_12_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_3_LC_4_12_3/lcout
Path End         : uart_inst.r_Clock_Count_4_LC_4_12_4/in3
Capture Clock    : uart_inst.r_Clock_Count_4_LC_4_12_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_3_LC_4_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__242/I                                      LocalMux                       0              2921   1066  FALL       1
I__242/O                                      LocalMux                     309              3230   1066  FALL       1
I__245/I                                      InMux                          0              3230   1066  FALL       1
I__245/O                                      InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_3_LC_4_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_inst.r_Clock_Count_3_LC_4_12_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__109/I                                      InMux                          0              3693   1529  FALL       1
I__109/O                                      InMux                        217              3910   1529  FALL       1
uart_inst.r_Clock_Count_4_LC_4_12_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_2_LC_4_12_2/lcout
Path End         : uart_inst.r_Clock_Count_3_LC_4_12_3/in3
Capture Clock    : uart_inst.r_Clock_Count_3_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_2_LC_4_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__138/I                                      LocalMux                       0              2921   1066  FALL       1
I__138/O                                      LocalMux                     309              3230   1066  FALL       1
I__140/I                                      InMux                          0              3230   1066  FALL       1
I__140/O                                      InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_2_LC_4_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_inst.r_Clock_Count_2_LC_4_12_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__110/I                                      InMux                          0              3693   1529  FALL       1
I__110/O                                      InMux                        217              3910   1529  FALL       1
uart_inst.r_Clock_Count_3_LC_4_12_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_1_LC_4_12_1/lcout
Path End         : uart_inst.r_Clock_Count_2_LC_4_12_2/in3
Capture Clock    : uart_inst.r_Clock_Count_2_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_1_LC_4_12_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__86/I                                       LocalMux                       0              2921   1066  FALL       1
I__86/O                                       LocalMux                     309              3230   1066  FALL       1
I__87/I                                       InMux                          0              3230   1066  FALL       1
I__87/O                                       InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_1_LC_4_12_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_inst.r_Clock_Count_1_LC_4_12_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__84/I                                       InMux                          0              3693   1529  FALL       1
I__84/O                                       InMux                        217              3910   1529  FALL       1
uart_inst.r_Clock_Count_2_LC_4_12_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Clock_Count_0_LC_4_12_0/lcout
Path End         : uart_inst.r_Clock_Count_1_LC_4_12_1/in3
Capture Clock    : uart_inst.r_Clock_Count_1_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Clock_Count_0_LC_4_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__88/I                                       LocalMux                       0              2921   1066  FALL       1
I__88/O                                       LocalMux                     309              3230   1066  FALL       1
I__89/I                                       InMux                          0              3230   1066  FALL       1
I__89/O                                       InMux                        217              3447   1066  FALL       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_inst.r_Clock_Count_0_LC_4_12_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__85/I                                       InMux                          0              3693   1529  FALL       1
I__85/O                                       InMux                        217              3910   1529  FALL       1
uart_inst.r_Clock_Count_1_LC_4_12_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_SM_Main_0_LC_4_13_3/in2
Capture Clock    : uart_inst.r_SM_Main_0_LC_4_13_3/clk
Hold Constraint  : 0p
Path slack       : 1698p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout                  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__428/I                                               LocalMux                       0              2921   1066  FALL       1
I__428/O                                               LocalMux                     309              3230   1066  FALL       1
I__433/I                                               InMux                          0              3230   1697  FALL       1
I__433/O                                               InMux                        217              3447   1697  FALL       1
uart_inst.r_SM_Main_cnst_1_0__m7_ns_1_LC_4_13_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1697  FALL       1
uart_inst.r_SM_Main_cnst_1_0__m7_ns_1_LC_4_13_1/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1697  RISE       1
I__105/I                                               CascadeMux                     0              3770   1697  RISE       1
I__105/O                                               CascadeMux                     0              3770   1697  RISE       1
uart_inst.r_SM_Main_cnst_1_0__m7_ns_LC_4_13_2/in2      LogicCell40_SEQ_MODE_0000      0              3770   1697  RISE       1
uart_inst.r_SM_Main_cnst_1_0__m7_ns_LC_4_13_2/ltout    LogicCell40_SEQ_MODE_0000    309              4079   1697  RISE       1
I__104/I                                               CascadeMux                     0              4079   1697  RISE       1
I__104/O                                               CascadeMux                     0              4079   1697  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/in2                    LogicCell40_SEQ_MODE_1000      0              4079   1697  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_SM_Main_0_LC_4_13_3/in1
Capture Clock    : uart_inst.r_SM_Main_0_LC_4_13_3/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__449/I                               Odrv4                          0              2921   1704  FALL       1
I__449/O                               Odrv4                        372              3293   1704  FALL       1
I__455/I                               Span4Mux_h                     0              3293   1753  FALL       1
I__455/O                               Span4Mux_h                   316              3609   1753  FALL       1
I__462/I                               LocalMux                       0              3609   1753  FALL       1
I__462/O                               LocalMux                     309              3917   1753  FALL       1
I__464/I                               InMux                          0              3917   1753  FALL       1
I__464/O                               InMux                        217              4135   1753  FALL       1
uart_inst.r_SM_Main_0_LC_4_13_3/in1    LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_SM_Main_1_LC_6_13_1/in2
Capture Clock    : uart_inst.r_SM_Main_1_LC_6_13_1/clk
Hold Constraint  : 0p
Path slack       : 1761p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__429/I                                          Odrv4                          0              2921   1760  FALL       1
I__429/O                                          Odrv4                        372              3293   1760  FALL       1
I__435/I                                          LocalMux                       0              3293   1760  FALL       1
I__435/O                                          LocalMux                     309              3602   1760  FALL       1
I__439/I                                          InMux                          0              3602   1760  FALL       1
I__439/O                                          InMux                        217              3819   1760  FALL       1
uart_inst.r_SM_Main_cnst_1_0__m9_LC_6_13_0/in1    LogicCell40_SEQ_MODE_0000      0              3819   1760  FALL       1
uart_inst.r_SM_Main_cnst_1_0__m9_LC_6_13_0/ltout  LogicCell40_SEQ_MODE_0000    323              4142   1760  RISE       1
I__267/I                                          CascadeMux                     0              4142   1760  RISE       1
I__267/O                                          CascadeMux                     0              4142   1760  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/in2               LogicCell40_SEQ_MODE_1000      0              4142   1760  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_RX_Byte_1_LC_5_14_2/in3
Capture Clock    : uart_inst.r_RX_Byte_1_LC_5_14_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__469/I                                        LocalMux                       0              3735   1880  FALL       1
I__469/O                                        LocalMux                     309              4044   1880  FALL       1
I__474/I                                        InMux                          0              4044   1880  FALL       1
I__474/O                                        InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_1_LC_5_14_2/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_RX_Byte_4_LC_6_13_3/in3
Capture Clock    : uart_inst.r_RX_Byte_4_LC_6_13_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__470/I                                        LocalMux                       0              3735   1880  FALL       1
I__470/O                                        LocalMux                     309              4044   1880  FALL       1
I__477/I                                        InMux                          0              4044   1880  FALL       1
I__477/O                                        InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_4_LC_6_13_3/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_RX_Byte_6_LC_4_13_7/in3
Capture Clock    : uart_inst.r_RX_Byte_6_LC_4_13_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__471/I                                        LocalMux                       0              3735   1880  FALL       1
I__471/O                                        LocalMux                     309              4044   1880  FALL       1
I__478/I                                        InMux                          0              4044   1880  FALL       1
I__478/O                                        InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_6_LC_4_13_7/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_RX_Byte_0_LC_4_14_5/in3
Capture Clock    : uart_inst.r_RX_Byte_0_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__472/I                                        LocalMux                       0              3735   1880  FALL       1
I__472/O                                        LocalMux                     309              4044   1880  FALL       1
I__480/I                                        InMux                          0              4044   1880  FALL       1
I__480/O                                        InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_0_LC_4_14_5/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_RX_Byte_5_LC_5_14_4/in3
Capture Clock    : uart_inst.r_RX_Byte_5_LC_5_14_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__469/I                                        LocalMux                       0              3735   1880  FALL       1
I__469/O                                        LocalMux                     309              4044   1880  FALL       1
I__475/I                                        InMux                          0              4044   1880  FALL       1
I__475/O                                        InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_5_LC_5_14_4/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_Bit_Index_1_LC_5_14_0/in3
Capture Clock    : uart_inst.r_Bit_Index_1_LC_5_14_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__469/I                                        LocalMux                       0              3735   1880  FALL       1
I__469/O                                        LocalMux                     309              4044   1880  FALL       1
I__476/I                                        InMux                          0              4044   1880  FALL       1
I__476/O                                        InMux                        217              4261   1880  FALL       1
uart_inst.r_Bit_Index_1_LC_5_14_0/in3           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_RX_Byte_7_LC_4_13_0/in0
Capture Clock    : uart_inst.r_RX_Byte_7_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__471/I                                        LocalMux                       0              3735   1880  FALL       1
I__471/O                                        LocalMux                     309              4044   1880  FALL       1
I__479/I                                        InMux                          0              4044   1880  FALL       1
I__479/O                                        InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_7_LC_4_13_0/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_RX_Byte_2_LC_4_14_3/in3
Capture Clock    : uart_inst.r_RX_Byte_2_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__472/I                                        LocalMux                       0              3735   1880  FALL       1
I__472/O                                        LocalMux                     309              4044   1880  FALL       1
I__481/I                                        InMux                          0              4044   1880  FALL       1
I__481/O                                        InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_2_LC_4_14_3/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_0_LC_4_13_3/lcout
Path End         : uart_inst.r_RX_Byte_3_LC_4_14_1/in3
Capture Clock    : uart_inst.r_RX_Byte_3_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_0_LC_4_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_0_LC_4_13_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                        LocalMux                       0              2921   1333  FALL       1
I__427/O                                        LocalMux                     309              3230   1333  FALL       1
I__431/I                                        InMux                          0              3230   1333  FALL       1
I__431/O                                        InMux                        217              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_inst.r_SM_Main_RNIC2QE1_0_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__472/I                                        LocalMux                       0              3735   1880  FALL       1
I__472/O                                        LocalMux                     309              4044   1880  FALL       1
I__482/I                                        InMux                          0              4044   1880  FALL       1
I__482/O                                        InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_3_LC_4_14_1/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_1_LC_5_14_0/lcout
Path End         : uart_inst.r_RX_Byte_6_LC_4_13_7/in1
Capture Clock    : uart_inst.r_RX_Byte_6_LC_4_13_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_1_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__288/I                                     LocalMux                       0              2921   1880  FALL       1
I__288/O                                     LocalMux                     309              3230   1880  FALL       1
I__298/I                                     InMux                          0              3230   1880  FALL       1
I__298/O                                     InMux                        217              3447   1880  FALL       1
uart_inst.r_RX_Byte_RNO_0_6_LC_4_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_inst.r_RX_Byte_RNO_0_6_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__113/I                                     LocalMux                       0              3735   1880  FALL       1
I__113/O                                     LocalMux                     309              4044   1880  FALL       1
I__114/I                                     InMux                          0              4044   1880  FALL       1
I__114/O                                     InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_6_LC_4_13_7/in1          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_1_LC_5_14_0/lcout
Path End         : uart_inst.r_RX_Byte_4_LC_6_13_3/in1
Capture Clock    : uart_inst.r_RX_Byte_4_LC_6_13_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_1_LC_5_14_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__287/I                                     LocalMux                       0              2921   1066  FALL       1
I__287/O                                     LocalMux                     309              3230   1066  FALL       1
I__293/I                                     InMux                          0              3230   1880  FALL       1
I__293/O                                     InMux                        217              3447   1880  FALL       1
uart_inst.r_RX_Byte_RNO_0_4_LC_5_14_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_inst.r_RX_Byte_RNO_0_4_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__513/I                                     LocalMux                       0              3735   1880  FALL       1
I__513/O                                     LocalMux                     309              4044   1880  FALL       1
I__514/I                                     InMux                          0              4044   1880  FALL       1
I__514/O                                     InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_4_LC_6_13_3/in1          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_Bit_Index_0_LC_5_13_6/lcout
Path End         : uart_inst.r_RX_Byte_7_LC_4_13_0/in3
Capture Clock    : uart_inst.r_RX_Byte_7_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_Bit_Index_0_LC_5_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__300/I                                         LocalMux                       0              2921   1333  FALL       1
I__300/O                                         LocalMux                     309              3230   1333  FALL       1
I__303/I                                         InMux                          0              3230   1880  FALL       1
I__303/O                                         InMux                        217              3447   1880  FALL       1
uart_inst.r_Bit_Index_RNI59LQ_2_LC_4_14_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_inst.r_Bit_Index_RNI59LQ_2_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__116/I                                         LocalMux                       0              3735   1880  FALL       1
I__116/O                                         LocalMux                     309              4044   1880  FALL       1
I__118/I                                         InMux                          0              4044   1880  FALL       1
I__118/O                                         InMux                        217              4261   1880  FALL       1
uart_inst.r_RX_Byte_7_LC_4_13_0/in3              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_1_LC_6_13_1/lcout
Path End         : uart_inst.r_SM_Main_1_LC_6_13_1/in3
Capture Clock    : uart_inst.r_SM_Main_1_LC_6_13_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_1_LC_6_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__407/I                                        LocalMux                       0              2921   1066  FALL       1
I__407/O                                        LocalMux                     309              3230   1066  FALL       1
I__415/I                                        InMux                          0              3230   1943  FALL       1
I__415/O                                        InMux                        217              3447   1943  FALL       1
I__421/I                                        CascadeMux                     0              3447   1943  FALL       1
I__421/O                                        CascadeMux                     0              3447   1943  FALL       1
uart_inst.r_SM_Main_RNI6TA81_0_LC_6_13_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_inst.r_SM_Main_RNI6TA81_0_LC_6_13_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       2
I__399/I                                        LocalMux                       0              3798   1943  FALL       1
I__399/O                                        LocalMux                     309              4107   1943  FALL       1
I__400/I                                        InMux                          0              4107   1943  FALL       1
I__400/O                                        InMux                        217              4324   1943  FALL       1
uart_inst.r_SM_Main_1_LC_6_13_1/in3             LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_1_LC_6_13_1/lcout
Path End         : uart_inst.r_SM_Main_2_LC_6_13_6/in0
Capture Clock    : uart_inst.r_SM_Main_2_LC_6_13_6/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_1_LC_6_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__407/I                                        LocalMux                       0              2921   1066  FALL       1
I__407/O                                        LocalMux                     309              3230   1066  FALL       1
I__415/I                                        InMux                          0              3230   1943  FALL       1
I__415/O                                        InMux                        217              3447   1943  FALL       1
I__421/I                                        CascadeMux                     0              3447   1943  FALL       1
I__421/O                                        CascadeMux                     0              3447   1943  FALL       1
uart_inst.r_SM_Main_RNI6TA81_0_LC_6_13_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_inst.r_SM_Main_RNI6TA81_0_LC_6_13_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       2
I__399/I                                        LocalMux                       0              3798   1943  FALL       1
I__399/O                                        LocalMux                     309              4107   1943  FALL       1
I__401/I                                        InMux                          0              4107   1943  FALL       1
I__401/O                                        InMux                        217              4324   1943  FALL       1
uart_inst.r_SM_Main_2_LC_6_13_6/in0             LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_1_LC_6_13_1/lcout
Path End         : uart_inst.r_Bit_Index_1_LC_5_14_0/in2
Capture Clock    : uart_inst.r_Bit_Index_1_LC_5_14_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_1_LC_6_13_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__407/I                                         LocalMux                       0              2921   1066  FALL       1
I__407/O                                         LocalMux                     309              3230   1066  FALL       1
I__414/I                                         InMux                          0              3230   1971  FALL       1
I__414/O                                         InMux                        217              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       3
I__260/I                                         LocalMux                       0              3826   1971  FALL       1
I__260/O                                         LocalMux                     309              4135   1971  FALL       1
I__263/I                                         InMux                          0              4135   1971  FALL       1
I__263/O                                         InMux                        217              4352   1971  FALL       1
I__266/I                                         CascadeMux                     0              4352   1971  FALL       1
I__266/O                                         CascadeMux                     0              4352   1971  FALL       1
uart_inst.r_Bit_Index_1_LC_5_14_0/in2            LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_1_LC_5_14_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_1_LC_6_13_1/lcout
Path End         : uart_inst.r_Bit_Index_0_LC_5_13_6/in1
Capture Clock    : uart_inst.r_Bit_Index_0_LC_5_13_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_1_LC_6_13_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__407/I                                         LocalMux                       0              2921   1066  FALL       1
I__407/O                                         LocalMux                     309              3230   1066  FALL       1
I__414/I                                         InMux                          0              3230   1971  FALL       1
I__414/O                                         InMux                        217              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       3
I__261/I                                         LocalMux                       0              3826   1971  FALL       1
I__261/O                                         LocalMux                     309              4135   1971  FALL       1
I__264/I                                         InMux                          0              4135   1971  FALL       1
I__264/O                                         InMux                        217              4352   1971  FALL       1
uart_inst.r_Bit_Index_0_LC_5_13_6/in1            LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__445/I                                            ClkMux                         0              2073  RISE       1
I__445/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_0_LC_5_13_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_1_LC_6_13_1/lcout
Path End         : uart_inst.r_Bit_Index_2_LC_5_14_7/in0
Capture Clock    : uart_inst.r_Bit_Index_2_LC_5_14_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_1_LC_6_13_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__407/I                                         LocalMux                       0              2921   1066  FALL       1
I__407/O                                         LocalMux                     309              3230   1066  FALL       1
I__414/I                                         InMux                          0              3230   1971  FALL       1
I__414/O                                         InMux                        217              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_0_LC_6_13_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       3
I__262/I                                         LocalMux                       0              3826   1971  FALL       1
I__262/O                                         LocalMux                     309              4135   1971  FALL       1
I__265/I                                         InMux                          0              4135   1971  FALL       1
I__265/O                                         InMux                        217              4352   1971  FALL       1
uart_inst.r_Bit_Index_2_LC_5_14_7/in0            LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Bit_Index_2_LC_5_14_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_0_LC_4_12_0/in2
Capture Clock    : uart_inst.r_Clock_Count_0_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__448/I                                        LocalMux                       0              2921   1971  FALL       1
I__448/O                                        LocalMux                     309              3230   1971  FALL       1
I__451/I                                        InMux                          0              3230   1971  FALL       1
I__451/O                                        InMux                        217              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__129/I                                        LocalMux                       0              3826   1971  FALL       1
I__129/O                                        LocalMux                     309              4135   1971  FALL       1
I__131/I                                        InMux                          0              4135   1971  FALL       1
I__131/O                                        InMux                        217              4352   1971  FALL       1
I__133/I                                        CascadeMux                     0              4352   1971  FALL       1
I__133/O                                        CascadeMux                     0              4352   1971  FALL       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in2         LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_0_LC_4_12_0/in3
Capture Clock    : uart_inst.r_Clock_Count_0_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__448/I                                        LocalMux                       0              2921   1971  FALL       1
I__448/O                                        LocalMux                     309              3230   1971  FALL       1
I__451/I                                        InMux                          0              3230   1971  FALL       1
I__451/O                                        InMux                        217              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_inst.r_SM_Main_RNIA9KS2_2_LC_5_12_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__130/I                                        LocalMux                       0              3826   1971  FALL       1
I__130/O                                        LocalMux                     309              4135   1971  FALL       1
I__132/I                                        InMux                          0              4135   1971  FALL       1
I__132/O                                        InMux                        217              4352   1971  FALL       1
uart_inst.r_Clock_Count_0_LC_4_12_0/in3         LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_1_LC_6_13_1/lcout
Path End         : uart_inst.r_SM_Main_1_LC_6_13_1/in1
Capture Clock    : uart_inst.r_SM_Main_1_LC_6_13_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_1_LC_6_13_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__407/I                                       LocalMux                       0              2921   1066  FALL       1
I__407/O                                       LocalMux                     309              3230   1066  FALL       1
I__416/I                                       InMux                          0              3230   1375  FALL       1
I__416/O                                       InMux                        217              3447   1375  FALL       1
I__422/I                                       CascadeMux                     0              3447   1375  FALL       1
I__422/O                                       CascadeMux                     0              3447   1375  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_LC_6_13_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
uart_inst.r_SM_Main_RNIFCDJ_0_LC_6_13_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2314  FALL       1
I__466/I                                       Odrv4                          0              3798   2314  FALL       1
I__466/O                                       Odrv4                        372              4170   2314  FALL       1
I__467/I                                       LocalMux                       0              4170   2314  FALL       1
I__467/O                                       LocalMux                     309              4478   2314  FALL       1
I__468/I                                       InMux                          0              4478   2314  FALL       1
I__468/O                                       InMux                        217              4696   2314  FALL       1
uart_inst.r_SM_Main_1_LC_6_13_1/in1            LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_1_LC_6_13_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_7_LC_4_12_7/sr
Capture Clock    : uart_inst.r_Clock_Count_7_LC_4_12_7/clk
Hold Constraint  : 0p
Path slack       : 3332p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__449/I                                        Odrv4                          0              2921   1704  FALL       1
I__449/O                                        Odrv4                        372              3293   1704  FALL       1
I__453/I                                        LocalMux                       0              3293   3332  FALL       1
I__453/O                                        LocalMux                     309              3602   3332  FALL       1
I__459/I                                        InMux                          0              3602   3332  FALL       1
I__459/O                                        InMux                        217              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3332  FALL       8
I__122/I                                        Odrv4                          0              4107   3332  FALL       1
I__122/O                                        Odrv4                        372              4478   3332  FALL       1
I__123/I                                        Span4Mux_v                     0              4478   3332  FALL       1
I__123/O                                        Span4Mux_v                   372              4850   3332  FALL       1
I__124/I                                        LocalMux                       0              4850   3332  FALL       1
I__124/O                                        LocalMux                     309              5159   3332  FALL       1
I__125/I                                        SRMux                          0              5159   3332  FALL       1
I__125/O                                        SRMux                        358              5516   3332  FALL       1
uart_inst.r_Clock_Count_7_LC_4_12_7/sr          LogicCell40_SEQ_MODE_1000      0              5516   3332  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_7_LC_4_12_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_6_LC_4_12_6/sr
Capture Clock    : uart_inst.r_Clock_Count_6_LC_4_12_6/clk
Hold Constraint  : 0p
Path slack       : 3332p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__449/I                                        Odrv4                          0              2921   1704  FALL       1
I__449/O                                        Odrv4                        372              3293   1704  FALL       1
I__453/I                                        LocalMux                       0              3293   3332  FALL       1
I__453/O                                        LocalMux                     309              3602   3332  FALL       1
I__459/I                                        InMux                          0              3602   3332  FALL       1
I__459/O                                        InMux                        217              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3332  FALL       8
I__122/I                                        Odrv4                          0              4107   3332  FALL       1
I__122/O                                        Odrv4                        372              4478   3332  FALL       1
I__123/I                                        Span4Mux_v                     0              4478   3332  FALL       1
I__123/O                                        Span4Mux_v                   372              4850   3332  FALL       1
I__124/I                                        LocalMux                       0              4850   3332  FALL       1
I__124/O                                        LocalMux                     309              5159   3332  FALL       1
I__125/I                                        SRMux                          0              5159   3332  FALL       1
I__125/O                                        SRMux                        358              5516   3332  FALL       1
uart_inst.r_Clock_Count_6_LC_4_12_6/sr          LogicCell40_SEQ_MODE_1000      0              5516   3332  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_6_LC_4_12_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_5_LC_4_12_5/sr
Capture Clock    : uart_inst.r_Clock_Count_5_LC_4_12_5/clk
Hold Constraint  : 0p
Path slack       : 3332p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__449/I                                        Odrv4                          0              2921   1704  FALL       1
I__449/O                                        Odrv4                        372              3293   1704  FALL       1
I__453/I                                        LocalMux                       0              3293   3332  FALL       1
I__453/O                                        LocalMux                     309              3602   3332  FALL       1
I__459/I                                        InMux                          0              3602   3332  FALL       1
I__459/O                                        InMux                        217              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3332  FALL       8
I__122/I                                        Odrv4                          0              4107   3332  FALL       1
I__122/O                                        Odrv4                        372              4478   3332  FALL       1
I__123/I                                        Span4Mux_v                     0              4478   3332  FALL       1
I__123/O                                        Span4Mux_v                   372              4850   3332  FALL       1
I__124/I                                        LocalMux                       0              4850   3332  FALL       1
I__124/O                                        LocalMux                     309              5159   3332  FALL       1
I__125/I                                        SRMux                          0              5159   3332  FALL       1
I__125/O                                        SRMux                        358              5516   3332  FALL       1
uart_inst.r_Clock_Count_5_LC_4_12_5/sr          LogicCell40_SEQ_MODE_1000      0              5516   3332  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_5_LC_4_12_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_4_LC_4_12_4/sr
Capture Clock    : uart_inst.r_Clock_Count_4_LC_4_12_4/clk
Hold Constraint  : 0p
Path slack       : 3332p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__449/I                                        Odrv4                          0              2921   1704  FALL       1
I__449/O                                        Odrv4                        372              3293   1704  FALL       1
I__453/I                                        LocalMux                       0              3293   3332  FALL       1
I__453/O                                        LocalMux                     309              3602   3332  FALL       1
I__459/I                                        InMux                          0              3602   3332  FALL       1
I__459/O                                        InMux                        217              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3332  FALL       8
I__122/I                                        Odrv4                          0              4107   3332  FALL       1
I__122/O                                        Odrv4                        372              4478   3332  FALL       1
I__123/I                                        Span4Mux_v                     0              4478   3332  FALL       1
I__123/O                                        Span4Mux_v                   372              4850   3332  FALL       1
I__124/I                                        LocalMux                       0              4850   3332  FALL       1
I__124/O                                        LocalMux                     309              5159   3332  FALL       1
I__125/I                                        SRMux                          0              5159   3332  FALL       1
I__125/O                                        SRMux                        358              5516   3332  FALL       1
uart_inst.r_Clock_Count_4_LC_4_12_4/sr          LogicCell40_SEQ_MODE_1000      0              5516   3332  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_4_LC_4_12_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_3_LC_4_12_3/sr
Capture Clock    : uart_inst.r_Clock_Count_3_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 3332p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__449/I                                        Odrv4                          0              2921   1704  FALL       1
I__449/O                                        Odrv4                        372              3293   1704  FALL       1
I__453/I                                        LocalMux                       0              3293   3332  FALL       1
I__453/O                                        LocalMux                     309              3602   3332  FALL       1
I__459/I                                        InMux                          0              3602   3332  FALL       1
I__459/O                                        InMux                        217              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3332  FALL       8
I__122/I                                        Odrv4                          0              4107   3332  FALL       1
I__122/O                                        Odrv4                        372              4478   3332  FALL       1
I__123/I                                        Span4Mux_v                     0              4478   3332  FALL       1
I__123/O                                        Span4Mux_v                   372              4850   3332  FALL       1
I__124/I                                        LocalMux                       0              4850   3332  FALL       1
I__124/O                                        LocalMux                     309              5159   3332  FALL       1
I__125/I                                        SRMux                          0              5159   3332  FALL       1
I__125/O                                        SRMux                        358              5516   3332  FALL       1
uart_inst.r_Clock_Count_3_LC_4_12_3/sr          LogicCell40_SEQ_MODE_1000      0              5516   3332  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_3_LC_4_12_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_2_LC_4_12_2/sr
Capture Clock    : uart_inst.r_Clock_Count_2_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 3332p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__449/I                                        Odrv4                          0              2921   1704  FALL       1
I__449/O                                        Odrv4                        372              3293   1704  FALL       1
I__453/I                                        LocalMux                       0              3293   3332  FALL       1
I__453/O                                        LocalMux                     309              3602   3332  FALL       1
I__459/I                                        InMux                          0              3602   3332  FALL       1
I__459/O                                        InMux                        217              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3332  FALL       8
I__122/I                                        Odrv4                          0              4107   3332  FALL       1
I__122/O                                        Odrv4                        372              4478   3332  FALL       1
I__123/I                                        Span4Mux_v                     0              4478   3332  FALL       1
I__123/O                                        Span4Mux_v                   372              4850   3332  FALL       1
I__124/I                                        LocalMux                       0              4850   3332  FALL       1
I__124/O                                        LocalMux                     309              5159   3332  FALL       1
I__125/I                                        SRMux                          0              5159   3332  FALL       1
I__125/O                                        SRMux                        358              5516   3332  FALL       1
uart_inst.r_Clock_Count_2_LC_4_12_2/sr          LogicCell40_SEQ_MODE_1000      0              5516   3332  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_2_LC_4_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_1_LC_4_12_1/sr
Capture Clock    : uart_inst.r_Clock_Count_1_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 3332p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__449/I                                        Odrv4                          0              2921   1704  FALL       1
I__449/O                                        Odrv4                        372              3293   1704  FALL       1
I__453/I                                        LocalMux                       0              3293   3332  FALL       1
I__453/O                                        LocalMux                     309              3602   3332  FALL       1
I__459/I                                        InMux                          0              3602   3332  FALL       1
I__459/O                                        InMux                        217              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3332  FALL       8
I__122/I                                        Odrv4                          0              4107   3332  FALL       1
I__122/O                                        Odrv4                        372              4478   3332  FALL       1
I__123/I                                        Span4Mux_v                     0              4478   3332  FALL       1
I__123/O                                        Span4Mux_v                   372              4850   3332  FALL       1
I__124/I                                        LocalMux                       0              4850   3332  FALL       1
I__124/O                                        LocalMux                     309              5159   3332  FALL       1
I__125/I                                        SRMux                          0              5159   3332  FALL       1
I__125/O                                        SRMux                        358              5516   3332  FALL       1
uart_inst.r_Clock_Count_1_LC_4_12_1/sr          LogicCell40_SEQ_MODE_1000      0              5516   3332  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_1_LC_4_12_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_SM_Main_2_LC_6_13_6/lcout
Path End         : uart_inst.r_Clock_Count_0_LC_4_12_0/sr
Capture Clock    : uart_inst.r_Clock_Count_0_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 3332p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_SM_Main_2_LC_6_13_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_SM_Main_2_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1704  FALL       9
I__449/I                                        Odrv4                          0              2921   1704  FALL       1
I__449/O                                        Odrv4                        372              3293   1704  FALL       1
I__453/I                                        LocalMux                       0              3293   3332  FALL       1
I__453/O                                        LocalMux                     309              3602   3332  FALL       1
I__459/I                                        InMux                          0              3602   3332  FALL       1
I__459/O                                        InMux                        217              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   3332  FALL       1
uart_inst.r_SM_Main_RNIHCJP3_2_LC_5_13_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3332  FALL       8
I__122/I                                        Odrv4                          0              4107   3332  FALL       1
I__122/O                                        Odrv4                        372              4478   3332  FALL       1
I__123/I                                        Span4Mux_v                     0              4478   3332  FALL       1
I__123/O                                        Span4Mux_v                   372              4850   3332  FALL       1
I__124/I                                        LocalMux                       0              4850   3332  FALL       1
I__124/O                                        LocalMux                     309              5159   3332  FALL       1
I__125/I                                        SRMux                          0              5159   3332  FALL       1
I__125/O                                        SRMux                        358              5516   3332  FALL       1
uart_inst.r_Clock_Count_0_LC_4_12_0/sr          LogicCell40_SEQ_MODE_1000      0              5516   3332  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__442/I                                            ClkMux                         0              2073  RISE       1
I__442/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_Clock_Count_0_LC_4_12_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_1_LC_5_14_2/in0
Capture Clock    : uart_inst.r_RX_Byte_1_LC_5_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__483/I                             Odrv4                          0               973   +INF  FALL       1
I__483/O                             Odrv4                        372              1345   +INF  FALL       1
I__485/I                             Span4Mux_h                     0              1345   +INF  FALL       1
I__485/O                             Span4Mux_h                   316              1660   +INF  FALL       1
I__489/I                             Span4Mux_v                     0              1660   +INF  FALL       1
I__489/O                             Span4Mux_v                   372              2032   +INF  FALL       1
I__494/I                             LocalMux                       0              2032   +INF  FALL       1
I__494/O                             LocalMux                     309              2341   +INF  FALL       1
I__502/I                             InMux                          0              2341   +INF  FALL       1
I__502/O                             InMux                        217              2558   +INF  FALL       1
uart_inst.r_RX_Byte_1_LC_5_14_2/in0  LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_5_LC_5_14_4/in0
Capture Clock    : uart_inst.r_RX_Byte_5_LC_5_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__483/I                             Odrv4                          0               923   +INF  FALL       1
I__483/O                             Odrv4                        372              1295   +INF  FALL       1
I__485/I                             Span4Mux_h                     0              1295   +INF  FALL       1
I__485/O                             Span4Mux_h                   316              1610   +INF  FALL       1
I__489/I                             Span4Mux_v                     0              1610   +INF  FALL       1
I__489/O                             Span4Mux_v                   372              1982   +INF  FALL       1
I__494/I                             LocalMux                       0              1982   +INF  FALL       1
I__494/O                             LocalMux                     309              2291   +INF  FALL       1
I__503/I                             InMux                          0              2291   +INF  FALL       1
I__503/O                             InMux                        217              2508   +INF  FALL       1
uart_inst.r_RX_Byte_5_LC_5_14_4/in0  LogicCell40_SEQ_MODE_1000      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_4_LC_6_13_3/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6822
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__339/I                                            Odrv12                         0              2921   +INF  RISE       1
I__339/O                                            Odrv12                       491              3412   +INF  RISE       1
I__343/I                                            LocalMux                       0              3412   +INF  RISE       1
I__343/O                                            LocalMux                     330              3742   +INF  RISE       1
I__347/I                                            InMux                          0              3742   +INF  RISE       1
I__347/O                                            InMux                        259              4001   +INF  RISE       1
I__353/I                                            CascadeMux                     0              4001   +INF  RISE       1
I__353/O                                            CascadeMux                     0              4001   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m14_LC_6_15_3/in2    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m14_LC_6_15_3/lcout  LogicCell40_SEQ_MODE_0000    351              4352   +INF  FALL       1
I__396/I                                            Odrv12                         0              4352   +INF  FALL       1
I__396/O                                            Odrv12                       540              4892   +INF  FALL       1
I__397/I                                            LocalMux                       0              4892   +INF  FALL       1
I__397/O                                            LocalMux                     309              5201   +INF  FALL       1
I__398/I                                            IoInMux                        0              5201   +INF  FALL       1
I__398/O                                            IoInMux                      217              5418   +INF  FALL       1
o_Segment1_E_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              5418   +INF  FALL       1
o_Segment1_E_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7655   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN                         IO_PAD                         0              7655   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9743   +INF  FALL       1
o_Segment1_E                                        UART_RX_7Seg_top               0              9743   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_4_LC_6_13_3/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           9561
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_4_LC_6_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__339/I                                            Odrv12                         0              2921   +INF  FALL       1
I__339/O                                            Odrv12                       540              3461   +INF  FALL       1
I__343/I                                            LocalMux                       0              3461   +INF  FALL       1
I__343/O                                            LocalMux                     309              3770   +INF  FALL       1
I__348/I                                            InMux                          0              3770   +INF  FALL       1
I__348/O                                            InMux                        217              3987   +INF  FALL       1
I__354/I                                            CascadeMux                     0              3987   +INF  FALL       1
I__354/O                                            CascadeMux                     0              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m17_LC_6_15_7/in2    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m17_LC_6_15_7/lcout  LogicCell40_SEQ_MODE_0000    351              4338   +INF  FALL       1
I__315/I                                            Odrv4                          0              4338   +INF  FALL       1
I__315/O                                            Odrv4                        372              4710   +INF  FALL       1
I__316/I                                            LocalMux                       0              4710   +INF  FALL       1
I__316/O                                            LocalMux                     309              5018   +INF  FALL       1
I__317/I                                            IoInMux                        0              5018   +INF  FALL       1
I__317/O                                            IoInMux                      217              5236   +INF  FALL       1
o_Segment1_D_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              5236   +INF  FALL       1
o_Segment1_D_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7473   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN                         IO_PAD                         0              7473   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9561   +INF  FALL       1
o_Segment1_D                                        UART_RX_7Seg_top               0              9561   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_5_LC_5_14_4/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9021
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__380/I                                            LocalMux                       0              2921   +INF  RISE       1
I__380/O                                            LocalMux                     330              3251   +INF  RISE       1
I__385/I                                            InMux                          0              3251   +INF  RISE       1
I__385/O                                            InMux                        259              3510   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m20_LC_5_15_1/in3    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m20_LC_5_15_1/lcout  LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__272/I                                            Odrv4                          0              3798   +INF  FALL       1
I__272/O                                            Odrv4                        372              4170   +INF  FALL       1
I__273/I                                            LocalMux                       0              4170   +INF  FALL       1
I__273/O                                            LocalMux                     309              4478   +INF  FALL       1
I__274/I                                            IoInMux                        0              4478   +INF  FALL       1
I__274/O                                            IoInMux                      217              4696   +INF  FALL       1
o_Segment1_C_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4696   +INF  FALL       1
o_Segment1_C_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              6933   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN                         IO_PAD                         0              6933   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9021   +INF  FALL       1
o_Segment1_C                                        UART_RX_7Seg_top               0              9021   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_5_LC_5_14_4/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9126
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_5_LC_5_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_5_LC_5_14_4/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__382/I                                            Odrv12                         0              2921   +INF  FALL       1
I__382/O                                            Odrv12                       540              3461   +INF  FALL       1
I__388/I                                            LocalMux                       0              3461   +INF  FALL       1
I__388/O                                            LocalMux                     309              3770   +INF  FALL       1
I__390/I                                            InMux                          0              3770   +INF  FALL       1
I__390/O                                            InMux                        217              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m10_LC_1_14_6/in3    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m10_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_0000    288              4275   +INF  FALL       1
I__98/I                                             LocalMux                       0              4275   +INF  FALL       1
I__98/O                                             LocalMux                     309              4584   +INF  FALL       1
I__99/I                                             IoInMux                        0              4584   +INF  FALL       1
I__99/O                                             IoInMux                      217              4801   +INF  FALL       1
o_Segment1_F_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4801   +INF  FALL       1
o_Segment1_F_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7038   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN                         IO_PAD                         0              7038   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9126   +INF  FALL       1
o_Segment1_F                                        UART_RX_7Seg_top               0              9126   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_1_LC_5_14_2/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           9736
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_1_LC_5_14_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__196/I                                            Odrv4                          0              2921   +INF  RISE       1
I__196/O                                            Odrv4                        351              3272   +INF  RISE       1
I__199/I                                            LocalMux                       0              3272   +INF  RISE       1
I__199/O                                            LocalMux                     330              3602   +INF  RISE       1
I__202/I                                            InMux                          0              3602   +INF  RISE       1
I__202/O                                            InMux                        259              3861   +INF  RISE       1
I__208/I                                            CascadeMux                     0              3861   +INF  RISE       1
I__208/O                                            CascadeMux                     0              3861   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m10_LC_2_14_2/in2    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m10_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000    351              4212   +INF  FALL       1
I__94/I                                             Odrv12                         0              4212   +INF  FALL       1
I__94/O                                             Odrv12                       540              4752   +INF  FALL       1
I__95/I                                             Span12Mux_s1_h                 0              4752   +INF  FALL       1
I__95/O                                             Span12Mux_s1_h               133              4885   +INF  FALL       1
I__96/I                                             LocalMux                       0              4885   +INF  FALL       1
I__96/O                                             LocalMux                     309              5194   +INF  FALL       1
I__97/I                                             IoInMux                        0              5194   +INF  FALL       1
I__97/O                                             IoInMux                      217              5411   +INF  FALL       1
o_Segment2_F_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              5411   +INF  FALL       1
o_Segment2_F_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7648   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN                         IO_PAD                         0              7648   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9736   +INF  FALL       1
o_Segment2_F                                        UART_RX_7Seg_top               0              9736   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_1_LC_5_14_2/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__446/I                                            ClkMux                         0              2073  RISE       1
I__446/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_1_LC_5_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_1_LC_5_14_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__196/I                                            Odrv4                          0              2921   +INF  FALL       1
I__196/O                                            Odrv4                        372              3293   +INF  FALL       1
I__200/I                                            Span4Mux_s2_v                  0              3293   +INF  FALL       1
I__200/O                                            Span4Mux_s2_v                252              3546   +INF  FALL       1
I__203/I                                            LocalMux                       0              3546   +INF  FALL       1
I__203/O                                            LocalMux                     309              3854   +INF  FALL       1
I__209/I                                            InMux                          0              3854   +INF  FALL       1
I__209/O                                            InMux                        217              4072   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m23_LC_2_16_2/in3    LogicCell40_SEQ_MODE_0000      0              4072   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m23_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_0000    288              4359   +INF  FALL       1
I__90/I                                             LocalMux                       0              4359   +INF  FALL       1
I__90/O                                             LocalMux                     309              4668   +INF  FALL       1
I__91/I                                             IoInMux                        0              4668   +INF  FALL       1
I__91/O                                             IoInMux                      217              4885   +INF  FALL       1
o_Segment2_B_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4885   +INF  FALL       1
o_Segment2_B_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7122   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN                         IO_PAD                         0              7122   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9210   +INF  FALL       1
o_Segment2_B                                        UART_RX_7Seg_top               0              9210   +INF  FALL       1


++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_0_LC_4_14_5/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           9253
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__144/I                                            Odrv4                          0              2921   +INF  RISE       1
I__144/O                                            Odrv4                        351              3272   +INF  RISE       1
I__148/I                                            Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__148/O                                            Span4Mux_s2_v                252              3525   +INF  RISE       1
I__151/I                                            LocalMux                       0              3525   +INF  RISE       1
I__151/O                                            LocalMux                     330              3854   +INF  RISE       1
I__157/I                                            InMux                          0              3854   +INF  RISE       1
I__157/O                                            InMux                        259              4114   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m26_LC_2_16_1/in3    LogicCell40_SEQ_MODE_0000      0              4114   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m26_LC_2_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              4401   +INF  FALL       1
I__92/I                                             LocalMux                       0              4401   +INF  FALL       1
I__92/O                                             LocalMux                     309              4710   +INF  FALL       1
I__93/I                                             IoInMux                        0              4710   +INF  FALL       1
I__93/O                                             IoInMux                      217              4927   +INF  FALL       1
o_Segment2_A_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4927   +INF  FALL       1
o_Segment2_A_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7165   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                         IO_PAD                         0              7165   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9253   +INF  FALL       1
o_Segment2_A                                        UART_RX_7Seg_top               0              9253   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_0_LC_4_14_5/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_0_LC_4_14_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__145/I                                            Odrv4                          0              2921   +INF  FALL       1
I__145/O                                            Odrv4                        372              3293   +INF  FALL       1
I__149/I                                            LocalMux                       0              3293   +INF  FALL       1
I__149/O                                            LocalMux                     309              3602   +INF  FALL       1
I__152/I                                            InMux                          0              3602   +INF  FALL       1
I__152/O                                            InMux                        217              3819   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m14_LC_4_16_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m14_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              4107   +INF  FALL       1
I__111/I                                            LocalMux                       0              4107   +INF  FALL       1
I__111/O                                            LocalMux                     309              4415   +INF  FALL       1
I__112/I                                            IoInMux                        0              4415   +INF  FALL       1
I__112/O                                            IoInMux                      217              4633   +INF  FALL       1
o_Segment2_E_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4633   +INF  FALL       1
o_Segment2_E_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              6870   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN                         IO_PAD                         0              6870   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              8958   +INF  FALL       1
o_Segment2_E                                        UART_RX_7Seg_top               0              8958   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_2_LC_4_14_3/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__176/I                                            Odrv12                         0              2921   +INF  RISE       1
I__176/O                                            Odrv12                       491              3412   +INF  RISE       1
I__180/I                                            LocalMux                       0              3412   +INF  RISE       1
I__180/O                                            LocalMux                     330              3742   +INF  RISE       1
I__184/I                                            InMux                          0              3742   +INF  RISE       1
I__184/O                                            InMux                        259              4001   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m17_LC_4_16_7/in0    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m17_LC_4_16_7/lcout  LogicCell40_SEQ_MODE_0000    386              4387   +INF  FALL       1
I__141/I                                            LocalMux                       0              4387   +INF  FALL       1
I__141/O                                            LocalMux                     309              4696   +INF  FALL       1
I__142/I                                            IoInMux                        0              4696   +INF  FALL       1
I__142/O                                            IoInMux                      217              4913   +INF  FALL       1
o_Segment2_D_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4913   +INF  FALL       1
o_Segment2_D_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7150   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN                         IO_PAD                         0              7150   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9238   +INF  FALL       1
o_Segment2_D                                        UART_RX_7Seg_top               0              9238   +INF  FALL       1


++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_2_LC_4_14_3/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9217
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_2_LC_4_14_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__176/I                                            Odrv12                         0              2921   +INF  FALL       1
I__176/O                                            Odrv12                       540              3461   +INF  FALL       1
I__180/I                                            LocalMux                       0              3461   +INF  FALL       1
I__180/O                                            LocalMux                     309              3770   +INF  FALL       1
I__185/I                                            InMux                          0              3770   +INF  FALL       1
I__185/O                                            InMux                        217              3987   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m20_LC_4_16_2/in1    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
seg_2_inst.r_Hex_Encoding_6_0__m20_LC_4_16_2/lcout  LogicCell40_SEQ_MODE_0000    379              4366   +INF  FALL       1
I__193/I                                            LocalMux                       0              4366   +INF  FALL       1
I__193/O                                            LocalMux                     309              4675   +INF  FALL       1
I__194/I                                            IoInMux                        0              4675   +INF  FALL       1
I__194/O                                            IoInMux                      217              4892   +INF  FALL       1
o_Segment2_C_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4892   +INF  FALL       1
o_Segment2_C_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7129   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN                         IO_PAD                         0              7129   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9217   +INF  FALL       1
o_Segment2_C                                        UART_RX_7Seg_top               0              9217   +INF  FALL       1


++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_3_LC_4_14_1/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9098
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_3_LC_4_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__161/I                                           Odrv4                          0              2921   +INF  RISE       1
I__161/O                                           Odrv4                        351              3272   +INF  RISE       1
I__165/I                                           LocalMux                       0              3272   +INF  RISE       1
I__165/O                                           LocalMux                     330              3602   +INF  RISE       1
I__171/I                                           InMux                          0              3602   +INF  RISE       1
I__171/O                                           InMux                        259              3861   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m5_LC_4_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
seg_2_inst.r_Hex_Encoding_6_0__m5_LC_4_16_6/lcout  LogicCell40_SEQ_MODE_0000    386              4247   +INF  FALL       1
I__191/I                                           LocalMux                       0              4247   +INF  FALL       1
I__191/O                                           LocalMux                     309              4556   +INF  FALL       1
I__192/I                                           IoInMux                        0              4556   +INF  FALL       1
I__192/O                                           IoInMux                      217              4773   +INF  FALL       1
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4773   +INF  FALL       1
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              7010   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                         0              7010   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              9098   +INF  FALL       1
o_Segment2_G                                       UART_RX_7Seg_top               0              9098   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_6_LC_4_13_7/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_6_LC_4_13_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__319/I                                            Odrv12                         0              2921   +INF  RISE       1
I__319/O                                            Odrv12                       491              3412   +INF  RISE       1
I__323/I                                            LocalMux                       0              3412   +INF  RISE       1
I__323/O                                            LocalMux                     330              3742   +INF  RISE       1
I__327/I                                            InMux                          0              3742   +INF  RISE       1
I__327/O                                            InMux                        259              4001   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m23_LC_1_13_5/in0    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m23_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000    386              4387   +INF  FALL       1
I__82/I                                             LocalMux                       0              4387   +INF  FALL       1
I__82/O                                             LocalMux                     309              4696   +INF  FALL       1
I__83/I                                             IoInMux                        0              4696   +INF  FALL       1
I__83/O                                             IoInMux                      217              4913   +INF  FALL       1
o_Segment1_B_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4913   +INF  FALL       1
o_Segment1_B_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7150   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN                         IO_PAD                         0              7150   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9238   +INF  FALL       1
o_Segment1_B                                        UART_RX_7Seg_top               0              9238   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_6_LC_4_13_7/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9224
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_6_LC_4_13_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__319/I                                            Odrv12                         0              2921   +INF  FALL       1
I__319/O                                            Odrv12                       540              3461   +INF  FALL       1
I__323/I                                            LocalMux                       0              3461   +INF  FALL       1
I__323/O                                            LocalMux                     309              3770   +INF  FALL       1
I__328/I                                            InMux                          0              3770   +INF  FALL       1
I__328/O                                            InMux                        217              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m26_LC_1_13_7/in0    LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
seg_1_inst.r_Hex_Encoding_6_0__m26_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000    386              4373   +INF  FALL       1
I__102/I                                            LocalMux                       0              4373   +INF  FALL       1
I__102/O                                            LocalMux                     309              4682   +INF  FALL       1
I__103/I                                            IoInMux                        0              4682   +INF  FALL       1
I__103/O                                            IoInMux                      217              4899   +INF  FALL       1
o_Segment1_A_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              4899   +INF  FALL       1
o_Segment1_A_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              7136   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN                         IO_PAD                         0              7136   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2088              9224   +INF  FALL       1
o_Segment1_A                                        UART_RX_7Seg_top               0              9224   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst.r_RX_Byte_7_LC_4_13_0/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9414
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_inst.r_RX_Byte_7_LC_4_13_0/lcout              LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__363/I                                           Odrv4                          0              2921   +INF  RISE       1
I__363/O                                           Odrv4                        351              3272   +INF  RISE       1
I__367/I                                           Span4Mux_s3_v                  0              3272   +INF  RISE       1
I__367/O                                           Span4Mux_s3_v                316              3588   +INF  RISE       1
I__373/I                                           LocalMux                       0              3588   +INF  RISE       1
I__373/O                                           LocalMux                     330              3917   +INF  RISE       1
I__376/I                                           InMux                          0              3917   +INF  RISE       1
I__376/O                                           InMux                        259              4177   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m5_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              4177   +INF  RISE       1
seg_1_inst.r_Hex_Encoding_6_0__m5_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    386              4563   +INF  FALL       1
I__100/I                                           LocalMux                       0              4563   +INF  FALL       1
I__100/O                                           LocalMux                     309              4871   +INF  FALL       1
I__101/I                                           IoInMux                        0              4871   +INF  FALL       1
I__101/O                                           IoInMux                      217              5089   +INF  FALL       1
o_Segment1_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              5089   +INF  FALL       1
o_Segment1_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              7326   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                        IO_PAD                         0              7326   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              9414   +INF  FALL       1
o_Segment1_G                                       UART_RX_7Seg_top               0              9414   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_0_LC_4_14_5/in0
Capture Clock    : uart_inst.r_RX_Byte_0_LC_4_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__484/I                             Odrv12                         0               973   +INF  FALL       1
I__484/O                             Odrv12                       540              1513   +INF  FALL       1
I__487/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__487/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__492/I                             LocalMux                       0              2053   +INF  FALL       1
I__492/O                             LocalMux                     309              2362   +INF  FALL       1
I__498/I                             InMux                          0              2362   +INF  FALL       1
I__498/O                             InMux                        217              2579   +INF  FALL       1
uart_inst.r_RX_Byte_0_LC_4_14_5/in0  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_0_LC_4_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_2_LC_4_14_3/in0
Capture Clock    : uart_inst.r_RX_Byte_2_LC_4_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__484/I                             Odrv12                         0               923   +INF  FALL       1
I__484/O                             Odrv12                       540              1463   +INF  FALL       1
I__487/I                             Span12Mux_v                    0              1463   +INF  FALL       1
I__487/O                             Span12Mux_v                  540              2003   +INF  FALL       1
I__492/I                             LocalMux                       0              2003   +INF  FALL       1
I__492/O                             LocalMux                     309              2312   +INF  FALL       1
I__499/I                             InMux                          0              2312   +INF  FALL       1
I__499/O                             InMux                        217              2529   +INF  FALL       1
uart_inst.r_RX_Byte_2_LC_4_14_3/in0  LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_2_LC_4_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_6_LC_4_13_7/in2
Capture Clock    : uart_inst.r_RX_Byte_6_LC_4_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__484/I                             Odrv12                         0               973   +INF  FALL       1
I__484/O                             Odrv12                       540              1513   +INF  FALL       1
I__488/I                             Sp12to4                        0              1513   +INF  FALL       1
I__488/O                             Sp12to4                      449              1962   +INF  FALL       1
I__493/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__493/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__501/I                             LocalMux                       0              2333   +INF  FALL       1
I__501/O                             LocalMux                     309              2642   +INF  FALL       1
I__507/I                             InMux                          0              2642   +INF  FALL       1
I__507/O                             InMux                        217              2860   +INF  FALL       1
I__511/I                             CascadeMux                     0              2860   +INF  FALL       1
I__511/O                             CascadeMux                     0              2860   +INF  FALL       1
uart_inst.r_RX_Byte_6_LC_4_13_7/in2  LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_6_LC_4_13_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_7_LC_4_13_0/in1
Capture Clock    : uart_inst.r_RX_Byte_7_LC_4_13_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2810
---------------------------------------   ---- 
End-of-path arrival time (ps)             2810
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__484/I                             Odrv12                         0               923   +INF  FALL       1
I__484/O                             Odrv12                       540              1463   +INF  FALL       1
I__488/I                             Sp12to4                        0              1463   +INF  FALL       1
I__488/O                             Sp12to4                      449              1912   +INF  FALL       1
I__493/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__493/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__501/I                             LocalMux                       0              2283   +INF  FALL       1
I__501/O                             LocalMux                     309              2592   +INF  FALL       1
I__508/I                             InMux                          0              2592   +INF  FALL       1
I__508/O                             InMux                        217              2810   +INF  FALL       1
uart_inst.r_RX_Byte_7_LC_4_13_0/in1  LogicCell40_SEQ_MODE_1000      0              2810   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__443/I                                            ClkMux                         0              2073  RISE       1
I__443/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_7_LC_4_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_4_LC_6_13_3/in2
Capture Clock    : uart_inst.r_RX_Byte_4_LC_6_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__483/I                             Odrv4                          0               973   +INF  FALL       1
I__483/O                             Odrv4                        372              1345   +INF  FALL       1
I__485/I                             Span4Mux_h                     0              1345   +INF  FALL       1
I__485/O                             Span4Mux_h                   316              1660   +INF  FALL       1
I__489/I                             Span4Mux_v                     0              1660   +INF  FALL       1
I__489/O                             Span4Mux_v                   372              2032   +INF  FALL       1
I__495/I                             LocalMux                       0              2032   +INF  FALL       1
I__495/O                             LocalMux                     309              2341   +INF  FALL       1
I__504/I                             InMux                          0              2341   +INF  FALL       1
I__504/O                             InMux                        217              2558   +INF  FALL       1
I__510/I                             CascadeMux                     0              2558   +INF  FALL       1
I__510/O                             CascadeMux                     0              2558   +INF  FALL       1
uart_inst.r_RX_Byte_4_LC_6_13_3/in2  LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__447/I                                            ClkMux                         0              2073  RISE       1
I__447/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_4_LC_6_13_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_inst.r_RX_Byte_3_LC_4_14_1/in0
Capture Clock    : uart_inst.r_RX_Byte_3_LC_4_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                            UART_RX_7Seg_top               0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__484/I                             Odrv12                         0               973   +INF  FALL       1
I__484/O                             Odrv12                       540              1513   +INF  FALL       1
I__487/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__487/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__492/I                             LocalMux                       0              2053   +INF  FALL       1
I__492/O                             LocalMux                     309              2362   +INF  FALL       1
I__500/I                             InMux                          0              2362   +INF  FALL       1
I__500/O                             InMux                        217              2579   +INF  FALL       1
uart_inst.r_RX_Byte_3_LC_4_14_1/in0  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_7Seg_top               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__440/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__440/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__441/I                                            GlobalMux                      0              1918  RISE       1
I__441/O                                            GlobalMux                    154              2073  RISE       1
I__444/I                                            ClkMux                         0              2073  RISE       1
I__444/O                                            ClkMux                       309              2381  RISE       1
uart_inst.r_RX_Byte_3_LC_4_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

