0.6
2017.1
Apr 14 2017
19:10:27
C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline_simulation/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.v,1536960023,verilog,,,,aescore;dataAddrCounter;dataBuffer;data_mem_gen_0;data_mem_gen_0_blk_mem_gen_generic_cstr;data_mem_gen_0_blk_mem_gen_prim_width;data_mem_gen_0_blk_mem_gen_prim_wrapper_init;data_mem_gen_0_blk_mem_gen_top;data_mem_gen_0_blk_mem_gen_v8_3_6;data_mem_gen_0_blk_mem_gen_v8_3_6_synth;glbl;keyAddrCounter;keyBuffer;key_mem_gen_0;key_mem_gen_0_blk_mem_gen_generic_cstr;key_mem_gen_0_blk_mem_gen_prim_width;key_mem_gen_0_blk_mem_gen_prim_wrapper_init;key_mem_gen_0_blk_mem_gen_top;key_mem_gen_0_blk_mem_gen_v8_3_6;key_mem_gen_0_blk_mem_gen_v8_3_6_synth;rounds;rounds_0;rounds_1;rounds_10;rounds_11;rounds_2;rounds_3;rounds_4;rounds_5;rounds_6;rounds_7;rounds_8;rounds_9;rounndlast;sbox;sbox_12;sbox_13;sbox_14;sbox_15;sbox_16;sbox_17;sbox_18;sbox_19;sbox_20;sbox_21;sbox_22;sbox_23;sbox_24;sbox_25;sbox_26;subbytes;top,,,,,,,,
C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline_simulation/aes256_pipeline.srcs/sim_1/new/tb.v,1536960009,verilog,,,,tb,,,,,,,,
