Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 24 04:34:19 2025
| Host         : DESKTOP-JOMNG4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  113         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (226)
5. checking no_input_delay (33)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (113)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_A (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_B (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: clk_F (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (226)
--------------------------------------------------
 There are 226 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  240          inf        0.000                      0                  240           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           240 Endpoints
Min Delay           240 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            AWR/RFR/outdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.167ns  (logic 1.404ns (13.809%)  route 8.763ns (86.191%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    U7                   IBUF (Prop_ibuf_I_O)         0.879     0.879 r  data_IBUF[2]_inst/O
                         net (fo=89, routed)          4.210     5.089    AWR/RFR/data_IBUF[2]
    SLICE_X81Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.194 f  AWR/RFR/outdata[22]_i_4/O
                         net (fo=22, routed)          2.170     7.364    AWR/RA/outdata_reg[20]_1
    SLICE_X84Y86         LUT6 (Prop_lut6_I5_O)        0.105     7.469 f  AWR/RA/outdata[5]_i_2/O
                         net (fo=1, routed)           0.652     8.121    AWR/RB/outdata_reg[5]_1
    SLICE_X85Y87         LUT6 (Prop_lut6_I0_O)        0.105     8.226 f  AWR/RB/outdata[5]_i_1/O
                         net (fo=2, routed)           1.082     9.308    AWR/RB/D[4]
    SLICE_X81Y93         LUT6 (Prop_lut6_I3_O)        0.105     9.413 f  AWR/RB/outdata[3]_i_7/O
                         net (fo=1, routed)           0.649    10.062    AWR/RB/outdata[3]_i_7_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  AWR/RB/outdata[3]_i_1/O
                         net (fo=1, routed)           0.000    10.167    AWR/RFR/D[2]
    SLICE_X81Y94         FDCE                                         r  AWR/RFR/outdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.020ns  (logic 3.622ns (36.147%)  route 6.398ns (63.853%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE                         0.000     0.000 r  scan/which_reg[0]/C
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.509     0.509 r  scan/which_reg[0]/Q
                         net (fo=12, routed)          1.292     1.801    AWR/RF/Q[0]
    SLICE_X79Y94         LUT6 (Prop_lut6_I4_O)        0.105     1.906 r  AWR/RF/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.906    AWR/RF/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X79Y94         MUXF7 (Prop_muxf7_I1_O)      0.182     2.088 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.571     5.659    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.262     5.921 r  AWR/RF/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.535     7.456    seg_OBUF[5]
    J22                  OBUF (Prop_obuf_I_O)         2.564    10.020 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.020    seg[5]
    J22                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 3.614ns (36.705%)  route 6.231ns (63.295%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE                         0.000     0.000 r  scan/which_reg[0]/C
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.509     0.509 r  scan/which_reg[0]/Q
                         net (fo=12, routed)          1.292     1.801    AWR/RF/Q[0]
    SLICE_X79Y94         LUT6 (Prop_lut6_I4_O)        0.105     1.906 r  AWR/RF/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.906    AWR/RF/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X79Y94         MUXF7 (Prop_muxf7_I1_O)      0.182     2.088 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.565     5.653    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.262     5.915 r  AWR/RF/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.374     7.289    seg_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         2.556     9.845 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.845    seg[4]
    K22                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.698ns  (logic 3.434ns (35.414%)  route 6.263ns (64.586%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE                         0.000     0.000 r  scan/which_reg[0]/C
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.509     0.509 r  scan/which_reg[0]/Q
                         net (fo=12, routed)          1.292     1.801    AWR/RF/Q[0]
    SLICE_X79Y94         LUT6 (Prop_lut6_I4_O)        0.105     1.906 r  AWR/RF/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.906    AWR/RF/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X79Y94         MUXF7 (Prop_muxf7_I1_O)      0.182     2.088 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.565     5.653    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.252     5.905 r  AWR/RF/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.407     7.311    seg_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.386     9.698 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.698    seg[2]
    H20                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.682ns  (logic 3.437ns (35.503%)  route 6.245ns (64.497%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE                         0.000     0.000 r  scan/which_reg[0]/C
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.509     0.509 r  scan/which_reg[0]/Q
                         net (fo=12, routed)          1.292     1.801    AWR/RF/Q[0]
    SLICE_X79Y94         LUT6 (Prop_lut6_I4_O)        0.105     1.906 r  AWR/RF/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.906    AWR/RF/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X79Y94         MUXF7 (Prop_muxf7_I1_O)      0.182     2.088 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.571     5.659    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.252     5.911 r  AWR/RF/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.381     7.293    seg_OBUF[3]
    K21                  OBUF (Prop_obuf_I_O)         2.389     9.682 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.682    seg[3]
    K21                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.518ns  (logic 3.436ns (36.098%)  route 6.082ns (63.902%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE                         0.000     0.000 r  scan/which_reg[1]/C
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.509     0.509 r  scan/which_reg[1]/Q
                         net (fo=11, routed)          1.127     1.636    AWR/RF/Q[1]
    SLICE_X81Y95         LUT6 (Prop_lut6_I2_O)        0.105     1.741 r  AWR/RF/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.741    AWR/RF/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X81Y95         MUXF7 (Prop_muxf7_I0_O)      0.178     1.919 r  AWR/RF/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           3.378     5.297    AWR/RF/sel0[0]
    SLICE_X0Y125         LUT4 (Prop_lut4_I1_O)        0.252     5.549 r  AWR/RF/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.577     7.126    seg_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         2.392     9.518 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.518    seg[1]
    H22                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 3.596ns (37.954%)  route 5.879ns (62.046%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE                         0.000     0.000 r  scan/which_reg[1]/C
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.509     0.509 r  scan/which_reg[1]/Q
                         net (fo=11, routed)          1.127     1.636    AWR/RF/Q[1]
    SLICE_X81Y95         LUT6 (Prop_lut6_I2_O)        0.105     1.741 r  AWR/RF/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.741    AWR/RF/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X81Y95         MUXF7 (Prop_muxf7_I0_O)      0.178     1.919 r  AWR/RF/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           3.378     5.297    AWR/RF/sel0[0]
    SLICE_X0Y125         LUT4 (Prop_lut4_I2_O)        0.262     5.559 r  AWR/RF/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.374     6.933    seg_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         2.542     9.476 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.476    seg[7]
    H19                                                               r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.463ns  (logic 3.445ns (36.404%)  route 6.018ns (63.596%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE                         0.000     0.000 r  scan/which_reg[0]/C
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.509     0.509 r  scan/which_reg[0]/Q
                         net (fo=12, routed)          1.292     1.801    AWR/RF/Q[0]
    SLICE_X79Y94         LUT6 (Prop_lut6_I4_O)        0.105     1.906 r  AWR/RF/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.906    AWR/RF/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X79Y94         MUXF7 (Prop_muxf7_I1_O)      0.182     2.088 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.221     5.310    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.252     5.562 r  AWR/RF/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.504     7.066    seg_OBUF[6]
    G20                  OBUF (Prop_obuf_I_O)         2.397     9.463 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.463    seg[6]
    G20                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            AWR/RF/outdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 1.194ns (13.005%)  route 7.987ns (86.995%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    U7                   IBUF (Prop_ibuf_I_O)         0.879     0.879 f  data_IBUF[2]_inst/O
                         net (fo=89, routed)          4.210     5.089    AWR/RFR/data_IBUF[2]
    SLICE_X81Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.194 r  AWR/RFR/outdata[22]_i_4/O
                         net (fo=22, routed)          2.241     7.435    AWR/RA/outdata_reg[20]_1
    SLICE_X83Y86         LUT6 (Prop_lut6_I5_O)        0.105     7.540 r  AWR/RA/outdata[2]_i_2/O
                         net (fo=1, routed)           0.739     8.279    AWR/RB/outdata_reg[2]_2
    SLICE_X81Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.384 r  AWR/RB/outdata[2]_i_1__0/O
                         net (fo=2, routed)           0.796     9.181    AWR/RF/D[2]
    SLICE_X79Y93         FDCE                                         r  AWR/RF/outdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            AWR/RF/outdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.982ns  (logic 1.194ns (13.293%)  route 7.788ns (86.707%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    U7                   IBUF (Prop_ibuf_I_O)         0.879     0.879 f  data_IBUF[2]_inst/O
                         net (fo=89, routed)          4.210     5.089    AWR/RFR/data_IBUF[2]
    SLICE_X81Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.194 r  AWR/RFR/outdata[22]_i_4/O
                         net (fo=22, routed)          2.170     7.364    AWR/RA/outdata_reg[20]_1
    SLICE_X84Y86         LUT6 (Prop_lut6_I5_O)        0.105     7.469 r  AWR/RA/outdata[5]_i_2/O
                         net (fo=1, routed)           0.652     8.121    AWR/RB/outdata_reg[5]_1
    SLICE_X85Y87         LUT6 (Prop_lut6_I0_O)        0.105     8.226 r  AWR/RB/outdata[5]_i_1/O
                         net (fo=2, routed)           0.756     8.982    AWR/RF/D[5]
    SLICE_X80Y94         FDCE                                         r  AWR/RF/outdata_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.666%)  route 0.137ns (42.334%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE                         0.000     0.000 r  scan/count_reg[1]/C
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  scan/count_reg[1]/Q
                         net (fo=6, routed)           0.137     0.278    scan/count_reg_n_0_[1]
    SLICE_X81Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  scan/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.323    scan/p_0_in__0[5]
    SLICE_X81Y101        FDCE                                         r  scan/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RB/outdata_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AWR/RFR/outdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.365%)  route 0.156ns (45.635%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDCE                         0.000     0.000 r  AWR/RB/outdata_reg[31]/C
    SLICE_X87Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AWR/RB/outdata_reg[31]/Q
                         net (fo=9, routed)           0.156     0.297    AWR/RA/outdata_reg[0]_20[31]
    SLICE_X87Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.342 r  AWR/RA/outdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    AWR/RFR/D[0]
    SLICE_X87Y98         FDCE                                         r  AWR/RFR/outdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X80Y101        LUT3 (Prop_lut3_I1_O)        0.043     0.380 r  scan/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.380    scan/p_0_in__0[7]
    SLICE_X80Y101        FDCE                                         r  scan/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X80Y101        LUT5 (Prop_lut5_I2_O)        0.043     0.380 r  scan/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.380    scan/p_0_in__0[9]
    SLICE_X80Y101        FDCE                                         r  scan/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X80Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  scan/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.382    scan/p_0_in__0[6]
    SLICE_X80Y101        FDCE                                         r  scan/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X80Y101        LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  scan/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.382    scan/p_0_in__0[8]
    SLICE_X80Y101        FDCE                                         r  scan/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.209ns (53.591%)  route 0.181ns (46.409%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE                         0.000     0.000 r  scan/count_reg[0]/C
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[0]/Q
                         net (fo=7, routed)           0.181     0.345    scan/count_reg_n_0_[0]
    SLICE_X81Y101        LUT4 (Prop_lut4_I1_O)        0.045     0.390 r  scan/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    scan/p_0_in__0[3]
    SLICE_X81Y101        FDCE                                         r  scan/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.213ns (54.062%)  route 0.181ns (45.938%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE                         0.000     0.000 r  scan/count_reg[0]/C
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[0]/Q
                         net (fo=7, routed)           0.181     0.345    scan/count_reg_n_0_[0]
    SLICE_X81Y101        LUT5 (Prop_lut5_I1_O)        0.049     0.394 r  scan/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.394    scan/p_0_in__0[4]
    SLICE_X81Y101        FDCE                                         r  scan/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.527%)  route 0.223ns (54.473%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE                         0.000     0.000 r  scan/count_reg[1]/C
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  scan/count_reg[1]/Q
                         net (fo=6, routed)           0.223     0.364    scan/count_reg_n_0_[1]
    SLICE_X81Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  scan/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.409    scan/p_0_in__0[1]
    SLICE_X81Y101        FDCE                                         r  scan/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.187ns (45.660%)  route 0.223ns (54.340%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE                         0.000     0.000 r  scan/count_reg[1]/C
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  scan/count_reg[1]/Q
                         net (fo=6, routed)           0.223     0.364    scan/count_reg_n_0_[1]
    SLICE_X81Y101        LUT3 (Prop_lut3_I1_O)        0.046     0.410 r  scan/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.410    scan/p_0_in__0[2]
    SLICE_X81Y101        FDCE                                         r  scan/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





