
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	200025a8 	.word	0x200025a8
}
   4:	00001e61 	.word	0x00001e61
   8:	00007e79 	.word	0x00007e79
   c:	00001e35 	.word	0x00001e35
  10:	00001e35 	.word	0x00001e35
  14:	00001e35 	.word	0x00001e35
  18:	00001e35 	.word	0x00001e35
  1c:	00001e35 	.word	0x00001e35
	...
  2c:	00001831 	.word	0x00001831
  30:	00001e35 	.word	0x00001e35
  34:	00000000 	.word	0x00000000
  38:	000017d9 	.word	0x000017d9
  3c:	00002ad5 	.word	0x00002ad5

00000040 <_irq_vector_table>:
  40:	000018b1 000018b1 000018b1 000018b1     ................
  50:	000018b1 000018b1 000018b1 000018b1     ................
  60:	000018b1 000018b1 000018b1 000018b1     ................
  70:	000018b1 000018b1 000018b1 000018b1     ................
  80:	000018b1 000018b1 000018b1 000018b1     ................
  90:	000018b1 000018b1 000018b1 000018b1     ................
  a0:	000018b1 000018b1 000018b1 000018b1     ................
  b0:	000018b1 000018b1 000018b1 000018b1     ................
  c0:	000018b1 000018b1 000018b1 000018b1     ................
  d0:	000018b1 000018b1 000018b1 000018b1     ................
  e0:	000018b1 000018b1 000018b1 000018b1     ................
  f0:	000018b1 000018b1 000018b1 000018b1     ................
 100:	000018b1 000018b1 000018b1 000018b1     ................
 110:	000018b1 000018b1 000018b1 000018b1     ................
 120:	000018b1 000018b1 000018b1 000018b1     ................
 130:	000018b1 000018b1 000018b1 000018b1     ................
 140:	000018b1                                ....

00000144 <_vector_end>:
	...

00000200 <m_firmware_info>:
 200:	281ee6de 8fcebb4c 00005b02 0000003c     ...(L....[..<...
 210:	00010000 00000001 00000000 00000000     ................
 220:	9102ffff 00000000 00000000 00000000     ................
	...

Disassembly of section text:

0000023c <__aeabi_uldivmod>:
     23c:	b953      	cbnz	r3, 254 <__aeabi_uldivmod+0x18>
     23e:	b94a      	cbnz	r2, 254 <__aeabi_uldivmod+0x18>
     240:	2900      	cmp	r1, #0
     242:	bf08      	it	eq
     244:	2800      	cmpeq	r0, #0
     246:	bf1c      	itt	ne
     248:	f04f 31ff 	movne.w	r1, #4294967295
     24c:	f04f 30ff 	movne.w	r0, #4294967295
     250:	f000 b970 	b.w	534 <__aeabi_idiv0>
     254:	f1ad 0c08 	sub.w	ip, sp, #8
     258:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     25c:	f000 f806 	bl	26c <__udivmoddi4>
     260:	f8dd e004 	ldr.w	lr, [sp, #4]
     264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     268:	b004      	add	sp, #16
     26a:	4770      	bx	lr

0000026c <__udivmoddi4>:
     26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     270:	9e08      	ldr	r6, [sp, #32]
     272:	460d      	mov	r5, r1
     274:	4604      	mov	r4, r0
     276:	468a      	mov	sl, r1
     278:	2b00      	cmp	r3, #0
     27a:	d17f      	bne.n	37c <CONFIG_PM_PARTITION_SIZE_PROVISION+0xfc>
     27c:	428a      	cmp	r2, r1
     27e:	4617      	mov	r7, r2
     280:	d941      	bls.n	306 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x86>
     282:	fab2 f282 	clz	r2, r2
     286:	b14a      	cbz	r2, 29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     288:	f1c2 0120 	rsb	r1, r2, #32
     28c:	fa05 f302 	lsl.w	r3, r5, r2
     290:	4097      	lsls	r7, r2
     292:	4094      	lsls	r4, r2
     294:	fa20 f101 	lsr.w	r1, r0, r1
     298:	ea41 0a03 	orr.w	sl, r1, r3
     29c:	ea4f 4817 	mov.w	r8, r7, lsr #16
     2a0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
     2a4:	fa1f f987 	uxth.w	r9, r7
     2a8:	fbba fef8 	udiv	lr, sl, r8
     2ac:	fb08 a31e 	mls	r3, r8, lr, sl
     2b0:	fb0e f109 	mul.w	r1, lr, r9
     2b4:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
     2b8:	4299      	cmp	r1, r3
     2ba:	d906      	bls.n	2ca <CONFIG_PM_PARTITION_SIZE_PROVISION+0x4a>
     2bc:	18fb      	adds	r3, r7, r3
     2be:	d202      	bcs.n	2c6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x46>
     2c0:	4299      	cmp	r1, r3
     2c2:	f200 8124 	bhi.w	50e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x26>
     2c6:	f10e 3eff 	add.w	lr, lr, #4294967295
     2ca:	1a59      	subs	r1, r3, r1
     2cc:	b2a3      	uxth	r3, r4
     2ce:	fbb1 f0f8 	udiv	r0, r1, r8
     2d2:	fb08 1110 	mls	r1, r8, r0, r1
     2d6:	fb00 f909 	mul.w	r9, r0, r9
     2da:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     2de:	45a1      	cmp	r9, r4
     2e0:	d905      	bls.n	2ee <CONFIG_PM_PARTITION_SIZE_PROVISION+0x6e>
     2e2:	193c      	adds	r4, r7, r4
     2e4:	d202      	bcs.n	2ec <CONFIG_PM_PARTITION_SIZE_PROVISION+0x6c>
     2e6:	45a1      	cmp	r9, r4
     2e8:	f200 810e 	bhi.w	508 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20>
     2ec:	3801      	subs	r0, #1
     2ee:	eba4 0409 	sub.w	r4, r4, r9
     2f2:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     2f6:	2100      	movs	r1, #0
     2f8:	b11e      	cbz	r6, 302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     2fa:	40d4      	lsrs	r4, r2
     2fc:	2300      	movs	r3, #0
     2fe:	e9c6 4300 	strd	r4, r3, [r6]
     302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     306:	b902      	cbnz	r2, 30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
     308:	deff      	udf	#255	; 0xff
     30a:	fab2 f282 	clz	r2, r2
     30e:	2a00      	cmp	r2, #0
     310:	d14f      	bne.n	3b2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x132>
     312:	1bcb      	subs	r3, r1, r7
     314:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     318:	fa1f f887 	uxth.w	r8, r7
     31c:	2101      	movs	r1, #1
     31e:	0c25      	lsrs	r5, r4, #16
     320:	fbb3 fcfe 	udiv	ip, r3, lr
     324:	fb0e 301c 	mls	r0, lr, ip, r3
     328:	462b      	mov	r3, r5
     32a:	fb08 f90c 	mul.w	r9, r8, ip
     32e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
     332:	45a9      	cmp	r9, r5
     334:	d90a      	bls.n	34c <CONFIG_PM_PARTITION_SIZE_PROVISION+0xcc>
     336:	197d      	adds	r5, r7, r5
     338:	bf2c      	ite	cs
     33a:	2301      	movcs	r3, #1
     33c:	2300      	movcc	r3, #0
     33e:	45a9      	cmp	r9, r5
     340:	d902      	bls.n	348 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xc8>
     342:	2b00      	cmp	r3, #0
     344:	f000 80d9 	beq.w	4fa <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12>
     348:	f10c 3cff 	add.w	ip, ip, #4294967295
     34c:	eba5 0509 	sub.w	r5, r5, r9
     350:	b2a3      	uxth	r3, r4
     352:	fbb5 f0fe 	udiv	r0, r5, lr
     356:	fb0e 5510 	mls	r5, lr, r0, r5
     35a:	fb08 f800 	mul.w	r8, r8, r0
     35e:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     362:	45a0      	cmp	r8, r4
     364:	d905      	bls.n	372 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf2>
     366:	193c      	adds	r4, r7, r4
     368:	d202      	bcs.n	370 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf0>
     36a:	45a0      	cmp	r8, r4
     36c:	f200 80c9 	bhi.w	502 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1a>
     370:	3801      	subs	r0, #1
     372:	eba4 0408 	sub.w	r4, r4, r8
     376:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     37a:	e7bd      	b.n	2f8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x78>
     37c:	428b      	cmp	r3, r1
     37e:	d908      	bls.n	392 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x112>
     380:	2e00      	cmp	r6, #0
     382:	f000 80b1 	beq.w	4e8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE>
     386:	2100      	movs	r1, #0
     388:	e9c6 0500 	strd	r0, r5, [r6]
     38c:	4608      	mov	r0, r1
     38e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     392:	fab3 f183 	clz	r1, r3
     396:	2900      	cmp	r1, #0
     398:	d146      	bne.n	428 <CONFIG_FLASH_SIZE+0x28>
     39a:	42ab      	cmp	r3, r5
     39c:	f0c0 80a7 	bcc.w	4ee <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6>
     3a0:	4282      	cmp	r2, r0
     3a2:	f240 80a4 	bls.w	4ee <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6>
     3a6:	4608      	mov	r0, r1
     3a8:	2e00      	cmp	r6, #0
     3aa:	d0aa      	beq.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     3ac:	e9c6 4a00 	strd	r4, sl, [r6]
     3b0:	e7a7      	b.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     3b2:	f1c2 0020 	rsb	r0, r2, #32
     3b6:	4097      	lsls	r7, r2
     3b8:	fa01 f302 	lsl.w	r3, r1, r2
     3bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     3c0:	40c1      	lsrs	r1, r0
     3c2:	fa24 f500 	lsr.w	r5, r4, r0
     3c6:	fa1f f887 	uxth.w	r8, r7
     3ca:	4094      	lsls	r4, r2
     3cc:	431d      	orrs	r5, r3
     3ce:	fbb1 f0fe 	udiv	r0, r1, lr
     3d2:	0c2b      	lsrs	r3, r5, #16
     3d4:	fb0e 1110 	mls	r1, lr, r0, r1
     3d8:	fb00 fc08 	mul.w	ip, r0, r8
     3dc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     3e0:	459c      	cmp	ip, r3
     3e2:	d909      	bls.n	3f8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x178>
     3e4:	18fb      	adds	r3, r7, r3
     3e6:	bf2c      	ite	cs
     3e8:	2101      	movcs	r1, #1
     3ea:	2100      	movcc	r1, #0
     3ec:	459c      	cmp	ip, r3
     3ee:	d902      	bls.n	3f6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x176>
     3f0:	2900      	cmp	r1, #0
     3f2:	f000 8095 	beq.w	520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>
     3f6:	3801      	subs	r0, #1
     3f8:	eba3 030c 	sub.w	r3, r3, ip
     3fc:	b2ad      	uxth	r5, r5
     3fe:	fbb3 f1fe 	udiv	r1, r3, lr
     402:	fb0e 3311 	mls	r3, lr, r1, r3
     406:	fb01 fc08 	mul.w	ip, r1, r8
     40a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     40e:	45ac      	cmp	ip, r5
     410:	d905      	bls.n	41e <CONFIG_FLASH_SIZE+0x1e>
     412:	197d      	adds	r5, r7, r5
     414:	d202      	bcs.n	41c <CONFIG_FLASH_SIZE+0x1c>
     416:	45ac      	cmp	ip, r5
     418:	f200 8089 	bhi.w	52e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x46>
     41c:	3901      	subs	r1, #1
     41e:	eba5 030c 	sub.w	r3, r5, ip
     422:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     426:	e77a      	b.n	31e <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9e>
     428:	f1c1 0420 	rsb	r4, r1, #32
     42c:	408b      	lsls	r3, r1
     42e:	fa02 f701 	lsl.w	r7, r2, r1
     432:	fa05 fc01 	lsl.w	ip, r5, r1
     436:	40e2      	lsrs	r2, r4
     438:	fa20 f804 	lsr.w	r8, r0, r4
     43c:	40e5      	lsrs	r5, r4
     43e:	fa00 fe01 	lsl.w	lr, r0, r1
     442:	4313      	orrs	r3, r2
     444:	ea48 020c 	orr.w	r2, r8, ip
     448:	ea4f 4813 	mov.w	r8, r3, lsr #16
     44c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
     450:	fa1f f983 	uxth.w	r9, r3
     454:	fbb5 faf8 	udiv	sl, r5, r8
     458:	fb08 551a 	mls	r5, r8, sl, r5
     45c:	fb0a f009 	mul.w	r0, sl, r9
     460:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
     464:	4560      	cmp	r0, ip
     466:	d90a      	bls.n	47e <CONFIG_FLASH_SIZE+0x7e>
     468:	eb13 0c0c 	adds.w	ip, r3, ip
     46c:	bf2c      	ite	cs
     46e:	2501      	movcs	r5, #1
     470:	2500      	movcc	r5, #0
     472:	4560      	cmp	r0, ip
     474:	d901      	bls.n	47a <CONFIG_FLASH_SIZE+0x7a>
     476:	2d00      	cmp	r5, #0
     478:	d055      	beq.n	526 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3e>
     47a:	f10a 3aff 	add.w	sl, sl, #4294967295
     47e:	ebac 0c00 	sub.w	ip, ip, r0
     482:	b292      	uxth	r2, r2
     484:	fbbc f0f8 	udiv	r0, ip, r8
     488:	fb08 cc10 	mls	ip, r8, r0, ip
     48c:	fb00 f909 	mul.w	r9, r0, r9
     490:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
     494:	45e1      	cmp	r9, ip
     496:	d905      	bls.n	4a4 <CONFIG_FLASH_SIZE+0xa4>
     498:	eb13 0c0c 	adds.w	ip, r3, ip
     49c:	d201      	bcs.n	4a2 <CONFIG_FLASH_SIZE+0xa2>
     49e:	45e1      	cmp	r9, ip
     4a0:	d83b      	bhi.n	51a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x32>
     4a2:	3801      	subs	r0, #1
     4a4:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     4a8:	ebac 0c09 	sub.w	ip, ip, r9
     4ac:	fba0 8907 	umull	r8, r9, r0, r7
     4b0:	45cc      	cmp	ip, r9
     4b2:	4645      	mov	r5, r8
     4b4:	464a      	mov	r2, r9
     4b6:	d302      	bcc.n	4be <CONFIG_FLASH_SIZE+0xbe>
     4b8:	d106      	bne.n	4c8 <CONFIG_FLASH_SIZE+0xc8>
     4ba:	45c6      	cmp	lr, r8
     4bc:	d204      	bcs.n	4c8 <CONFIG_FLASH_SIZE+0xc8>
     4be:	3801      	subs	r0, #1
     4c0:	ebb8 0507 	subs.w	r5, r8, r7
     4c4:	eb69 0203 	sbc.w	r2, r9, r3
     4c8:	b32e      	cbz	r6, 516 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2e>
     4ca:	ebbe 0305 	subs.w	r3, lr, r5
     4ce:	eb6c 0c02 	sbc.w	ip, ip, r2
     4d2:	fa23 f201 	lsr.w	r2, r3, r1
     4d6:	fa0c f404 	lsl.w	r4, ip, r4
     4da:	fa2c f301 	lsr.w	r3, ip, r1
     4de:	2100      	movs	r1, #0
     4e0:	4314      	orrs	r4, r2
     4e2:	e9c6 4300 	strd	r4, r3, [r6]
     4e6:	e70c      	b.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     4e8:	4631      	mov	r1, r6
     4ea:	4630      	mov	r0, r6
     4ec:	e709      	b.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     4ee:	1a84      	subs	r4, r0, r2
     4f0:	eb65 0303 	sbc.w	r3, r5, r3
     4f4:	2001      	movs	r0, #1
     4f6:	469a      	mov	sl, r3
     4f8:	e756      	b.n	3a8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x128>
     4fa:	f1ac 0c02 	sub.w	ip, ip, #2
     4fe:	443d      	add	r5, r7
     500:	e724      	b.n	34c <CONFIG_PM_PARTITION_SIZE_PROVISION+0xcc>
     502:	3802      	subs	r0, #2
     504:	443c      	add	r4, r7
     506:	e734      	b.n	372 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf2>
     508:	3802      	subs	r0, #2
     50a:	443c      	add	r4, r7
     50c:	e6ef      	b.n	2ee <CONFIG_PM_PARTITION_SIZE_PROVISION+0x6e>
     50e:	f1ae 0e02 	sub.w	lr, lr, #2
     512:	443b      	add	r3, r7
     514:	e6d9      	b.n	2ca <CONFIG_PM_PARTITION_SIZE_PROVISION+0x4a>
     516:	4631      	mov	r1, r6
     518:	e6f3      	b.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     51a:	3802      	subs	r0, #2
     51c:	449c      	add	ip, r3
     51e:	e7c1      	b.n	4a4 <CONFIG_FLASH_SIZE+0xa4>
     520:	3802      	subs	r0, #2
     522:	443b      	add	r3, r7
     524:	e768      	b.n	3f8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x178>
     526:	f1aa 0a02 	sub.w	sl, sl, #2
     52a:	449c      	add	ip, r3
     52c:	e7a7      	b.n	47e <CONFIG_FLASH_SIZE+0x7e>
     52e:	3902      	subs	r1, #2
     530:	443d      	add	r5, r7
     532:	e774      	b.n	41e <CONFIG_FLASH_SIZE+0x1e>

00000534 <__aeabi_idiv0>:
     534:	4770      	bx	lr
     536:	bf00      	nop

00000538 <__gnu_cmse_nonsecure_call>:
     538:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
     53c:	4627      	mov	r7, r4
     53e:	46a0      	mov	r8, r4
     540:	46a1      	mov	r9, r4
     542:	46a2      	mov	sl, r4
     544:	46a3      	mov	fp, r4
     546:	46a4      	mov	ip, r4
     548:	b0a2      	sub	sp, #136	; 0x88
     54a:	ec2d 0a00 	vlstm	sp
     54e:	f384 8800 	msr	CPSR_f, r4
     552:	4625      	mov	r5, r4
     554:	4626      	mov	r6, r4
     556:	47a4      	blxns	r4
     558:	ec3d 0a00 	vlldm	sp
     55c:	b022      	add	sp, #136	; 0x88
     55e:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}
	...

00000564 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     564:	680b      	ldr	r3, [r1, #0]
     566:	3301      	adds	r3, #1
     568:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     56a:	4b01      	ldr	r3, [pc, #4]	; (570 <char_out+0xc>)
     56c:	681b      	ldr	r3, [r3, #0]
     56e:	4718      	bx	r3
     570:	20000000 	.word	0x20000000

00000574 <__printk_hook_install>:
	_char_out = fn;
     574:	4b01      	ldr	r3, [pc, #4]	; (57c <__printk_hook_install+0x8>)
     576:	6018      	str	r0, [r3, #0]
}
     578:	4770      	bx	lr
     57a:	bf00      	nop
     57c:	20000000 	.word	0x20000000

00000580 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
     580:	b507      	push	{r0, r1, r2, lr}
     582:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
     584:	2100      	movs	r1, #0
{
     586:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
     588:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
     58a:	4803      	ldr	r0, [pc, #12]	; (598 <vprintk+0x18>)
     58c:	a901      	add	r1, sp, #4
     58e:	f000 f805 	bl	59c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
     592:	b003      	add	sp, #12
     594:	f85d fb04 	ldr.w	pc, [sp], #4
     598:	00000565 	.word	0x00000565

0000059c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     59c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5a0:	468b      	mov	fp, r1
     5a2:	4692      	mov	sl, r2
     5a4:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     5a6:	2500      	movs	r5, #0
{
     5a8:	b091      	sub	sp, #68	; 0x44
     5aa:	9002      	str	r0, [sp, #8]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     5ac:	f89a 0000 	ldrb.w	r0, [sl]
     5b0:	b908      	cbnz	r0, 5b6 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     5b2:	4628      	mov	r0, r5
     5b4:	e35e      	b.n	c74 <CONFIG_ISR_STACK_SIZE+0x474>
		if (*fp != '%') {
     5b6:	2825      	cmp	r0, #37	; 0x25
     5b8:	f10a 0701 	add.w	r7, sl, #1
     5bc:	d007      	beq.n	5ce <cbvprintf+0x32>
			OUTC('%');
     5be:	4659      	mov	r1, fp
     5c0:	9b02      	ldr	r3, [sp, #8]
     5c2:	4798      	blx	r3
     5c4:	2800      	cmp	r0, #0
     5c6:	f2c0 8355 	blt.w	c74 <CONFIG_ISR_STACK_SIZE+0x474>
     5ca:	3501      	adds	r5, #1
			break;
     5cc:	e210      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
		} state = {
     5ce:	2218      	movs	r2, #24
     5d0:	2100      	movs	r1, #0
     5d2:	a80a      	add	r0, sp, #40	; 0x28
     5d4:	f007 fcab 	bl	7f2e <memset>
	if (*sp == '%') {
     5d8:	f89a 3001 	ldrb.w	r3, [sl, #1]
     5dc:	2b25      	cmp	r3, #37	; 0x25
     5de:	d078      	beq.n	6d2 <cbvprintf+0x136>
     5e0:	2200      	movs	r2, #0
     5e2:	4694      	mov	ip, r2
     5e4:	4616      	mov	r6, r2
     5e6:	4696      	mov	lr, r2
     5e8:	4610      	mov	r0, r2
     5ea:	4639      	mov	r1, r7
		switch (*sp) {
     5ec:	f817 3b01 	ldrb.w	r3, [r7], #1
     5f0:	2b2b      	cmp	r3, #43	; 0x2b
     5f2:	f000 809d 	beq.w	730 <cbvprintf+0x194>
     5f6:	f200 8094 	bhi.w	722 <cbvprintf+0x186>
     5fa:	2b20      	cmp	r3, #32
     5fc:	f000 809b 	beq.w	736 <cbvprintf+0x19a>
     600:	2b23      	cmp	r3, #35	; 0x23
     602:	f000 809a 	beq.w	73a <cbvprintf+0x19e>
     606:	b128      	cbz	r0, 614 <cbvprintf+0x78>
     608:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     60c:	f040 0004 	orr.w	r0, r0, #4
     610:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     614:	f1be 0f00 	cmp.w	lr, #0
     618:	d005      	beq.n	626 <cbvprintf+0x8a>
     61a:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     61e:	f040 0008 	orr.w	r0, r0, #8
     622:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     626:	b12e      	cbz	r6, 634 <cbvprintf+0x98>
     628:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     62c:	f040 0010 	orr.w	r0, r0, #16
     630:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     634:	f1bc 0f00 	cmp.w	ip, #0
     638:	d005      	beq.n	646 <cbvprintf+0xaa>
     63a:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     63e:	f040 0020 	orr.w	r0, r0, #32
     642:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     646:	b12a      	cbz	r2, 654 <cbvprintf+0xb8>
     648:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     64c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     650:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     654:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     658:	f002 0044 	and.w	r0, r2, #68	; 0x44
     65c:	2844      	cmp	r0, #68	; 0x44
     65e:	d103      	bne.n	668 <cbvprintf+0xcc>
		conv->flag_zero = false;
     660:	f36f 1286 	bfc	r2, #6, #1
     664:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     668:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     66c:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     66e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     672:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     676:	d17b      	bne.n	770 <cbvprintf+0x1d4>
		conv->width_star = true;
     678:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     67c:	1c4b      	adds	r3, r1, #1
     67e:	f042 0201 	orr.w	r2, r2, #1
     682:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     686:	781a      	ldrb	r2, [r3, #0]
     688:	2a2e      	cmp	r2, #46	; 0x2e
     68a:	bf0c      	ite	eq
     68c:	2101      	moveq	r1, #1
     68e:	2100      	movne	r1, #0
     690:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     694:	f361 0241 	bfi	r2, r1, #1, #1
     698:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     69c:	d174      	bne.n	788 <cbvprintf+0x1ec>
	if (*sp == '*') {
     69e:	785a      	ldrb	r2, [r3, #1]
     6a0:	2a2a      	cmp	r2, #42	; 0x2a
     6a2:	d06a      	beq.n	77a <cbvprintf+0x1de>
	size_t val = 0;
     6a4:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     6a6:	260a      	movs	r6, #10
     6a8:	3301      	adds	r3, #1
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     6aa:	4618      	mov	r0, r3
     6ac:	f810 2b01 	ldrb.w	r2, [r0], #1
     6b0:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     6b4:	2f09      	cmp	r7, #9
     6b6:	f240 808e 	bls.w	7d6 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
     6ba:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     6be:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     6c0:	f3c2 0040 	ubfx	r0, r2, #1, #1
     6c4:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     6c8:	f361 0241 	bfi	r2, r1, #1, #1
     6cc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     6d0:	e05a      	b.n	788 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
     6d2:	f10a 0702 	add.w	r7, sl, #2
     6d6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     6da:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     6de:	07d9      	lsls	r1, r3, #31
     6e0:	f140 8149 	bpl.w	976 <CONFIG_ISR_STACK_SIZE+0x176>
			width = va_arg(ap, int);
     6e4:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     6e8:	f1b9 0f00 	cmp.w	r9, #0
     6ec:	da07      	bge.n	6fe <cbvprintf+0x162>
				conv->flag_dash = true;
     6ee:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				width = -width;
     6f2:	f1c9 0900 	rsb	r9, r9, #0
				conv->flag_dash = true;
     6f6:	f042 0204 	orr.w	r2, r2, #4
     6fa:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
		if (conv->prec_star) {
     6fe:	075a      	lsls	r2, r3, #29
     700:	f140 8142 	bpl.w	988 <CONFIG_ISR_STACK_SIZE+0x188>
			int arg = va_arg(ap, int);
     704:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     708:	f1b8 0f00 	cmp.w	r8, #0
     70c:	f280 8141 	bge.w	992 <CONFIG_ISR_STACK_SIZE+0x192>
				conv->prec_present = false;
     710:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     714:	f36f 0341 	bfc	r3, #1, #1
     718:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     71c:	f04f 38ff 	mov.w	r8, #4294967295
     720:	e137      	b.n	992 <CONFIG_ISR_STACK_SIZE+0x192>
		switch (*sp) {
     722:	2b2d      	cmp	r3, #45	; 0x2d
     724:	d00c      	beq.n	740 <cbvprintf+0x1a4>
     726:	2b30      	cmp	r3, #48	; 0x30
     728:	f47f af6d 	bne.w	606 <cbvprintf+0x6a>
			conv->flag_zero = true;
     72c:	2201      	movs	r2, #1
	} while (loop);
     72e:	e75c      	b.n	5ea <cbvprintf+0x4e>
			conv->flag_plus = true;
     730:	f04f 0e01 	mov.w	lr, #1
     734:	e759      	b.n	5ea <cbvprintf+0x4e>
			conv->flag_space = true;
     736:	2601      	movs	r6, #1
     738:	e757      	b.n	5ea <cbvprintf+0x4e>
			conv->flag_hash = true;
     73a:	f04f 0c01 	mov.w	ip, #1
     73e:	e754      	b.n	5ea <cbvprintf+0x4e>
		switch (*sp) {
     740:	2001      	movs	r0, #1
     742:	e752      	b.n	5ea <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     744:	4633      	mov	r3, r6
     746:	fb0c 0202 	mla	r2, ip, r2, r0
     74a:	3a30      	subs	r2, #48	; 0x30
     74c:	461e      	mov	r6, r3
     74e:	f816 0b01 	ldrb.w	r0, [r6], #1
     752:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     756:	2f09      	cmp	r7, #9
     758:	d9f4      	bls.n	744 <cbvprintf+0x1a8>
	if (sp != wp) {
     75a:	4299      	cmp	r1, r3
     75c:	d093      	beq.n	686 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     75e:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     762:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     764:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     766:	f362 0141 	bfi	r1, r2, #1, #1
     76a:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     76e:	e78a      	b.n	686 <cbvprintf+0xea>
     770:	460b      	mov	r3, r1
	size_t val = 0;
     772:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     774:	f04f 0c0a 	mov.w	ip, #10
     778:	e7e8      	b.n	74c <cbvprintf+0x1b0>
		conv->prec_star = true;
     77a:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     77e:	3302      	adds	r3, #2
		conv->prec_star = true;
     780:	f042 0204 	orr.w	r2, r2, #4
     784:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	switch (*sp) {
     788:	461f      	mov	r7, r3
     78a:	f817 2b01 	ldrb.w	r2, [r7], #1
     78e:	2a6c      	cmp	r2, #108	; 0x6c
     790:	d041      	beq.n	816 <CONFIG_ISR_STACK_SIZE+0x16>
     792:	d825      	bhi.n	7e0 <cbvprintf+0x244>
     794:	2a68      	cmp	r2, #104	; 0x68
     796:	d02b      	beq.n	7f0 <cbvprintf+0x254>
     798:	2a6a      	cmp	r2, #106	; 0x6a
     79a:	d046      	beq.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     79c:	2a4c      	cmp	r2, #76	; 0x4c
     79e:	d04c      	beq.n	83a <CONFIG_ISR_STACK_SIZE+0x3a>
     7a0:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     7a2:	f817 2b01 	ldrb.w	r2, [r7], #1
     7a6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	switch (conv->specifier) {
     7aa:	2a78      	cmp	r2, #120	; 0x78
	conv->specifier = *sp++;
     7ac:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     7b0:	f200 80d9 	bhi.w	966 <CONFIG_ISR_STACK_SIZE+0x166>
     7b4:	2a57      	cmp	r2, #87	; 0x57
     7b6:	d84d      	bhi.n	854 <CONFIG_ISR_STACK_SIZE+0x54>
     7b8:	2a41      	cmp	r2, #65	; 0x41
     7ba:	d003      	beq.n	7c4 <cbvprintf+0x228>
     7bc:	3a45      	subs	r2, #69	; 0x45
     7be:	2a02      	cmp	r2, #2
     7c0:	f200 80d1 	bhi.w	966 <CONFIG_ISR_STACK_SIZE+0x166>
		conv->specifier_cat = SPECIFIER_FP;
     7c4:	2204      	movs	r2, #4
     7c6:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     7ca:	f362 0302 	bfi	r3, r2, #0, #3
     7ce:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     7d2:	2301      	movs	r3, #1
			break;
     7d4:	e09e      	b.n	914 <CONFIG_ISR_STACK_SIZE+0x114>
		val = 10U * val + *sp++ - '0';
     7d6:	fb06 2101 	mla	r1, r6, r1, r2
     7da:	4603      	mov	r3, r0
     7dc:	3930      	subs	r1, #48	; 0x30
     7de:	e764      	b.n	6aa <cbvprintf+0x10e>
	switch (*sp) {
     7e0:	2a74      	cmp	r2, #116	; 0x74
     7e2:	d026      	beq.n	832 <CONFIG_ISR_STACK_SIZE+0x32>
     7e4:	2a7a      	cmp	r2, #122	; 0x7a
     7e6:	d1db      	bne.n	7a0 <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
     7e8:	2206      	movs	r2, #6
     7ea:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     7ee:	e00d      	b.n	80c <CONFIG_ISR_STACK_SIZE+0xc>
		if (*++sp == 'h') {
     7f0:	785a      	ldrb	r2, [r3, #1]
     7f2:	2a68      	cmp	r2, #104	; 0x68
     7f4:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     7f8:	d106      	bne.n	808 <CONFIG_ISR_STACK_SIZE+0x8>
			conv->length_mod = LENGTH_HH;
     7fa:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     7fc:	f361 02c6 	bfi	r2, r1, #3, #4
     800:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     804:	1c9f      	adds	r7, r3, #2
     806:	e7cc      	b.n	7a2 <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
     808:	4613      	mov	r3, r2
     80a:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     80c:	f362 03c6 	bfi	r3, r2, #3, #4
     810:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     814:	e7c5      	b.n	7a2 <cbvprintf+0x206>
		if (*++sp == 'l') {
     816:	785a      	ldrb	r2, [r3, #1]
     818:	2a6c      	cmp	r2, #108	; 0x6c
     81a:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     81e:	d101      	bne.n	824 <CONFIG_ISR_STACK_SIZE+0x24>
			conv->length_mod = LENGTH_LL;
     820:	2104      	movs	r1, #4
     822:	e7eb      	b.n	7fc <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
     824:	4613      	mov	r3, r2
     826:	2203      	movs	r2, #3
     828:	e7f0      	b.n	80c <CONFIG_ISR_STACK_SIZE+0xc>
		conv->length_mod = LENGTH_J;
     82a:	2205      	movs	r2, #5
     82c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     830:	e7ec      	b.n	80c <CONFIG_ISR_STACK_SIZE+0xc>
		conv->length_mod = LENGTH_T;
     832:	2207      	movs	r2, #7
     834:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     838:	e7e8      	b.n	80c <CONFIG_ISR_STACK_SIZE+0xc>
		conv->unsupported = true;
     83a:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     83e:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     842:	f023 0302 	bic.w	r3, r3, #2
     846:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     84a:	f043 0302 	orr.w	r3, r3, #2
     84e:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     852:	e7a6      	b.n	7a2 <cbvprintf+0x206>
     854:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     858:	2920      	cmp	r1, #32
     85a:	f200 8084 	bhi.w	966 <CONFIG_ISR_STACK_SIZE+0x166>
     85e:	a001      	add	r0, pc, #4	; (adr r0, 864 <CONFIG_ISR_STACK_SIZE+0x64>)
     860:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     864:	00000929 	.word	0x00000929
     868:	00000967 	.word	0x00000967
     86c:	00000967 	.word	0x00000967
     870:	00000967 	.word	0x00000967
     874:	00000967 	.word	0x00000967
     878:	00000967 	.word	0x00000967
     87c:	00000967 	.word	0x00000967
     880:	00000967 	.word	0x00000967
     884:	00000967 	.word	0x00000967
     888:	000007c5 	.word	0x000007c5
     88c:	00000967 	.word	0x00000967
     890:	00000929 	.word	0x00000929
     894:	000008e9 	.word	0x000008e9
     898:	000007c5 	.word	0x000007c5
     89c:	000007c5 	.word	0x000007c5
     8a0:	000007c5 	.word	0x000007c5
     8a4:	00000967 	.word	0x00000967
     8a8:	000008e9 	.word	0x000008e9
     8ac:	00000967 	.word	0x00000967
     8b0:	00000967 	.word	0x00000967
     8b4:	00000967 	.word	0x00000967
     8b8:	00000967 	.word	0x00000967
     8bc:	00000931 	.word	0x00000931
     8c0:	00000929 	.word	0x00000929
     8c4:	0000094d 	.word	0x0000094d
     8c8:	00000967 	.word	0x00000967
     8cc:	00000967 	.word	0x00000967
     8d0:	0000094d 	.word	0x0000094d
     8d4:	00000967 	.word	0x00000967
     8d8:	00000929 	.word	0x00000929
     8dc:	00000967 	.word	0x00000967
     8e0:	00000967 	.word	0x00000967
     8e4:	00000929 	.word	0x00000929
		conv->specifier_cat = SPECIFIER_SINT;
     8e8:	2001      	movs	r0, #1
     8ea:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     8ee:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     8f2:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     8f6:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     8f8:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     8fc:	bf02      	ittt	eq
     8fe:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     902:	f041 0101 	orreq.w	r1, r1, #1
     906:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     90a:	2a63      	cmp	r2, #99	; 0x63
     90c:	d131      	bne.n	972 <CONFIG_ISR_STACK_SIZE+0x172>
			unsupported = (conv->length_mod != LENGTH_NONE);
     90e:	3b00      	subs	r3, #0
     910:	bf18      	it	ne
     912:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     914:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     918:	f3c2 0140 	ubfx	r1, r2, #1, #1
     91c:	430b      	orrs	r3, r1
     91e:	f363 0241 	bfi	r2, r3, #1, #1
     922:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     926:	e6d8      	b.n	6da <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
     928:	2002      	movs	r0, #2
     92a:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     92e:	e7de      	b.n	8ee <CONFIG_ISR_STACK_SIZE+0xee>
		conv->specifier_cat = SPECIFIER_PTR;
     930:	2103      	movs	r1, #3
     932:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     936:	f003 0378 	and.w	r3, r3, #120	; 0x78
     93a:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     93e:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     942:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     944:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     948:	4143      	adcs	r3, r0
     94a:	e7e3      	b.n	914 <CONFIG_ISR_STACK_SIZE+0x114>
		conv->specifier_cat = SPECIFIER_PTR;
     94c:	2103      	movs	r1, #3
     94e:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     952:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     956:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
     95a:	bf14      	ite	ne
     95c:	2301      	movne	r3, #1
     95e:	2300      	moveq	r3, #0
		conv->specifier_cat = SPECIFIER_PTR;
     960:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     964:	e7d6      	b.n	914 <CONFIG_ISR_STACK_SIZE+0x114>
		conv->invalid = true;
     966:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     96a:	f043 0301 	orr.w	r3, r3, #1
     96e:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     972:	2300      	movs	r3, #0
     974:	e7ce      	b.n	914 <CONFIG_ISR_STACK_SIZE+0x114>
		} else if (conv->width_present) {
     976:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     97a:	2a00      	cmp	r2, #0
		int width = -1;
     97c:	bfac      	ite	ge
     97e:	f04f 39ff 	movge.w	r9, #4294967295
			width = conv->width_value;
     982:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
     986:	e6ba      	b.n	6fe <cbvprintf+0x162>
		} else if (conv->prec_present) {
     988:	079b      	lsls	r3, r3, #30
     98a:	f57f aec7 	bpl.w	71c <cbvprintf+0x180>
			precision = conv->prec_value;
     98e:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
		conv->pad0_value = 0;
     992:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     994:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     998:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
			= (enum length_mod_enum)conv->length_mod;
     99c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		enum specifier_cat_enum specifier_cat
     9a0:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     9a4:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     9a6:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     9aa:	d136      	bne.n	a1a <CONFIG_ISR_STACK_SIZE+0x21a>
			switch (length_mod) {
     9ac:	1ed3      	subs	r3, r2, #3
     9ae:	2b04      	cmp	r3, #4
     9b0:	d820      	bhi.n	9f4 <CONFIG_ISR_STACK_SIZE+0x1f4>
     9b2:	e8df f003 	tbb	[pc, r3]
     9b6:	0703      	.short	0x0703
     9b8:	1f07      	.short	0x1f07
     9ba:	1f          	.byte	0x1f
     9bb:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     9bc:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
     9c0:	17c1      	asrs	r1, r0, #31
     9c2:	e004      	b.n	9ce <CONFIG_ISR_STACK_SIZE+0x1ce>
					(sint_value_type)va_arg(ap, intmax_t);
     9c4:	3407      	adds	r4, #7
     9c6:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     9ca:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
     9ce:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     9d2:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     9d6:	f013 0603 	ands.w	r6, r3, #3
     9da:	d054      	beq.n	a86 <CONFIG_ISR_STACK_SIZE+0x286>
			OUTS(sp, fp);
     9dc:	463b      	mov	r3, r7
     9de:	4652      	mov	r2, sl
     9e0:	4659      	mov	r1, fp
     9e2:	9802      	ldr	r0, [sp, #8]
     9e4:	f007 f9d2 	bl	7d8c <outs>
     9e8:	2800      	cmp	r0, #0
     9ea:	f2c0 8143 	blt.w	c74 <CONFIG_ISR_STACK_SIZE+0x474>
     9ee:	4405      	add	r5, r0
			continue;
     9f0:	46ba      	mov	sl, r7
     9f2:	e5db      	b.n	5ac <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     9f4:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
     9f8:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     9fa:	ea4f 71e0 	mov.w	r1, r0, asr #31
     9fe:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     a02:	d105      	bne.n	a10 <CONFIG_ISR_STACK_SIZE+0x210>
				value->uint = (unsigned char)value->uint;
     a04:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     a08:	930a      	str	r3, [sp, #40]	; 0x28
     a0a:	2300      	movs	r3, #0
     a0c:	930b      	str	r3, [sp, #44]	; 0x2c
     a0e:	e7e0      	b.n	9d2 <CONFIG_ISR_STACK_SIZE+0x1d2>
			} else if (length_mod == LENGTH_H) {
     a10:	2a02      	cmp	r2, #2
     a12:	d1de      	bne.n	9d2 <CONFIG_ISR_STACK_SIZE+0x1d2>
				value->sint = (short)value->sint;
     a14:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
     a18:	e7d2      	b.n	9c0 <CONFIG_ISR_STACK_SIZE+0x1c0>
		} else if (specifier_cat == SPECIFIER_UINT) {
     a1a:	2b02      	cmp	r3, #2
     a1c:	d123      	bne.n	a66 <CONFIG_ISR_STACK_SIZE+0x266>
			switch (length_mod) {
     a1e:	1ed3      	subs	r3, r2, #3
     a20:	2b04      	cmp	r3, #4
     a22:	d813      	bhi.n	a4c <CONFIG_ISR_STACK_SIZE+0x24c>
     a24:	e8df f003 	tbb	[pc, r3]
     a28:	120a0a03 	.word	0x120a0a03
     a2c:	12          	.byte	0x12
     a2d:	00          	.byte	0x00
				if ((!WCHAR_IS_SIGNED)
     a2e:	2100      	movs	r1, #0
					value->uint = (wchar_t)va_arg(ap,
     a30:	6820      	ldr	r0, [r4, #0]
     a32:	1d23      	adds	r3, r4, #4
     a34:	900a      	str	r0, [sp, #40]	; 0x28
     a36:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     a38:	461c      	mov	r4, r3
     a3a:	e7ca      	b.n	9d2 <CONFIG_ISR_STACK_SIZE+0x1d2>
					(uint_value_type)va_arg(ap,
     a3c:	3407      	adds	r4, #7
     a3e:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
     a42:	e8f3 0102 	ldrd	r0, r1, [r3], #8
     a46:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
     a4a:	e7f5      	b.n	a38 <CONFIG_ISR_STACK_SIZE+0x238>
					(uint_value_type)va_arg(ap, size_t);
     a4c:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     a50:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
     a52:	930a      	str	r3, [sp, #40]	; 0x28
     a54:	f04f 0300 	mov.w	r3, #0
     a58:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     a5a:	d0d3      	beq.n	a04 <CONFIG_ISR_STACK_SIZE+0x204>
			} else if (length_mod == LENGTH_H) {
     a5c:	2a02      	cmp	r2, #2
     a5e:	d1b8      	bne.n	9d2 <CONFIG_ISR_STACK_SIZE+0x1d2>
				value->uint = (unsigned short)value->uint;
     a60:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     a64:	e7d0      	b.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
		} else if (specifier_cat == SPECIFIER_FP) {
     a66:	2b04      	cmp	r3, #4
     a68:	d107      	bne.n	a7a <CONFIG_ISR_STACK_SIZE+0x27a>
			if (length_mod == LENGTH_UPPER_L) {
     a6a:	3407      	adds	r4, #7
     a6c:	f024 0407 	bic.w	r4, r4, #7
     a70:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
     a74:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
     a78:	e7ab      	b.n	9d2 <CONFIG_ISR_STACK_SIZE+0x1d2>
		} else if (specifier_cat == SPECIFIER_PTR) {
     a7a:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     a7c:	bf04      	itt	eq
     a7e:	f854 3b04 	ldreq.w	r3, [r4], #4
     a82:	930a      	streq	r3, [sp, #40]	; 0x28
     a84:	e7a5      	b.n	9d2 <CONFIG_ISR_STACK_SIZE+0x1d2>
		switch (conv->specifier) {
     a86:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     a8a:	2878      	cmp	r0, #120	; 0x78
     a8c:	d8b0      	bhi.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
     a8e:	2862      	cmp	r0, #98	; 0x62
     a90:	d822      	bhi.n	ad8 <CONFIG_ISR_STACK_SIZE+0x2d8>
     a92:	2825      	cmp	r0, #37	; 0x25
     a94:	f43f ad93 	beq.w	5be <cbvprintf+0x22>
     a98:	2858      	cmp	r0, #88	; 0x58
     a9a:	d1a9      	bne.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
			bps = encode_uint(value->uint, conv, buf, bpe);
     a9c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     aa0:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     aa4:	9300      	str	r3, [sp, #0]
     aa6:	aa0c      	add	r2, sp, #48	; 0x30
     aa8:	ab04      	add	r3, sp, #16
     aaa:	f007 f924 	bl	7cf6 <encode_uint>
     aae:	4682      	mov	sl, r0
			if (precision >= 0) {
     ab0:	f1b8 0f00 	cmp.w	r8, #0
     ab4:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     ab8:	db0c      	blt.n	ad4 <CONFIG_ISR_STACK_SIZE+0x2d4>
				conv->flag_zero = false;
     aba:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     abe:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     ac2:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     ac6:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     ac8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     acc:	d902      	bls.n	ad4 <CONFIG_ISR_STACK_SIZE+0x2d4>
					conv->pad0_value = precision - (int)len;
     ace:	eba8 0303 	sub.w	r3, r8, r3
     ad2:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     ad4:	4680      	mov	r8, r0
     ad6:	e03d      	b.n	b54 <CONFIG_ISR_STACK_SIZE+0x354>
     ad8:	3863      	subs	r0, #99	; 0x63
     ada:	2815      	cmp	r0, #21
     adc:	d888      	bhi.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
     ade:	a101      	add	r1, pc, #4	; (adr r1, ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>)
     ae0:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
     ae4:	00000b65 	.word	0x00000b65
     ae8:	00000bc9 	.word	0x00000bc9
     aec:	000009f1 	.word	0x000009f1
     af0:	000009f1 	.word	0x000009f1
     af4:	000009f1 	.word	0x000009f1
     af8:	000009f1 	.word	0x000009f1
     afc:	00000bc9 	.word	0x00000bc9
     b00:	000009f1 	.word	0x000009f1
     b04:	000009f1 	.word	0x000009f1
     b08:	000009f1 	.word	0x000009f1
     b0c:	000009f1 	.word	0x000009f1
     b10:	00000c27 	.word	0x00000c27
     b14:	00000bf5 	.word	0x00000bf5
     b18:	00000bf9 	.word	0x00000bf9
     b1c:	000009f1 	.word	0x000009f1
     b20:	000009f1 	.word	0x000009f1
     b24:	00000b3d 	.word	0x00000b3d
     b28:	000009f1 	.word	0x000009f1
     b2c:	00000bf5 	.word	0x00000bf5
     b30:	000009f1 	.word	0x000009f1
     b34:	000009f1 	.word	0x000009f1
     b38:	00000bf5 	.word	0x00000bf5
			if (precision >= 0) {
     b3c:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     b40:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     b44:	db0a      	blt.n	b5c <CONFIG_ISR_STACK_SIZE+0x35c>
				len = strnlen(bps, precision);
     b46:	4641      	mov	r1, r8
     b48:	4650      	mov	r0, sl
     b4a:	f007 f9b5 	bl	7eb8 <strnlen>
		char sign = 0;
     b4e:	2600      	movs	r6, #0
			bpe = bps + len;
     b50:	eb0a 0800 	add.w	r8, sl, r0
		if (bps == NULL) {
     b54:	f1ba 0f00 	cmp.w	sl, #0
     b58:	d10c      	bne.n	b74 <CONFIG_ISR_STACK_SIZE+0x374>
     b5a:	e749      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
				len = strlen(bps);
     b5c:	4650      	mov	r0, sl
     b5e:	f007 f9a4 	bl	7eaa <strlen>
     b62:	e7f4      	b.n	b4e <CONFIG_ISR_STACK_SIZE+0x34e>
			break;
     b64:	2600      	movs	r6, #0
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			bpe = buf + 1;
     b68:	f10d 0811 	add.w	r8, sp, #17
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     b6c:	f88d 3010 	strb.w	r3, [sp, #16]
			bps = buf;
     b70:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
     b74:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     b78:	b106      	cbz	r6, b7c <CONFIG_ISR_STACK_SIZE+0x37c>
			nj_len += 1U;
     b7a:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     b7c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     b80:	06d0      	lsls	r0, r2, #27
     b82:	d56b      	bpl.n	c5c <CONFIG_ISR_STACK_SIZE+0x45c>
			nj_len += 2U;
     b84:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     b86:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     b88:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     b8a:	bf48      	it	mi
     b8c:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     b8e:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     b90:	bf48      	it	mi
     b92:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     b94:	f1b9 0f00 	cmp.w	r9, #0
     b98:	dd79      	ble.n	c8e <CONFIG_ISR_STACK_SIZE+0x48e>
			if (!conv->flag_dash) {
     b9a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     b9e:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     ba2:	f3c2 0380 	ubfx	r3, r2, #2, #1
     ba6:	9303      	str	r3, [sp, #12]
     ba8:	0753      	lsls	r3, r2, #29
     baa:	d470      	bmi.n	c8e <CONFIG_ISR_STACK_SIZE+0x48e>
				if (conv->flag_zero) {
     bac:	0650      	lsls	r0, r2, #25
     bae:	d564      	bpl.n	c7a <CONFIG_ISR_STACK_SIZE+0x47a>
					if (sign != 0) {
     bb0:	b146      	cbz	r6, bc4 <CONFIG_ISR_STACK_SIZE+0x3c4>
						OUTC(sign);
     bb2:	4659      	mov	r1, fp
     bb4:	4630      	mov	r0, r6
     bb6:	9b02      	ldr	r3, [sp, #8]
     bb8:	4798      	blx	r3
     bba:	2800      	cmp	r0, #0
     bbc:	db5a      	blt.n	c74 <CONFIG_ISR_STACK_SIZE+0x474>
						sign = 0;
     bbe:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     bc0:	3501      	adds	r5, #1
						sign = 0;
     bc2:	461e      	mov	r6, r3
					pad = '0';
     bc4:	2330      	movs	r3, #48	; 0x30
     bc6:	e059      	b.n	c7c <CONFIG_ISR_STACK_SIZE+0x47c>
			if (conv->flag_plus) {
     bc8:	071e      	lsls	r6, r3, #28
     bca:	d411      	bmi.n	bf0 <CONFIG_ISR_STACK_SIZE+0x3f0>
				sign = ' ';
     bcc:	f013 0610 	ands.w	r6, r3, #16
     bd0:	bf18      	it	ne
     bd2:	2620      	movne	r6, #32
			sint = value->sint;
     bd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
     bd8:	2a00      	cmp	r2, #0
     bda:	f173 0100 	sbcs.w	r1, r3, #0
     bde:	f6bf af5d 	bge.w	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
				value->uint = (uint_value_type)-sint;
     be2:	4252      	negs	r2, r2
     be4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
				sign = '-';
     be8:	262d      	movs	r6, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
     bea:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
     bee:	e755      	b.n	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
				sign = '+';
     bf0:	262b      	movs	r6, #43	; 0x2b
     bf2:	e7ef      	b.n	bd4 <CONFIG_ISR_STACK_SIZE+0x3d4>
		switch (conv->specifier) {
     bf4:	2600      	movs	r6, #0
     bf6:	e751      	b.n	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
			if (value->ptr != NULL) {
     bf8:	980a      	ldr	r0, [sp, #40]	; 0x28
     bfa:	b348      	cbz	r0, c50 <CONFIG_ISR_STACK_SIZE+0x450>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     bfc:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     c00:	9300      	str	r3, [sp, #0]
     c02:	2100      	movs	r1, #0
     c04:	ab04      	add	r3, sp, #16
     c06:	aa0c      	add	r2, sp, #48	; 0x30
     c08:	f007 f875 	bl	7cf6 <encode_uint>
				conv->altform_0c = true;
     c0c:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c10:	4682      	mov	sl, r0
				conv->altform_0c = true;
     c12:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     c16:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     c1a:	f043 0310 	orr.w	r3, r3, #16
		char sign = 0;
     c1e:	2600      	movs	r6, #0
				conv->altform_0c = true;
     c20:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
				goto prec_int_pad0;
     c24:	e744      	b.n	ab0 <CONFIG_ISR_STACK_SIZE+0x2b0>
				store_count(conv, value->ptr, count);
     c26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     c28:	2a07      	cmp	r2, #7
     c2a:	f63f aee1 	bhi.w	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
     c2e:	e8df f002 	tbb	[pc, r2]
     c32:	040d      	.short	0x040d
     c34:	08080d06 	.word	0x08080d06
     c38:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
     c3a:	701d      	strb	r5, [r3, #0]
		break;
     c3c:	e6d8      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
		*(short *)dp = (short)count;
     c3e:	801d      	strh	r5, [r3, #0]
		break;
     c40:	e6d6      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
		*(intmax_t *)dp = (intmax_t)count;
     c42:	4628      	mov	r0, r5
     c44:	17e9      	asrs	r1, r5, #31
     c46:	e9c3 0100 	strd	r0, r1, [r3]
		break;
     c4a:	e6d1      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     c4c:	601d      	str	r5, [r3, #0]
		break;
     c4e:	e6cf      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
			bpe = bps + 5;
     c50:	f8df 80c4 	ldr.w	r8, [pc, #196]	; d18 <CONFIG_ISR_STACK_SIZE+0x518>
     c54:	4606      	mov	r6, r0
			bps = "(nil)";
     c56:	f1a8 0a05 	sub.w	sl, r8, #5
     c5a:	e78b      	b.n	b74 <CONFIG_ISR_STACK_SIZE+0x374>
		} else if (conv->altform_0) {
     c5c:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     c5e:	bf48      	it	mi
     c60:	3301      	addmi	r3, #1
     c62:	e790      	b.n	b86 <CONFIG_ISR_STACK_SIZE+0x386>
					OUTC(pad);
     c64:	4618      	mov	r0, r3
     c66:	9303      	str	r3, [sp, #12]
     c68:	4659      	mov	r1, fp
     c6a:	9b02      	ldr	r3, [sp, #8]
     c6c:	4798      	blx	r3
     c6e:	2800      	cmp	r0, #0
     c70:	9b03      	ldr	r3, [sp, #12]
     c72:	da04      	bge.n	c7e <CONFIG_ISR_STACK_SIZE+0x47e>
#undef OUTS
#undef OUTC
}
     c74:	b011      	add	sp, #68	; 0x44
     c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     c7a:	2320      	movs	r3, #32
     c7c:	444d      	add	r5, r9
     c7e:	464a      	mov	r2, r9
				while (width-- > 0) {
     c80:	2a00      	cmp	r2, #0
     c82:	eba5 0109 	sub.w	r1, r5, r9
     c86:	f109 39ff 	add.w	r9, r9, #4294967295
     c8a:	dceb      	bgt.n	c64 <CONFIG_ISR_STACK_SIZE+0x464>
     c8c:	460d      	mov	r5, r1
		if (sign != 0) {
     c8e:	b136      	cbz	r6, c9e <CONFIG_ISR_STACK_SIZE+0x49e>
			OUTC(sign);
     c90:	4659      	mov	r1, fp
     c92:	4630      	mov	r0, r6
     c94:	9b02      	ldr	r3, [sp, #8]
     c96:	4798      	blx	r3
     c98:	2800      	cmp	r0, #0
     c9a:	dbeb      	blt.n	c74 <CONFIG_ISR_STACK_SIZE+0x474>
     c9c:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     c9e:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     ca2:	06d9      	lsls	r1, r3, #27
     ca4:	d401      	bmi.n	caa <CONFIG_ISR_STACK_SIZE+0x4aa>
     ca6:	071a      	lsls	r2, r3, #28
     ca8:	d506      	bpl.n	cb8 <CONFIG_ISR_STACK_SIZE+0x4b8>
				OUTC('0');
     caa:	4659      	mov	r1, fp
     cac:	2030      	movs	r0, #48	; 0x30
     cae:	9b02      	ldr	r3, [sp, #8]
     cb0:	4798      	blx	r3
     cb2:	2800      	cmp	r0, #0
     cb4:	dbde      	blt.n	c74 <CONFIG_ISR_STACK_SIZE+0x474>
     cb6:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     cb8:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     cbc:	06db      	lsls	r3, r3, #27
     cbe:	d507      	bpl.n	cd0 <CONFIG_ISR_STACK_SIZE+0x4d0>
				OUTC(conv->specifier);
     cc0:	4659      	mov	r1, fp
     cc2:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     cc6:	9b02      	ldr	r3, [sp, #8]
     cc8:	4798      	blx	r3
     cca:	2800      	cmp	r0, #0
     ccc:	dbd2      	blt.n	c74 <CONFIG_ISR_STACK_SIZE+0x474>
     cce:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     cd0:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     cd2:	442e      	add	r6, r5
     cd4:	1b73      	subs	r3, r6, r5
     cd6:	2b00      	cmp	r3, #0
     cd8:	dc16      	bgt.n	d08 <CONFIG_ISR_STACK_SIZE+0x508>
			OUTS(bps, bpe);
     cda:	4643      	mov	r3, r8
     cdc:	4652      	mov	r2, sl
     cde:	4659      	mov	r1, fp
     ce0:	9802      	ldr	r0, [sp, #8]
     ce2:	f007 f853 	bl	7d8c <outs>
     ce6:	2800      	cmp	r0, #0
     ce8:	dbc4      	blt.n	c74 <CONFIG_ISR_STACK_SIZE+0x474>
     cea:	4405      	add	r5, r0
		while (width > 0) {
     cec:	44a9      	add	r9, r5
     cee:	eba9 0305 	sub.w	r3, r9, r5
     cf2:	2b00      	cmp	r3, #0
     cf4:	f77f ae7c 	ble.w	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
			OUTC(' ');
     cf8:	4659      	mov	r1, fp
     cfa:	2020      	movs	r0, #32
     cfc:	9b02      	ldr	r3, [sp, #8]
     cfe:	4798      	blx	r3
     d00:	2800      	cmp	r0, #0
     d02:	dbb7      	blt.n	c74 <CONFIG_ISR_STACK_SIZE+0x474>
     d04:	3501      	adds	r5, #1
			--width;
     d06:	e7f2      	b.n	cee <CONFIG_ISR_STACK_SIZE+0x4ee>
				OUTC('0');
     d08:	4659      	mov	r1, fp
     d0a:	2030      	movs	r0, #48	; 0x30
     d0c:	9b02      	ldr	r3, [sp, #8]
     d0e:	4798      	blx	r3
     d10:	2800      	cmp	r0, #0
     d12:	dbaf      	blt.n	c74 <CONFIG_ISR_STACK_SIZE+0x474>
     d14:	3501      	adds	r5, #1
     d16:	e7dd      	b.n	cd4 <CONFIG_ISR_STACK_SIZE+0x4d4>
     d18:	00008a6d 	.word	0x00008a6d

00000d1c <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     d1c:	4604      	mov	r4, r0
     d1e:	b508      	push	{r3, lr}
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     d20:	f04f 0220 	mov.w	r2, #32
     d24:	f3ef 8311 	mrs	r3, BASEPRI
     d28:	f382 8812 	msr	BASEPRI_MAX, r2
     d2c:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();
     d30:	f001 ffc2 	bl	2cb8 <sys_clock_disable>

	sys_arch_reboot(type);
     d34:	4620      	mov	r0, r4
     d36:	f001 f8c3 	bl	1ec0 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     d3a:	4803      	ldr	r0, [pc, #12]	; (d48 <sys_reboot+0x2c>)
     d3c:	f006 ffb1 	bl	7ca2 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     d40:	f000 fc90 	bl	1664 <arch_cpu_idle>
     d44:	e7fc      	b.n	d40 <sys_reboot+0x24>
     d46:	bf00      	nop
     d48:	00008a6e 	.word	0x00008a6e

00000d4c <nordicsemi_nrf91_init>:
     d4c:	f04f 0220 	mov.w	r2, #32
     d50:	f3ef 8311 	mrs	r3, BASEPRI
     d54:	f382 8812 	msr	BASEPRI_MAX, r2
     d58:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
     d5c:	2101      	movs	r1, #1
     d5e:	4a04      	ldr	r2, [pc, #16]	; (d70 <nordicsemi_nrf91_init+0x24>)
     d60:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     d64:	f383 8811 	msr	BASEPRI, r3
     d68:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     d6c:	2000      	movs	r0, #0
     d6e:	4770      	bx	lr
     d70:	50039000 	.word	0x50039000

00000d74 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     d74:	b120      	cbz	r0, d80 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
     d76:	4b03      	ldr	r3, [pc, #12]	; (d84 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
     d78:	0180      	lsls	r0, r0, #6
     d7a:	f043 0301 	orr.w	r3, r3, #1
     d7e:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
     d80:	4770      	bx	lr
     d82:	bf00      	nop
     d84:	000086a0 	.word	0x000086a0

00000d88 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
     d88:	b084      	sub	sp, #16
     d8a:	ab04      	add	r3, sp, #16
     d8c:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
     d90:	f89d 3004 	ldrb.w	r3, [sp, #4]
     d94:	2b06      	cmp	r3, #6
     d96:	d107      	bne.n	da8 <pm_power_state_set+0x20>
#endif
}

NRF_STATIC_INLINE void nrf_regulators_system_off(NRF_REGULATORS_Type * p_reg)
{
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
     d98:	2201      	movs	r2, #1
     d9a:	4b04      	ldr	r3, [pc, #16]	; (dac <pm_power_state_set+0x24>)
     d9c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     da0:	f3bf 8f4f 	dsb	sy
    __DSB();

    /* Solution for simulated System OFF in debug mode */
    while (true)
    {
        __WFE();
     da4:	bf20      	wfe
    while (true)
     da6:	e7fd      	b.n	da4 <pm_power_state_set+0x1c>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
     da8:	b004      	add	sp, #16
     daa:	4770      	bx	lr
     dac:	50004000 	.word	0x50004000

00000db0 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     db4:	4605      	mov	r5, r0
	__asm__ volatile(
     db6:	f04f 0320 	mov.w	r3, #32
     dba:	f3ef 8611 	mrs	r6, BASEPRI
     dbe:	f383 8812 	msr	BASEPRI_MAX, r3
     dc2:	f3bf 8f6f 	isb	sy
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();

#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
     dc6:	481e      	ldr	r0, [pc, #120]	; (e40 <pm_state_notify+0x90>)
     dc8:	f002 fd08 	bl	37dc <z_spin_lock_valid>
     dcc:	b940      	cbnz	r0, de0 <pm_state_notify+0x30>
     dce:	491d      	ldr	r1, [pc, #116]	; (e44 <pm_state_notify+0x94>)
     dd0:	481d      	ldr	r0, [pc, #116]	; (e48 <pm_state_notify+0x98>)
     dd2:	2281      	movs	r2, #129	; 0x81
     dd4:	f006 ff65 	bl	7ca2 <printk>
     dd8:	2181      	movs	r1, #129	; 0x81
     dda:	481a      	ldr	r0, [pc, #104]	; (e44 <pm_state_notify+0x94>)
     ddc:	f006 ffec 	bl	7db8 <assert_post_action>
	while (!atomic_cas(&l->locked, 0, 1)) {
	}
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
     de0:	4817      	ldr	r0, [pc, #92]	; (e40 <pm_state_notify+0x90>)
     de2:	f002 fd17 	bl	3814 <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     de6:	4b19      	ldr	r3, [pc, #100]	; (e4c <pm_state_notify+0x9c>)
     de8:	681c      	ldr	r4, [r3, #0]
     dea:	2c00      	cmp	r4, #0
     dec:	bf38      	it	cc
     dee:	2400      	movcc	r4, #0
     df0:	b19c      	cbz	r4, e1a <pm_state_notify+0x6a>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
     df2:	f04f 090c 	mov.w	r9, #12
     df6:	4f16      	ldr	r7, [pc, #88]	; (e50 <pm_state_notify+0xa0>)
     df8:	f8df 8058 	ldr.w	r8, [pc, #88]	; e54 <pm_state_notify+0xa4>
			callback = notifier->state_exit;
     dfc:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
     e00:	2d00      	cmp	r5, #0
     e02:	bf08      	it	eq
     e04:	4613      	moveq	r3, r2
		if (callback) {
     e06:	b12b      	cbz	r3, e14 <pm_state_notify+0x64>
			callback(z_power_states[_current_cpu->id].state);
     e08:	f898 2014 	ldrb.w	r2, [r8, #20]
     e0c:	fb09 f202 	mul.w	r2, r9, r2
     e10:	5cb8      	ldrb	r0, [r7, r2]
     e12:	4798      	blx	r3
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     e14:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     e16:	2c00      	cmp	r4, #0
     e18:	d1f0      	bne.n	dfc <pm_state_notify+0x4c>
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
     e1a:	4809      	ldr	r0, [pc, #36]	; (e40 <pm_state_notify+0x90>)
     e1c:	f002 fcec 	bl	37f8 <z_spin_unlock_valid>
     e20:	b940      	cbnz	r0, e34 <pm_state_notify+0x84>
     e22:	4908      	ldr	r1, [pc, #32]	; (e44 <pm_state_notify+0x94>)
     e24:	4808      	ldr	r0, [pc, #32]	; (e48 <pm_state_notify+0x98>)
     e26:	22ac      	movs	r2, #172	; 0xac
     e28:	f006 ff3b 	bl	7ca2 <printk>
     e2c:	21ac      	movs	r1, #172	; 0xac
     e2e:	4805      	ldr	r0, [pc, #20]	; (e44 <pm_state_notify+0x94>)
     e30:	f006 ffc2 	bl	7db8 <assert_post_action>
	__asm__ volatile(
     e34:	f386 8811 	msr	BASEPRI, r6
     e38:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     e3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     e40:	20000238 	.word	0x20000238
     e44:	00008a9b 	.word	0x00008a9b
     e48:	00008abd 	.word	0x00008abd
     e4c:	2000023c 	.word	0x2000023c
     e50:	20000248 	.word	0x20000248
     e54:	200009c4 	.word	0x200009c4

00000e58 <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     e58:	2201      	movs	r2, #1
     e5a:	f000 031f 	and.w	r3, r0, #31
     e5e:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     e60:	4b08      	ldr	r3, [pc, #32]	; (e84 <atomic_test_and_set_bit.constprop.0+0x2c>)
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
     e62:	0940      	lsrs	r0, r0, #5
     e64:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     e68:	e8d0 3fef 	ldaex	r3, [r0]
     e6c:	ea43 0102 	orr.w	r1, r3, r2
     e70:	e8c0 1fec 	stlex	ip, r1, [r0]
     e74:	f1bc 0f00 	cmp.w	ip, #0
     e78:	d1f6      	bne.n	e68 <atomic_test_and_set_bit.constprop.0+0x10>

	return (old & mask) != 0;
     e7a:	421a      	tst	r2, r3
}
     e7c:	bf14      	ite	ne
     e7e:	2001      	movne	r0, #1
     e80:	2000      	moveq	r0, #0
     e82:	4770      	bx	lr
     e84:	20000254 	.word	0x20000254

00000e88 <pm_system_resume>:
	atomic_val_t mask = ATOMIC_MASK(bit);
     e88:	2201      	movs	r2, #1

void pm_system_resume(void)
{
     e8a:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
     e8c:	4b1a      	ldr	r3, [pc, #104]	; (ef8 <pm_system_resume+0x70>)
{
     e8e:	b085      	sub	sp, #20
	uint8_t id = _current_cpu->id;
     e90:	7d1d      	ldrb	r5, [r3, #20]
     e92:	f005 031f 	and.w	r3, r5, #31
     e96:	409a      	lsls	r2, r3
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e98:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     e9a:	4b18      	ldr	r3, [pc, #96]	; (efc <pm_system_resume+0x74>)
     e9c:	0969      	lsrs	r1, r5, #5
     e9e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     ea2:	e8d3 1fef 	ldaex	r1, [r3]
     ea6:	ea01 0400 	and.w	r4, r1, r0
     eaa:	e8c3 4fec 	stlex	ip, r4, [r3]
     eae:	f1bc 0f00 	cmp.w	ip, #0
     eb2:	d1f6      	bne.n	ea2 <pm_system_resume+0x1a>
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     eb4:	4211      	tst	r1, r2
     eb6:	d017      	beq.n	ee8 <pm_system_resume+0x60>
		exit_pos_ops(z_power_states[id]);
     eb8:	220c      	movs	r2, #12
     eba:	4c11      	ldr	r4, [pc, #68]	; (f00 <pm_system_resume+0x78>)
     ebc:	ab01      	add	r3, sp, #4
     ebe:	fb02 4205 	mla	r2, r2, r5, r4
     ec2:	ca07      	ldmia	r2, {r0, r1, r2}
     ec4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
     ec8:	4a0e      	ldr	r2, [pc, #56]	; (f04 <pm_system_resume+0x7c>)
     eca:	b17a      	cbz	r2, eec <pm_system_resume+0x64>
		pm_power_state_exit_post_ops(info);
     ecc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     ed0:	f006 ff7a 	bl	7dc8 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
     ed4:	2000      	movs	r0, #0
     ed6:	f7ff ff6b 	bl	db0 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     eda:	230c      	movs	r3, #12
     edc:	2200      	movs	r2, #0
     ede:	436b      	muls	r3, r5
     ee0:	18e1      	adds	r1, r4, r3
     ee2:	50e2      	str	r2, [r4, r3]
     ee4:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
     ee8:	b005      	add	sp, #20
     eea:	bd30      	pop	{r4, r5, pc}
     eec:	f382 8811 	msr	BASEPRI, r2
     ef0:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     ef4:	e7ee      	b.n	ed4 <pm_system_resume+0x4c>
     ef6:	bf00      	nop
     ef8:	200009c4 	.word	0x200009c4
     efc:	20000244 	.word	0x20000244
     f00:	20000248 	.word	0x20000248
     f04:	00007dc9 	.word	0x00007dc9

00000f08 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
     f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
     f0c:	4b33      	ldr	r3, [pc, #204]	; (fdc <pm_system_suspend+0xd4>)
{
     f0e:	4607      	mov	r7, r0
	uint8_t id = _current_cpu->id;
     f10:	7d1c      	ldrb	r4, [r3, #20]
{
     f12:	b088      	sub	sp, #32

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
     f14:	4620      	mov	r0, r4
     f16:	f7ff ff9f 	bl	e58 <atomic_test_and_set_bit.constprop.0>
     f1a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; ff4 <pm_system_suspend+0xec>
     f1e:	b960      	cbnz	r0, f3a <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
     f20:	250c      	movs	r5, #12
     f22:	466e      	mov	r6, sp
     f24:	fb05 8504 	mla	r5, r5, r4, r8
     f28:	463a      	mov	r2, r7
     f2a:	4621      	mov	r1, r4
     f2c:	4630      	mov	r0, r6
     f2e:	f006 ff63 	bl	7df8 <pm_policy_next_state>
     f32:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
     f36:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
     f3a:	230c      	movs	r3, #12
     f3c:	4363      	muls	r3, r4
     f3e:	f818 0003 	ldrb.w	r0, [r8, r3]
     f42:	eb08 0203 	add.w	r2, r8, r3
     f46:	0965      	lsrs	r5, r4, #5
     f48:	f004 061f 	and.w	r6, r4, #31
     f4c:	b3a8      	cbz	r0, fba <pm_system_suspend+0xb2>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
     f4e:	1c7b      	adds	r3, r7, #1
     f50:	d00f      	beq.n	f72 <pm_system_suspend+0x6a>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     f52:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
     f56:	2100      	movs	r1, #0
     f58:	f8d2 e008 	ldr.w	lr, [r2, #8]
     f5c:	4820      	ldr	r0, [pc, #128]	; (fe0 <pm_system_suspend+0xd8>)
     f5e:	2300      	movs	r3, #0
     f60:	fbec 010e 	umlal	r0, r1, ip, lr
     f64:	4a1f      	ldr	r2, [pc, #124]	; (fe4 <pm_system_suspend+0xdc>)
     f66:	f7ff f969 	bl	23c <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
     f6a:	2101      	movs	r1, #1
     f6c:	1a38      	subs	r0, r7, r0
     f6e:	f003 ff85 	bl	4e7c <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
     f72:	f002 ff33 	bl	3ddc <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
     f76:	2001      	movs	r0, #1
     f78:	f7ff ff1a 	bl	db0 <pm_state_notify>
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     f7c:	2201      	movs	r2, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     f7e:	4b1a      	ldr	r3, [pc, #104]	; (fe8 <pm_system_suspend+0xe0>)
     f80:	40b2      	lsls	r2, r6
     f82:	eb03 0385 	add.w	r3, r3, r5, lsl #2
     f86:	e8d3 1fef 	ldaex	r1, [r3]
     f8a:	4311      	orrs	r1, r2
     f8c:	e8c3 1fe0 	stlex	r0, r1, [r3]
     f90:	2800      	cmp	r0, #0
     f92:	d1f8      	bne.n	f86 <pm_system_suspend+0x7e>
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
     f94:	230c      	movs	r3, #12
     f96:	fb03 8404 	mla	r4, r3, r4, r8
     f9a:	ab05      	add	r3, sp, #20
     f9c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
     fa0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
     fa4:	4a11      	ldr	r2, [pc, #68]	; (fec <pm_system_suspend+0xe4>)
     fa6:	b11a      	cbz	r2, fb0 <pm_system_suspend+0xa8>
		pm_power_state_set(info);
     fa8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     fac:	f7ff feec 	bl	d88 <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
     fb0:	f7ff ff6a 	bl	e88 <pm_system_resume>
	k_sched_unlock();
     fb4:	f003 fb48 	bl	4648 <k_sched_unlock>
	bool ret = true;
     fb8:	2001      	movs	r0, #1
	atomic_val_t mask = ATOMIC_MASK(bit);
     fba:	2301      	movs	r3, #1
     fbc:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     fbe:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     fc0:	4a0b      	ldr	r2, [pc, #44]	; (ff0 <pm_system_suspend+0xe8>)
     fc2:	eb02 0585 	add.w	r5, r2, r5, lsl #2
     fc6:	e8d5 2fef 	ldaex	r2, [r5]
     fca:	401a      	ands	r2, r3
     fcc:	e8c5 2fe1 	stlex	r1, r2, [r5]
     fd0:	2900      	cmp	r1, #0
     fd2:	d1f8      	bne.n	fc6 <pm_system_suspend+0xbe>
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
     fd4:	b008      	add	sp, #32
     fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     fda:	bf00      	nop
     fdc:	200009c4 	.word	0x200009c4
     fe0:	000f423f 	.word	0x000f423f
     fe4:	000f4240 	.word	0x000f4240
     fe8:	20000244 	.word	0x20000244
     fec:	00000d89 	.word	0x00000d89
     ff0:	20000254 	.word	0x20000254
     ff4:	20000248 	.word	0x20000248

00000ff8 <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
     ff8:	2800      	cmp	r0, #0
     ffa:	db0d      	blt.n	1018 <CONFIG_MAIN_STACK_SIZE+0x18>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     ffc:	2201      	movs	r2, #1
     ffe:	0943      	lsrs	r3, r0, #5
    1000:	f000 001f 	and.w	r0, r0, #31
    1004:	fa02 f000 	lsl.w	r0, r2, r0
    1008:	4a04      	ldr	r2, [pc, #16]	; (101c <CONFIG_MAIN_STACK_SIZE+0x1c>)
    100a:	3320      	adds	r3, #32
    100c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    1010:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1014:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
    1018:	4770      	bx	lr
    101a:	bf00      	nop
    101c:	e000e100 	.word	0xe000e100

00001020 <config_regions>:
}
#endif /* CONFIG_ARM_FIRMWARE_HAS_SECURE_ENTRY_FUNCS */


static void config_regions(bool ram, size_t start, size_t end, uint32_t perm)
{
    1020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	const size_t region_size = ram ? RAM_SECURE_ATTRIBUTION_REGION_SIZE
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
    1022:	2800      	cmp	r0, #0
{
    1024:	461c      	mov	r4, r3
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
    1026:	bf14      	ite	ne
    1028:	f44f 5300 	movne.w	r3, #8192	; 0x2000
    102c:	f44f 4300 	moveq.w	r3, #32768	; 0x8000

	__ASSERT_NO_MSG(end >= start);
    1030:	428a      	cmp	r2, r1
    1032:	d20b      	bcs.n	104c <config_regions+0x2c>
    1034:	2294      	movs	r2, #148	; 0x94
    1036:	4927      	ldr	r1, [pc, #156]	; (10d4 <config_regions+0xb4>)
    1038:	4827      	ldr	r0, [pc, #156]	; (10d8 <config_regions+0xb8>)
    103a:	f006 fe32 	bl	7ca2 <printk>
    103e:	2194      	movs	r1, #148	; 0x94
    1040:	4824      	ldr	r0, [pc, #144]	; (10d4 <config_regions+0xb4>)
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
	PRINT("\n");
}
    1042:	b003      	add	sp, #12
    1044:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	__ASSERT_NO_MSG(end >= start);
    1048:	f006 beb6 	b.w	7db8 <assert_post_action>
	if (end <= start) {
    104c:	d040      	beq.n	10d0 <config_regions+0xb0>
    104e:	460d      	mov	r5, r1
    1050:	4e22      	ldr	r6, [pc, #136]	; (10dc <config_regions+0xbc>)
		if (ram) {
    1052:	2800      	cmp	r0, #0
    1054:	d039      	beq.n	10ca <config_regions+0xaa>
			NRF_SPU->RAMREGION[i].PERM = perm;
    1056:	f505 77e0 	add.w	r7, r5, #448	; 0x1c0
	for (size_t i = start; i < end; i++) {
    105a:	3501      	adds	r5, #1
    105c:	42aa      	cmp	r2, r5
			NRF_SPU->FLASHREGION[i].PERM = perm;
    105e:	f846 4027 	str.w	r4, [r6, r7, lsl #2]
	for (size_t i = start; i < end; i++) {
    1062:	d8f6      	bhi.n	1052 <config_regions+0x32>
	PRINT("%02u %02u 0x%05x 0x%05x \t", start, end - 1,
    1064:	fb02 f003 	mul.w	r0, r2, r3
    1068:	3a01      	subs	r2, #1
    106a:	434b      	muls	r3, r1
    106c:	9000      	str	r0, [sp, #0]
    106e:	481c      	ldr	r0, [pc, #112]	; (10e0 <config_regions+0xc0>)
    1070:	f006 fe17 	bl	7ca2 <printk>
	PRINT("%s", perm & (ram ? SRAM_SECURE : FLASH_SECURE) ? "Secure\t\t" :
    1074:	4b1b      	ldr	r3, [pc, #108]	; (10e4 <config_regions+0xc4>)
    1076:	f014 0f10 	tst.w	r4, #16
    107a:	491b      	ldr	r1, [pc, #108]	; (10e8 <config_regions+0xc8>)
    107c:	481b      	ldr	r0, [pc, #108]	; (10ec <config_regions+0xcc>)
    107e:	bf08      	it	eq
    1080:	4619      	moveq	r1, r3
    1082:	f006 fe0e 	bl	7ca2 <printk>
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
    1086:	f014 0f04 	tst.w	r4, #4
    108a:	bf14      	ite	ne
    108c:	2172      	movne	r1, #114	; 0x72
    108e:	212d      	moveq	r1, #45	; 0x2d
    1090:	4817      	ldr	r0, [pc, #92]	; (10f0 <config_regions+0xd0>)
    1092:	f006 fe06 	bl	7ca2 <printk>
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
    1096:	f014 0f02 	tst.w	r4, #2
    109a:	bf14      	ite	ne
    109c:	2177      	movne	r1, #119	; 0x77
    109e:	212d      	moveq	r1, #45	; 0x2d
    10a0:	4813      	ldr	r0, [pc, #76]	; (10f0 <config_regions+0xd0>)
    10a2:	f006 fdfe 	bl	7ca2 <printk>
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
    10a6:	f014 0f01 	tst.w	r4, #1
    10aa:	bf0c      	ite	eq
    10ac:	212d      	moveq	r1, #45	; 0x2d
    10ae:	2178      	movne	r1, #120	; 0x78
    10b0:	480f      	ldr	r0, [pc, #60]	; (10f0 <config_regions+0xd0>)
    10b2:	f006 fdf6 	bl	7ca2 <printk>
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
    10b6:	216c      	movs	r1, #108	; 0x6c
    10b8:	480d      	ldr	r0, [pc, #52]	; (10f0 <config_regions+0xd0>)
    10ba:	f006 fdf2 	bl	7ca2 <printk>
	PRINT("\n");
    10be:	480d      	ldr	r0, [pc, #52]	; (10f4 <config_regions+0xd4>)
}
    10c0:	b003      	add	sp, #12
    10c2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	PRINT("\n");
    10c6:	f006 bdec 	b.w	7ca2 <printk>
			NRF_SPU->FLASHREGION[i].PERM = perm;
    10ca:	f505 77c0 	add.w	r7, r5, #384	; 0x180
    10ce:	e7c4      	b.n	105a <config_regions+0x3a>
}
    10d0:	b003      	add	sp, #12
    10d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10d4:	00008aed 	.word	0x00008aed
    10d8:	00008abd 	.word	0x00008abd
    10dc:	50003000 	.word	0x50003000
    10e0:	00008b0e 	.word	0x00008b0e
    10e4:	00008ae1 	.word	0x00008ae1
    10e8:	00008ad8 	.word	0x00008ad8
    10ec:	00008cbf 	.word	0x00008cbf
    10f0:	00008b28 	.word	0x00008b28
    10f4:	0000975f 	.word	0x0000975f

000010f8 <spm_jump>:
	tz_nonsecure_fpu_access_enable();
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */
}

void spm_jump(void)
{
    10f8:	b530      	push	{r4, r5, lr}
	 * The assumption is that the MSP is located at VTOR_NS[0].
	 */
	uint32_t *vtor_ns = (uint32_t *)NON_SECURE_APP_ADDRESS;

	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    10fa:	f44f 3480 	mov.w	r4, #65536	; 0x10000
{
    10fe:	b085      	sub	sp, #20
	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
    1100:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    1104:	4825      	ldr	r0, [pc, #148]	; (119c <spm_jump+0xa4>)
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    1106:	4d26      	ldr	r5, [pc, #152]	; (11a0 <spm_jump+0xa8>)
	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
    1108:	f006 fdcb 	bl	7ca2 <printk>
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    110c:	6821      	ldr	r1, [r4, #0]
    110e:	4825      	ldr	r0, [pc, #148]	; (11a4 <spm_jump+0xac>)
    1110:	f006 fdc7 	bl	7ca2 <printk>
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    1114:	6829      	ldr	r1, [r5, #0]
    1116:	4824      	ldr	r0, [pc, #144]	; (11a8 <spm_jump+0xb0>)
    1118:	f006 fdc3 	bl	7ca2 <printk>

	/* Configure Non-Secure stack */
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    111c:	2210      	movs	r2, #16
    111e:	2100      	movs	r1, #0
    1120:	4668      	mov	r0, sp
    1122:	f006 ff04 	bl	7f2e <memset>
		.vtor_ns = (uint32_t)vtor_ns,
		.msp_ns = vtor_ns[0],
    1126:	6823      	ldr	r3, [r4, #0]
	tz_nonsecure_state_setup(spm_ns_conf);
    1128:	4668      	mov	r0, sp
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    112a:	9300      	str	r3, [sp, #0]
    112c:	9402      	str	r4, [sp, #8]
	tz_nonsecure_state_setup(spm_ns_conf);
    112e:	f000 ff21 	bl	1f74 <tz_nonsecure_state_setup>
	tz_nonsecure_exception_prio_config(1);
    1132:	2001      	movs	r0, #1
    1134:	f000 ff50 	bl	1fd8 <tz_nonsecure_exception_prio_config>
	tz_nbanked_exception_target_state_set(0);
    1138:	2000      	movs	r0, #0
    113a:	f000 ff39 	bl	1fb0 <tz_nbanked_exception_target_state_set>
	tz_nonsecure_system_reset_req_block(
    113e:	2000      	movs	r0, #0
    1140:	f000 ff5e 	bl	2000 <tz_nonsecure_system_reset_req_block>
	tz_sau_configure(0, 1);
    1144:	2101      	movs	r1, #1
    1146:	2000      	movs	r0, #0
    1148:	f000 ff78 	bl	203c <tz_sau_configure>
	tz_nonsecure_fpu_access_enable();
    114c:	f000 ff6c 	bl	2028 <tz_nonsecure_fpu_access_enable>
	/* Generate function pointer for Non-Secure function call. */
	TZ_NONSECURE_FUNC_PTR_DECLARE(reset_ns);
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);

	if (TZ_NONSECURE_FUNC_PTR_IS_NS(reset_ns)) {
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
    1150:	4816      	ldr	r0, [pc, #88]	; (11ac <spm_jump+0xb4>)
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    1152:	682c      	ldr	r4, [r5, #0]
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
    1154:	f006 fda5 	bl	7ca2 <printk>
	NVIC_DisableIRQ(id);
    1158:	2008      	movs	r0, #8
    115a:	f7ff ff4d 	bl	ff8 <__NVIC_DisableIRQ>
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    115e:	4a14      	ldr	r2, [pc, #80]	; (11b0 <spm_jump+0xb8>)
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    1160:	f024 0401 	bic.w	r4, r4, #1
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    1164:	f8d2 3820 	ldr.w	r3, [r2, #2080]	; 0x820
	return present && (usel || split);
    1168:	2b00      	cmp	r3, #0
    116a:	da07      	bge.n	117c <spm_jump+0x84>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
    116c:	f003 0303 	and.w	r3, r3, #3
	return present && (usel || split);
    1170:	3b02      	subs	r3, #2
    1172:	2b01      	cmp	r3, #1
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
    1174:	bf9c      	itt	ls
    1176:	4b0f      	ldrls	r3, [pc, #60]	; (11b4 <spm_jump+0xbc>)
    1178:	f8c2 3820 	strls.w	r3, [r2, #2080]	; 0x820
	irq_target_state_set(id, IRQ_TARGET_STATE_NON_SECURE);
    117c:	2101      	movs	r1, #1
    117e:	2008      	movs	r0, #8
    1180:	f006 fe4b 	bl	7e1a <irq_target_state_set>
  __ASM volatile ("dsb 0xF":::"memory");
    1184:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1188:	f3bf 8f6f 	isb	sy

		__DSB();
		__ISB();

		/* Jump to Non-Secure firmware */
		reset_ns();
    118c:	0864      	lsrs	r4, r4, #1
    118e:	0064      	lsls	r4, r4, #1
    1190:	4620      	mov	r0, r4
    1192:	4621      	mov	r1, r4
    1194:	4622      	mov	r2, r4
    1196:	4623      	mov	r3, r4
    1198:	f7ff f9ce 	bl	538 <__gnu_cmse_nonsecure_call>

		CODE_UNREACHABLE;
    119c:	00008b2b 	.word	0x00008b2b
    11a0:	00010004 	.word	0x00010004
    11a4:	00008b42 	.word	0x00008b42
    11a8:	00008b57 	.word	0x00008b57
    11ac:	00008b75 	.word	0x00008b75
    11b0:	50003000 	.word	0x50003000
    11b4:	80000100 	.word	0x80000100

000011b8 <spm_config>:
		      (uint32_t)reset_ns);
	}
}

void spm_config(void)
{
    11b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("Flash regions\t\tDomain\t\tPermissions\n");
    11bc:	4860      	ldr	r0, [pc, #384]	; (1340 <spm_config+0x188>)
    11be:	f006 fd70 	bl	7ca2 <printk>
	config_regions(false, 0, NON_SECURE_FLASH_REGION_INDEX,
    11c2:	2100      	movs	r1, #0
    11c4:	f240 1317 	movw	r3, #279	; 0x117
    11c8:	4608      	mov	r0, r1
    11ca:	2202      	movs	r2, #2
    11cc:	f7ff ff28 	bl	1020 <config_regions>
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    11d0:	4d5c      	ldr	r5, [pc, #368]	; (1344 <spm_config+0x18c>)
	config_regions(false, NON_SECURE_FLASH_REGION_INDEX,
    11d2:	f240 1307 	movw	r3, #263	; 0x107
    11d6:	2220      	movs	r2, #32
    11d8:	2102      	movs	r1, #2
    11da:	2000      	movs	r0, #0
    11dc:	f7ff ff20 	bl	1020 <config_regions>
	PRINT("\n");
    11e0:	4859      	ldr	r0, [pc, #356]	; (1348 <spm_config+0x190>)
    11e2:	f006 fd5e 	bl	7ca2 <printk>
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    11e6:	f3c5 040e 	ubfx	r4, r5, #0, #15
	__ASSERT((uint32_t)__sg_size <= nsc_size,
    11ea:	4b58      	ldr	r3, [pc, #352]	; (134c <spm_config+0x194>)
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    11ec:	f5c4 4400 	rsb	r4, r4, #32768	; 0x8000
	__ASSERT((uint32_t)__sg_size <= nsc_size,
    11f0:	429c      	cmp	r4, r3
    11f2:	d208      	bcs.n	1206 <spm_config+0x4e>
    11f4:	4956      	ldr	r1, [pc, #344]	; (1350 <spm_config+0x198>)
    11f6:	4857      	ldr	r0, [pc, #348]	; (1354 <spm_config+0x19c>)
    11f8:	2282      	movs	r2, #130	; 0x82
    11fa:	f006 fd52 	bl	7ca2 <printk>
    11fe:	2182      	movs	r1, #130	; 0x82
    1200:	4853      	ldr	r0, [pc, #332]	; (1350 <spm_config+0x198>)
    1202:	f006 fdd9 	bl	7db8 <assert_post_action>
	nrf_spu_flashnsc_set(NRF_SPU, 0, FLASH_NSC_SIZE_REG(nsc_size),
    1206:	fab4 f484 	clz	r4, r4
                                            uint8_t            flash_nsc_id,
                                            nrf_spu_nsc_size_t flash_nsc_size,
                                            uint8_t            region_number,
                                            bool               lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].REGION & SPU_FLASHNSC_REGION_LOCK_Msk));
    120a:	4e53      	ldr	r6, [pc, #332]	; (1358 <spm_config+0x1a0>)
    120c:	f1c4 041b 	rsb	r4, r4, #27
    1210:	f8d6 2500 	ldr.w	r2, [r6, #1280]	; 0x500
    1214:	b2e4      	uxtb	r4, r4
    1216:	05d2      	lsls	r2, r2, #23
    1218:	f3c5 35c4 	ubfx	r5, r5, #15, #5
    121c:	d50a      	bpl.n	1234 <spm_config+0x7c>
    121e:	494f      	ldr	r1, [pc, #316]	; (135c <spm_config+0x1a4>)
    1220:	484c      	ldr	r0, [pc, #304]	; (1354 <spm_config+0x19c>)
    1222:	f44f 72bd 	mov.w	r2, #378	; 0x17a
    1226:	f006 fd3c 	bl	7ca2 <printk>
    122a:	f44f 71bd 	mov.w	r1, #378	; 0x17a
    122e:	484b      	ldr	r0, [pc, #300]	; (135c <spm_config+0x1a4>)
    1230:	f006 fdc2 	bl	7db8 <assert_post_action>
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].SIZE & SPU_FLASHNSC_SIZE_LOCK_Msk));
    1234:	f8d6 3504 	ldr.w	r3, [r6, #1284]	; 0x504
    1238:	05db      	lsls	r3, r3, #23
    123a:	d50a      	bpl.n	1252 <spm_config+0x9a>
    123c:	4947      	ldr	r1, [pc, #284]	; (135c <spm_config+0x1a4>)
    123e:	4845      	ldr	r0, [pc, #276]	; (1354 <spm_config+0x19c>)
    1240:	f240 127b 	movw	r2, #379	; 0x17b
    1244:	f006 fd2d 	bl	7ca2 <printk>
    1248:	f240 117b 	movw	r1, #379	; 0x17b
    124c:	4843      	ldr	r0, [pc, #268]	; (135c <spm_config+0x1a4>)
    124e:	f006 fdb3 	bl	7db8 <assert_post_action>

    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
    1252:	4b41      	ldr	r3, [pc, #260]	; (1358 <spm_config+0x1a0>)
	PRINT("Non-secure callable region 0 placed in flash region %d with size %d.\n",
    1254:	4842      	ldr	r0, [pc, #264]	; (1360 <spm_config+0x1a8>)
    1256:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
        (lock_conf ? SPU_FLASHNSC_REGION_LOCK_Msk : 0);
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
    125a:	f8c3 4504 	str.w	r4, [r3, #1284]	; 0x504
    125e:	f8d3 1500 	ldr.w	r1, [r3, #1280]	; 0x500
    1262:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
    1266:	0152      	lsls	r2, r2, #5
    1268:	f006 fd1b 	bl	7ca2 <printk>
	PRINT("\n");
    126c:	4836      	ldr	r0, [pc, #216]	; (1348 <spm_config+0x190>)
    126e:	f006 fd18 	bl	7ca2 <printk>
	int err = spm_secure_services_init();
    1272:	f000 f88b 	bl	138c <spm_secure_services_init>
	if (err != 0) {
    1276:	4601      	mov	r1, r0
    1278:	b110      	cbz	r0, 1280 <spm_config+0xc8>
		PRINT("Could not initialize secure services (err %d).\n", err);
    127a:	483a      	ldr	r0, [pc, #232]	; (1364 <spm_config+0x1ac>)
    127c:	f006 fd11 	bl	7ca2 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    1280:	2400      	movs	r4, #0
	PRINT("SRAM region\t\tDomain\t\tPermissions\n");
    1282:	4839      	ldr	r0, [pc, #228]	; (1368 <spm_config+0x1b0>)
    1284:	f006 fd0d 	bl	7ca2 <printk>
	config_regions(true, 0, NON_SECURE_RAM_REGION_INDEX,
    1288:	f240 1317 	movw	r3, #279	; 0x117
    128c:	2204      	movs	r2, #4
    128e:	2100      	movs	r1, #0
    1290:	2001      	movs	r0, #1
    1292:	f7ff fec5 	bl	1020 <config_regions>
	NRF_SPU->DPPI[0].PERM = mask;
    1296:	4d30      	ldr	r5, [pc, #192]	; (1358 <spm_config+0x1a0>)
	config_regions(true, NON_SECURE_RAM_REGION_INDEX,
    1298:	f240 1307 	movw	r3, #263	; 0x107
    129c:	2220      	movs	r2, #32
    129e:	2104      	movs	r1, #4
    12a0:	2001      	movs	r0, #1
    12a2:	f7ff febd 	bl	1020 <config_regions>
	PRINT("\n");
    12a6:	4828      	ldr	r0, [pc, #160]	; (1348 <spm_config+0x190>)
    12a8:	f006 fcfb 	bl	7ca2 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    12ac:	f8c5 4480 	str.w	r4, [r5, #1152]	; 0x480
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
    12b0:	482e      	ldr	r0, [pc, #184]	; (136c <spm_config+0x1b4>)
    12b2:	f006 fcf6 	bl	7ca2 <printk>
		PRINT("%02u %-21s%s", i, periph[i].name,
    12b6:	4e2e      	ldr	r6, [pc, #184]	; (1370 <spm_config+0x1b8>)
		NRF_SPU->GPIOPORT[0].PERM = 0;
    12b8:	f8c5 44c0 	str.w	r4, [r5, #1216]	; 0x4c0
		PRINT("%02u %-21s%s", i, periph[i].name,
    12bc:	4f2d      	ldr	r7, [pc, #180]	; (1374 <spm_config+0x1bc>)
    12be:	4d2e      	ldr	r5, [pc, #184]	; (1378 <spm_config+0x1c0>)
    12c0:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1388 <spm_config+0x1d0>
    12c4:	f895 9005 	ldrb.w	r9, [r5, #5]
    12c8:	4621      	mov	r1, r4
    12ca:	f1b9 0f00 	cmp.w	r9, #0
    12ce:	bf14      	ite	ne
    12d0:	4633      	movne	r3, r6
    12d2:	463b      	moveq	r3, r7
    12d4:	4640      	mov	r0, r8
    12d6:	682a      	ldr	r2, [r5, #0]
    12d8:	f006 fce3 	bl	7ca2 <printk>
		if (!periph[i].nonsecure) {
    12dc:	f1b9 0f00 	cmp.w	r9, #0
    12e0:	d10c      	bne.n	12fc <spm_config+0x144>
			PRINT("\tSKIP\n");
    12e2:	4826      	ldr	r0, [pc, #152]	; (137c <spm_config+0x1c4>)
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    12e4:	3401      	adds	r4, #1
			PRINT("\tOK\n");
    12e6:	f006 fcdc 	bl	7ca2 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    12ea:	2c20      	cmp	r4, #32
    12ec:	f105 0508 	add.w	r5, r5, #8
    12f0:	d1e8      	bne.n	12c4 <spm_config+0x10c>
	PRINT("\n");
    12f2:	4815      	ldr	r0, [pc, #84]	; (1348 <spm_config+0x190>)
	spm_config_flash();
	spm_config_sram();
	spm_config_peripherals();
}
    12f4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("\n");
    12f8:	f006 bcd3 	b.w	7ca2 <printk>
		err = spm_config_peripheral(periph[i].id, false);
    12fc:	f895 9004 	ldrb.w	r9, [r5, #4]
	NVIC_DisableIRQ(id);
    1300:	f995 0004 	ldrsb.w	r0, [r5, #4]
    1304:	f7ff fe78 	bl	ff8 <__NVIC_DisableIRQ>
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    1308:	ea4f 0389 	mov.w	r3, r9, lsl #2
    130c:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    1310:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    1314:	f1b9 0f31 	cmp.w	r9, #49	; 0x31
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    1318:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    131c:	d006      	beq.n	132c <spm_config+0x174>
	return present && (usel || split);
    131e:	2a00      	cmp	r2, #0
    1320:	da07      	bge.n	1332 <spm_config+0x17a>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
    1322:	f002 0203 	and.w	r2, r2, #3
	return present && (usel || split);
    1326:	3a02      	subs	r2, #2
    1328:	2a01      	cmp	r2, #1
    132a:	d802      	bhi.n	1332 <spm_config+0x17a>
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
    132c:	4a14      	ldr	r2, [pc, #80]	; (1380 <spm_config+0x1c8>)
    132e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	irq_target_state_set(id, IRQ_TARGET_STATE_NON_SECURE);
    1332:	2101      	movs	r1, #1
    1334:	4648      	mov	r0, r9
    1336:	f006 fd70 	bl	7e1a <irq_target_state_set>
			PRINT("\tOK\n");
    133a:	4812      	ldr	r0, [pc, #72]	; (1384 <spm_config+0x1cc>)
    133c:	e7d2      	b.n	12e4 <spm_config+0x12c>
    133e:	bf00      	nop
    1340:	00008bab 	.word	0x00008bab
    1344:	0000ffe0 	.word	0x0000ffe0
    1348:	0000975f 	.word	0x0000975f
    134c:	00000020 	.word	0x00000020
    1350:	00008aed 	.word	0x00008aed
    1354:	00008abd 	.word	0x00008abd
    1358:	50003000 	.word	0x50003000
    135c:	00008bcf 	.word	0x00008bcf
    1360:	00008c01 	.word	0x00008c01
    1364:	00008c47 	.word	0x00008c47
    1368:	00008c77 	.word	0x00008c77
    136c:	00008c99 	.word	0x00008c99
    1370:	00008ba0 	.word	0x00008ba0
    1374:	00008ae5 	.word	0x00008ae5
    1378:	000086a8 	.word	0x000086a8
    137c:	00008cc2 	.word	0x00008cc2
    1380:	80000100 	.word	0x80000100
    1384:	00008cc9 	.word	0x00008cc9
    1388:	00008cb5 	.word	0x00008cb5

0000138c <spm_secure_services_init>:
int spm_secure_services_init(void)
{
	int err = 0;

#ifdef CONFIG_SPM_SERVICE_RNG
	err = nrf_cc3xx_platform_ctr_drbg_init(&ctr_drbg_ctx, NULL, 0);
    138c:	2200      	movs	r2, #0
    138e:	4802      	ldr	r0, [pc, #8]	; (1398 <spm_secure_services_init+0xc>)
    1390:	4611      	mov	r1, r2
    1392:	f003 bf07 	b.w	51a4 <nrf_cc3xx_platform_ctr_drbg_init>
    1396:	bf00      	nop
    1398:	20000258 	.word	0x20000258

0000139c <__acle_se_spm_request_read_nse>:
};


__TZ_NONSECURE_ENTRY_FUNC
int spm_request_read_nse(void *destination, uint32_t addr, size_t len)
{
    139c:	b570      	push	{r4, r5, r6, lr}
    139e:	460c      	mov	r4, r1
    13a0:	4615      	mov	r5, r2
#endif
		{.start = FICR_RESTRICTED_ADDR,
		 .size = FICR_RESTRICTED_SIZE},
	};

	if (destination == NULL || len <= 0) {
    13a2:	4606      	mov	r6, r0
    13a4:	b950      	cbnz	r0, 13bc <__acle_se_spm_request_read_nse+0x20>
		return -EINVAL;
    13a6:	f06f 0015 	mvn.w	r0, #21
			return 0;
		}
	}

	return -EPERM;
}
    13aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    13ae:	4671      	mov	r1, lr
    13b0:	4672      	mov	r2, lr
    13b2:	4673      	mov	r3, lr
    13b4:	46f4      	mov	ip, lr
    13b6:	f38e 8c00 	msr	CPSR_fs, lr
    13ba:	4774      	bxns	lr
	if (destination == NULL || len <= 0) {
    13bc:	2a00      	cmp	r2, #0
    13be:	d0f2      	beq.n	13a6 <__acle_se_spm_request_read_nse+0xa>
	return arm_cmse_addr_is_secure(ptr) == 1;
    13c0:	f006 fd6e 	bl	7ea0 <arm_cmse_addr_is_secure>
	if (ptr_in_secure_area((intptr_t)destination)) {
    13c4:	2801      	cmp	r0, #1
    13c6:	d0ee      	beq.n	13a6 <__acle_se_spm_request_read_nse+0xa>
		if (addr >= start && addr + len <= start + size) {
    13c8:	4b0b      	ldr	r3, [pc, #44]	; (13f8 <__acle_se_spm_request_read_nse+0x5c>)
    13ca:	429c      	cmp	r4, r3
    13cc:	d90a      	bls.n	13e4 <__acle_se_spm_request_read_nse+0x48>
    13ce:	192a      	adds	r2, r5, r4
    13d0:	332d      	adds	r3, #45	; 0x2d
    13d2:	429a      	cmp	r2, r3
    13d4:	d809      	bhi.n	13ea <__acle_se_spm_request_read_nse+0x4e>
			memcpy(destination, (const void *)addr, len);
    13d6:	462a      	mov	r2, r5
    13d8:	4621      	mov	r1, r4
    13da:	4630      	mov	r0, r6
    13dc:	f006 fd9c 	bl	7f18 <memcpy>
			return 0;
    13e0:	2000      	movs	r0, #0
    13e2:	e7e2      	b.n	13aa <__acle_se_spm_request_read_nse+0xe>
		if (addr >= start && addr + len <= start + size) {
    13e4:	4b05      	ldr	r3, [pc, #20]	; (13fc <__acle_se_spm_request_read_nse+0x60>)
    13e6:	429c      	cmp	r4, r3
    13e8:	d903      	bls.n	13f2 <__acle_se_spm_request_read_nse+0x56>
    13ea:	4b05      	ldr	r3, [pc, #20]	; (1400 <__acle_se_spm_request_read_nse+0x64>)
    13ec:	192a      	adds	r2, r5, r4
    13ee:	429a      	cmp	r2, r3
    13f0:	d9f1      	bls.n	13d6 <__acle_se_spm_request_read_nse+0x3a>
	return -EPERM;
    13f2:	f04f 30ff 	mov.w	r0, #4294967295
    13f6:	e7d8      	b.n	13aa <__acle_se_spm_request_read_nse+0xe>
    13f8:	00ff01ff 	.word	0x00ff01ff
    13fc:	00ff012f 	.word	0x00ff012f
    1400:	00ff0138 	.word	0x00ff0138

00001404 <__acle_se_spm_request_random_number_nse>:


#ifdef CONFIG_SPM_SERVICE_RNG
__TZ_NONSECURE_ENTRY_FUNC
int spm_request_random_number_nse(uint8_t *output, size_t len, size_t *olen)
{
    1404:	b570      	push	{r4, r5, r6, lr}
    1406:	4606      	mov	r6, r0
    1408:	460d      	mov	r5, r1
    140a:	4614      	mov	r4, r2
	return arm_cmse_addr_is_secure(ptr) == 1;
    140c:	f006 fd48 	bl	7ea0 <arm_cmse_addr_is_secure>
	int err = -EINVAL;

	if (ptr_in_secure_area((intptr_t)output) ||
    1410:	2801      	cmp	r0, #1
    1412:	d00d      	beq.n	1430 <__acle_se_spm_request_random_number_nse+0x2c>
	return arm_cmse_addr_is_secure(ptr) == 1;
    1414:	4620      	mov	r0, r4
    1416:	f006 fd43 	bl	7ea0 <arm_cmse_addr_is_secure>
	if (ptr_in_secure_area((intptr_t)output) ||
    141a:	2801      	cmp	r0, #1
    141c:	d008      	beq.n	1430 <__acle_se_spm_request_random_number_nse+0x2c>
	    ptr_in_secure_area((intptr_t)olen)) {
		return -EINVAL;
	}

	err = nrf_cc3xx_platform_ctr_drbg_get(&ctr_drbg_ctx, output, len, olen);
    141e:	4623      	mov	r3, r4
    1420:	462a      	mov	r2, r5
    1422:	4631      	mov	r1, r6
    1424:	4808      	ldr	r0, [pc, #32]	; (1448 <__acle_se_spm_request_random_number_nse+0x44>)
    1426:	f003 fef1 	bl	520c <nrf_cc3xx_platform_ctr_drbg_get>
	if (*olen != len) {
    142a:	6823      	ldr	r3, [r4, #0]
    142c:	42ab      	cmp	r3, r5
    142e:	d001      	beq.n	1434 <__acle_se_spm_request_random_number_nse+0x30>
		return -EINVAL;
    1430:	f06f 0015 	mvn.w	r0, #21
	}

	return err;
}
    1434:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    1438:	4671      	mov	r1, lr
    143a:	4672      	mov	r2, lr
    143c:	4673      	mov	r3, lr
    143e:	46f4      	mov	ip, lr
    1440:	f38e 8c00 	msr	CPSR_fs, lr
    1444:	4774      	bxns	lr
    1446:	bf00      	nop
    1448:	20000258 	.word	0x20000258

0000144c <__acle_se_spm_firmware_info_nse>:
#endif /* CONFIG_SPM_SERVICE_S0_ACTIVE */

#ifdef CONFIG_SPM_SERVICE_FIND_FIRMWARE_INFO
__TZ_NONSECURE_ENTRY_FUNC
int spm_firmware_info_nse(uint32_t fw_address, struct fw_info *info)
{
    144c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1450:	4681      	mov	r9, r0
	const struct fw_info *tmp_info;

	if (info == NULL) {
    1452:	460d      	mov	r5, r1
{
    1454:	b085      	sub	sp, #20
	if (info == NULL) {
    1456:	b381      	cbz	r1, 14ba <__acle_se_spm_firmware_info_nse+0x6e>
	return arm_cmse_addr_is_secure(ptr) == 1;
    1458:	f006 fd22 	bl	7ea0 <arm_cmse_addr_is_secure>
		return -EINVAL;
	}

	/* Ensure that fw_address is within secure area */
	if (!ptr_in_secure_area(fw_address)) {
    145c:	2801      	cmp	r0, #1
    145e:	d12c      	bne.n	14ba <__acle_se_spm_firmware_info_nse+0x6e>
	return arm_cmse_addr_is_secure(ptr) == 1;
    1460:	4628      	mov	r0, r5
    1462:	f006 fd1d 	bl	7ea0 <arm_cmse_addr_is_secure>
		return -EINVAL;
	}

	/* Ensure that *info is in non-secure RAM */
	if (ptr_in_secure_area((intptr_t)info)) {
    1466:	2801      	cmp	r0, #1
    1468:	d027      	beq.n	14ba <__acle_se_spm_firmware_info_nse+0x6e>
 */
static inline const struct fw_info *fw_info_find(uint32_t firmware_address)
{
	const struct fw_info *finfo;

	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    146a:	f04f 0800 	mov.w	r8, #0
    146e:	f8df b05c 	ldr.w	fp, [pc, #92]	; 14cc <__acle_se_spm_firmware_info_nse+0x80>
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    1472:	f8df a05c 	ldr.w	sl, [pc, #92]	; 14d0 <__acle_se_spm_firmware_info_nse+0x84>
    1476:	af01      	add	r7, sp, #4
		finfo = fw_info_check(firmware_address +
						fw_info_allowed_offsets[i]);
    1478:	f85b 6b04 	ldr.w	r6, [fp], #4
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    147c:	e89a 0007 	ldmia.w	sl, {r0, r1, r2}
		finfo = fw_info_check(firmware_address +
    1480:	444e      	add	r6, r9
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    1482:	e887 0007 	stmia.w	r7, {r0, r1, r2}
	if (memcmp(finfo->magic, fw_info_magic, CONFIG_FW_INFO_MAGIC_LEN)
    1486:	220c      	movs	r2, #12
    1488:	4639      	mov	r1, r7
    148a:	4630      	mov	r0, r6
    148c:	f006 fd1d 	bl	7eca <memcmp>
    1490:	4604      	mov	r4, r0
    1492:	b900      	cbnz	r0, 1496 <__acle_se_spm_firmware_info_nse+0x4a>
		if (finfo) {
    1494:	b9a6      	cbnz	r6, 14c0 <__acle_se_spm_firmware_info_nse+0x74>
	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    1496:	f108 0801 	add.w	r8, r8, #1
    149a:	f1b8 0f05 	cmp.w	r8, #5
    149e:	d1eb      	bne.n	1478 <__acle_se_spm_firmware_info_nse+0x2c>
	if (tmp_info != NULL) {
		memcpy(info, tmp_info, sizeof(*tmp_info));
		return 0;
	}

	return -EFAULT;
    14a0:	f06f 040d 	mvn.w	r4, #13
}
    14a4:	4620      	mov	r0, r4
    14a6:	b005      	add	sp, #20
    14a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    14ac:	4671      	mov	r1, lr
    14ae:	4672      	mov	r2, lr
    14b0:	4673      	mov	r3, lr
    14b2:	46f4      	mov	ip, lr
    14b4:	f38e 8c00 	msr	CPSR_fs, lr
    14b8:	4774      	bxns	lr
		return -EINVAL;
    14ba:	f06f 0415 	mvn.w	r4, #21
    14be:	e7f1      	b.n	14a4 <__acle_se_spm_firmware_info_nse+0x58>
		memcpy(info, tmp_info, sizeof(*tmp_info));
    14c0:	223c      	movs	r2, #60	; 0x3c
    14c2:	4631      	mov	r1, r6
    14c4:	4628      	mov	r0, r5
    14c6:	f006 fd27 	bl	7f18 <memcpy>
		return 0;
    14ca:	e7eb      	b.n	14a4 <__acle_se_spm_firmware_info_nse+0x58>
    14cc:	000087a8 	.word	0x000087a8
    14d0:	00008670 	.word	0x00008670

000014d4 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    14d4:	4801      	ldr	r0, [pc, #4]	; (14dc <nrf_cc3xx_platform_abort_init+0x8>)
    14d6:	f003 be5d 	b.w	5194 <nrf_cc3xx_platform_set_abort>
    14da:	bf00      	nop
    14dc:	000087bc 	.word	0x000087bc

000014e0 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    14e0:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    14e2:	b1b0      	cbz	r0, 1512 <mutex_unlock_platform+0x32>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    14e4:	6843      	ldr	r3, [r0, #4]
    14e6:	2b04      	cmp	r3, #4
    14e8:	d10d      	bne.n	1506 <mutex_unlock_platform+0x26>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    14ea:	2200      	movs	r2, #0
    14ec:	6803      	ldr	r3, [r0, #0]
    14ee:	e8d3 1fef 	ldaex	r1, [r3]
    14f2:	2901      	cmp	r1, #1
    14f4:	d103      	bne.n	14fe <mutex_unlock_platform+0x1e>
    14f6:	e8c3 2fe0 	stlex	r0, r2, [r3]
    14fa:	2800      	cmp	r0, #0
    14fc:	d1f7      	bne.n	14ee <mutex_unlock_platform+0xe>
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    14fe:	4807      	ldr	r0, [pc, #28]	; (151c <mutex_unlock_platform+0x3c>)
    1500:	bf08      	it	eq
    1502:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1504:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1506:	b13b      	cbz	r3, 1518 <mutex_unlock_platform+0x38>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1508:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    150a:	f002 fa8b 	bl	3a24 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    150e:	2000      	movs	r0, #0
    1510:	e7f8      	b.n	1504 <mutex_unlock_platform+0x24>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1512:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1516:	e7f5      	b.n	1504 <mutex_unlock_platform+0x24>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1518:	4801      	ldr	r0, [pc, #4]	; (1520 <mutex_unlock_platform+0x40>)
    151a:	e7f3      	b.n	1504 <mutex_unlock_platform+0x24>
    151c:	ffff8fe9 	.word	0xffff8fe9
    1520:	ffff8fea 	.word	0xffff8fea

00001524 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1524:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1526:	4604      	mov	r4, r0
    1528:	b918      	cbnz	r0, 1532 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    152a:	4b0d      	ldr	r3, [pc, #52]	; (1560 <mutex_free_platform+0x3c>)
    152c:	480d      	ldr	r0, [pc, #52]	; (1564 <mutex_free_platform+0x40>)
    152e:	685b      	ldr	r3, [r3, #4]
    1530:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1532:	6861      	ldr	r1, [r4, #4]
    1534:	2908      	cmp	r1, #8
    1536:	d00d      	beq.n	1554 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1538:	f031 0304 	bics.w	r3, r1, #4
    153c:	d00a      	beq.n	1554 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    153e:	f011 0102 	ands.w	r1, r1, #2
    1542:	d008      	beq.n	1556 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1544:	4621      	mov	r1, r4
    1546:	4808      	ldr	r0, [pc, #32]	; (1568 <mutex_free_platform+0x44>)
    1548:	f002 f822 	bl	3590 <k_mem_slab_free>
        mutex->mutex = NULL;
    154c:	2300      	movs	r3, #0
    154e:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1550:	2300      	movs	r3, #0
    1552:	6063      	str	r3, [r4, #4]
}
    1554:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1556:	2214      	movs	r2, #20
    1558:	6820      	ldr	r0, [r4, #0]
    155a:	f006 fce8 	bl	7f2e <memset>
    155e:	e7f7      	b.n	1550 <mutex_free_platform+0x2c>
    1560:	2000005c 	.word	0x2000005c
    1564:	00008dfe 	.word	0x00008dfe
    1568:	20000414 	.word	0x20000414

0000156c <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    156c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    156e:	4604      	mov	r4, r0
    1570:	b918      	cbnz	r0, 157a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1572:	4b16      	ldr	r3, [pc, #88]	; (15cc <mutex_init_platform+0x60>)
    1574:	4816      	ldr	r0, [pc, #88]	; (15d0 <mutex_init_platform+0x64>)
    1576:	685b      	ldr	r3, [r3, #4]
    1578:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    157a:	6863      	ldr	r3, [r4, #4]
    157c:	2b04      	cmp	r3, #4
    157e:	d023      	beq.n	15c8 <mutex_init_platform+0x5c>
    1580:	2b08      	cmp	r3, #8
    1582:	d021      	beq.n	15c8 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1584:	b9cb      	cbnz	r3, 15ba <mutex_init_platform+0x4e>
    1586:	6823      	ldr	r3, [r4, #0]
    1588:	b9bb      	cbnz	r3, 15ba <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    158a:	f04f 32ff 	mov.w	r2, #4294967295
    158e:	f04f 33ff 	mov.w	r3, #4294967295
    1592:	4621      	mov	r1, r4
    1594:	480f      	ldr	r0, [pc, #60]	; (15d4 <mutex_init_platform+0x68>)
    1596:	f001 ffa1 	bl	34dc <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    159a:	b908      	cbnz	r0, 15a0 <mutex_init_platform+0x34>
    159c:	6823      	ldr	r3, [r4, #0]
    159e:	b91b      	cbnz	r3, 15a8 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    15a0:	4b0a      	ldr	r3, [pc, #40]	; (15cc <mutex_init_platform+0x60>)
    15a2:	480d      	ldr	r0, [pc, #52]	; (15d8 <mutex_init_platform+0x6c>)
    15a4:	685b      	ldr	r3, [r3, #4]
    15a6:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    15a8:	2214      	movs	r2, #20
    15aa:	2100      	movs	r1, #0
    15ac:	6820      	ldr	r0, [r4, #0]
    15ae:	f006 fcbe 	bl	7f2e <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    15b2:	6863      	ldr	r3, [r4, #4]
    15b4:	f043 0302 	orr.w	r3, r3, #2
    15b8:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    15ba:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    15bc:	f006 fe97 	bl	82ee <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    15c0:	6863      	ldr	r3, [r4, #4]
    15c2:	f043 0301 	orr.w	r3, r3, #1
    15c6:	6063      	str	r3, [r4, #4]
}
    15c8:	bd10      	pop	{r4, pc}
    15ca:	bf00      	nop
    15cc:	2000005c 	.word	0x2000005c
    15d0:	00008dfe 	.word	0x00008dfe
    15d4:	20000414 	.word	0x20000414
    15d8:	00008e24 	.word	0x00008e24

000015dc <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    15dc:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    15de:	b1e8      	cbz	r0, 161c <mutex_lock_platform+0x40>
    switch (mutex->flags) {
    15e0:	6843      	ldr	r3, [r0, #4]
    15e2:	2b04      	cmp	r3, #4
    15e4:	d10c      	bne.n	1600 <mutex_lock_platform+0x24>
    15e6:	2201      	movs	r2, #1
    15e8:	6803      	ldr	r3, [r0, #0]
    15ea:	e8d3 1fef 	ldaex	r1, [r3]
    15ee:	2900      	cmp	r1, #0
    15f0:	d103      	bne.n	15fa <mutex_lock_platform+0x1e>
    15f2:	e8c3 2fe0 	stlex	r0, r2, [r3]
    15f6:	2800      	cmp	r0, #0
    15f8:	d1f7      	bne.n	15ea <mutex_lock_platform+0xe>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    15fa:	d10b      	bne.n	1614 <mutex_lock_platform+0x38>
    15fc:	2000      	movs	r0, #0
}
    15fe:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1600:	b153      	cbz	r3, 1618 <mutex_lock_platform+0x3c>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1602:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1604:	f04f 32ff 	mov.w	r2, #4294967295
    1608:	f04f 33ff 	mov.w	r3, #4294967295
    160c:	f002 f932 	bl	3874 <z_impl_k_mutex_lock>
        if (ret == 0) {
    1610:	2800      	cmp	r0, #0
    1612:	d0f3      	beq.n	15fc <mutex_lock_platform+0x20>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1614:	4803      	ldr	r0, [pc, #12]	; (1624 <mutex_lock_platform+0x48>)
    1616:	e7f2      	b.n	15fe <mutex_lock_platform+0x22>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1618:	4803      	ldr	r0, [pc, #12]	; (1628 <mutex_lock_platform+0x4c>)
    161a:	e7f0      	b.n	15fe <mutex_lock_platform+0x22>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    161c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1620:	e7ed      	b.n	15fe <mutex_lock_platform+0x22>
    1622:	bf00      	nop
    1624:	ffff8fe9 	.word	0xffff8fe9
    1628:	ffff8fea 	.word	0xffff8fea

0000162c <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    162c:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    162e:	4906      	ldr	r1, [pc, #24]	; (1648 <nrf_cc3xx_platform_mutex_init+0x1c>)
    1630:	2340      	movs	r3, #64	; 0x40
    1632:	2214      	movs	r2, #20
    1634:	4805      	ldr	r0, [pc, #20]	; (164c <nrf_cc3xx_platform_mutex_init+0x20>)
    1636:	f006 fe2f 	bl	8298 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    163a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    163e:	4904      	ldr	r1, [pc, #16]	; (1650 <nrf_cc3xx_platform_mutex_init+0x24>)
    1640:	4804      	ldr	r0, [pc, #16]	; (1654 <nrf_cc3xx_platform_mutex_init+0x28>)
    1642:	f003 be5b 	b.w	52fc <nrf_cc3xx_platform_set_mutexes>
    1646:	bf00      	nop
    1648:	20000434 	.word	0x20000434
    164c:	20000414 	.word	0x20000414
    1650:	000087d4 	.word	0x000087d4
    1654:	000087c4 	.word	0x000087c4

00001658 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1658:	4901      	ldr	r1, [pc, #4]	; (1660 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    165a:	2210      	movs	r2, #16
	str	r2, [r1]
    165c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    165e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1660:	e000ed10 	.word	0xe000ed10

00001664 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1664:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1666:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1668:	f380 8811 	msr	BASEPRI, r0
	isb
    166c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1670:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1674:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1676:	b662      	cpsie	i
	isb
    1678:	f3bf 8f6f 	isb	sy

	bx	lr
    167c:	4770      	bx	lr
    167e:	bf00      	nop

00001680 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    1680:	b537      	push	{r0, r1, r2, r4, r5, lr}
    1682:	4605      	mov	r5, r0

	if (esf != NULL) {
    1684:	460c      	mov	r4, r1
    1686:	b1c9      	cbz	r1, 16bc <z_arm_fatal_error+0x3c>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    1688:	688b      	ldr	r3, [r1, #8]
    168a:	4810      	ldr	r0, [pc, #64]	; (16cc <z_arm_fatal_error+0x4c>)
    168c:	9300      	str	r3, [sp, #0]
    168e:	e9d1 2300 	ldrd	r2, r3, [r1]
    1692:	2145      	movs	r1, #69	; 0x45
    1694:	f006 fba3 	bl	7dde <z_log_minimal_printk>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    1698:	6963      	ldr	r3, [r4, #20]
    169a:	2145      	movs	r1, #69	; 0x45
    169c:	9300      	str	r3, [sp, #0]
    169e:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
    16a2:	480b      	ldr	r0, [pc, #44]	; (16d0 <z_arm_fatal_error+0x50>)
    16a4:	f006 fb9b 	bl	7dde <z_log_minimal_printk>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    16a8:	2145      	movs	r1, #69	; 0x45
    16aa:	69e2      	ldr	r2, [r4, #28]
    16ac:	4809      	ldr	r0, [pc, #36]	; (16d4 <z_arm_fatal_error+0x54>)
    16ae:	f006 fb96 	bl	7dde <z_log_minimal_printk>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    16b2:	2145      	movs	r1, #69	; 0x45
    16b4:	69a2      	ldr	r2, [r4, #24]
    16b6:	4808      	ldr	r0, [pc, #32]	; (16d8 <z_arm_fatal_error+0x58>)
    16b8:	f006 fb91 	bl	7dde <z_log_minimal_printk>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    16bc:	4621      	mov	r1, r4
    16be:	4628      	mov	r0, r5
}
    16c0:	b003      	add	sp, #12
    16c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	z_fatal_error(reason, esf);
    16c6:	f001 bdaf 	b.w	3228 <z_fatal_error>
    16ca:	bf00      	nop
    16cc:	00008e51 	.word	0x00008e51
    16d0:	00008e85 	.word	0x00008e85
    16d4:	00008eb9 	.word	0x00008eb9
    16d8:	00008ecd 	.word	0x00008ecd

000016dc <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    16dc:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    16de:	2b00      	cmp	r3, #0
    16e0:	db08      	blt.n	16f4 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    16e2:	2201      	movs	r2, #1
    16e4:	f000 001f 	and.w	r0, r0, #31
    16e8:	fa02 f000 	lsl.w	r0, r2, r0
    16ec:	4a02      	ldr	r2, [pc, #8]	; (16f8 <arch_irq_enable+0x1c>)
    16ee:	095b      	lsrs	r3, r3, #5
    16f0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    16f4:	4770      	bx	lr
    16f6:	bf00      	nop
    16f8:	e000e100 	.word	0xe000e100

000016fc <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    16fc:	4b05      	ldr	r3, [pc, #20]	; (1714 <arch_irq_is_enabled+0x18>)
    16fe:	0942      	lsrs	r2, r0, #5
    1700:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1704:	2301      	movs	r3, #1
    1706:	f000 001f 	and.w	r0, r0, #31
    170a:	fa03 f000 	lsl.w	r0, r3, r0
}
    170e:	4010      	ands	r0, r2
    1710:	4770      	bx	lr
    1712:	bf00      	nop
    1714:	e000e100 	.word	0xe000e100

00001718 <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    1718:	b538      	push	{r3, r4, r5, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    171a:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    171c:	2c07      	cmp	r4, #7
{
    171e:	4605      	mov	r5, r0
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    1720:	d908      	bls.n	1734 <z_arm_irq_priority_set+0x1c>
    1722:	490d      	ldr	r1, [pc, #52]	; (1758 <z_arm_irq_priority_set+0x40>)
    1724:	480d      	ldr	r0, [pc, #52]	; (175c <z_arm_irq_priority_set+0x44>)
    1726:	2259      	movs	r2, #89	; 0x59
    1728:	f006 fabb 	bl	7ca2 <printk>
    172c:	2159      	movs	r1, #89	; 0x59
    172e:	480a      	ldr	r0, [pc, #40]	; (1758 <z_arm_irq_priority_set+0x40>)
    1730:	f006 fb42 	bl	7db8 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1734:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1736:	2b00      	cmp	r3, #0
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1738:	bfac      	ite	ge
    173a:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    173e:	4b08      	ldrlt	r3, [pc, #32]	; (1760 <z_arm_irq_priority_set+0x48>)
    1740:	ea4f 1444 	mov.w	r4, r4, lsl #5
    1744:	b2e4      	uxtb	r4, r4
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1746:	bfab      	itete	ge
    1748:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    174c:	f005 050f 	andlt.w	r5, r5, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1750:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1754:	555c      	strblt	r4, [r3, r5]
}
    1756:	bd38      	pop	{r3, r4, r5, pc}
    1758:	00008f00 	.word	0x00008f00
    175c:	00008abd 	.word	0x00008abd
    1760:	e000ed14 	.word	0xe000ed14

00001764 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1764:	bf30      	wfi
    b z_SysNmiOnReset
    1766:	f7ff bffd 	b.w	1764 <z_SysNmiOnReset>
    176a:	bf00      	nop

0000176c <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    176c:	4a0b      	ldr	r2, [pc, #44]	; (179c <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    176e:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1770:	4b0b      	ldr	r3, [pc, #44]	; (17a0 <z_arm_prep_c+0x34>)
    1772:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1776:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    1778:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    177c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1780:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1784:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1788:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    178c:	f001 fdec 	bl	3368 <z_bss_zero>
	z_data_copy();
    1790:	f003 f9de 	bl	4b50 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1794:	f000 fb58 	bl	1e48 <z_arm_interrupt_init>
	z_cstart();
    1798:	f001 fdf0 	bl	337c <z_cstart>
    179c:	00000000 	.word	0x00000000
    17a0:	e000ed00 	.word	0xe000ed00

000017a4 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    17a4:	4a09      	ldr	r2, [pc, #36]	; (17cc <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    17a6:	490a      	ldr	r1, [pc, #40]	; (17d0 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    17a8:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    17aa:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    17ac:	6758      	str	r0, [r3, #116]	; 0x74
	_current->arch.swap_return_value = _k_neg_eagain;
    17ae:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    17b0:	4908      	ldr	r1, [pc, #32]	; (17d4 <arch_swap+0x30>)
    17b2:	684b      	ldr	r3, [r1, #4]
    17b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    17b8:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    17ba:	2300      	movs	r3, #0
    17bc:	f383 8811 	msr	BASEPRI, r3
    17c0:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    17c4:	6893      	ldr	r3, [r2, #8]
}
    17c6:	6f98      	ldr	r0, [r3, #120]	; 0x78
    17c8:	4770      	bx	lr
    17ca:	bf00      	nop
    17cc:	200009c4 	.word	0x200009c4
    17d0:	000088c8 	.word	0x000088c8
    17d4:	e000ed00 	.word	0xe000ed00

000017d8 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    17d8:	4913      	ldr	r1, [pc, #76]	; (1828 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    17da:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    17dc:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    17e0:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    17e2:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    17e6:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    17ea:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    17ec:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    17f0:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    17f4:	4f0d      	ldr	r7, [pc, #52]	; (182c <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    17f6:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    17fa:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    17fc:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    17fe:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1800:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    1802:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1804:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1806:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    180a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    180e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1812:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    1816:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    181a:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    181c:	f006 fb33 	bl	7e86 <configure_builtin_stack_guard>
    pop {r2, lr}
    1820:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    1824:	4770      	bx	lr
    1826:	0000      	.short	0x0000
    ldr r1, =_kernel
    1828:	200009c4 	.word	0x200009c4
    ldr v4, =_SCS_ICSR
    182c:	e000ed04 	.word	0xe000ed04

00001830 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1830:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1834:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1836:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    183a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    183e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1840:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1844:	2902      	cmp	r1, #2
    beq _oops
    1846:	d0ff      	beq.n	1848 <_oops>

00001848 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1848:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    184a:	f006 fade 	bl	7e0a <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    184e:	bd01      	pop	{r0, pc}

00001850 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1850:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1854:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
    1856:	490b      	ldr	r1, [pc, #44]	; (1884 <arch_new_thread+0x34>)
	iframe->a2 = (uint32_t)p1;
    1858:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    185c:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
    185e:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
    1862:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1866:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
    1868:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
    186c:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1870:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1874:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    1878:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    187a:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    187c:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    187e:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1880:	4770      	bx	lr
    1882:	bf00      	nop
    1884:	00007ce3 	.word	0x00007ce3

00001888 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    1888:	4b08      	ldr	r3, [pc, #32]	; (18ac <arch_switch_to_main_thread+0x24>)
    188a:	6098      	str	r0, [r3, #8]
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    188c:	6e43      	ldr	r3, [r0, #100]	; 0x64
    188e:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1892:	4610      	mov	r0, r2
    1894:	f381 8809 	msr	PSP, r1
    1898:	2100      	movs	r1, #0
    189a:	b663      	cpsie	if
    189c:	f381 8811 	msr	BASEPRI, r1
    18a0:	f3bf 8f6f 	isb	sy
    18a4:	2200      	movs	r2, #0
    18a6:	2300      	movs	r3, #0
    18a8:	f006 fa1b 	bl	7ce2 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    18ac:	200009c4 	.word	0x200009c4

000018b0 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    18b0:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    18b2:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    18b4:	4a0b      	ldr	r2, [pc, #44]	; (18e4 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    18b6:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    18b8:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    18ba:	bf1e      	ittt	ne
	movne	r1, #0
    18bc:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    18be:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    18c0:	f006 fd0e 	blne	82e0 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    18c4:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    18c6:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    18ca:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    18ce:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    18d2:	4905      	ldr	r1, [pc, #20]	; (18e8 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    18d4:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    18d6:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    18d8:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    18da:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    18de:	4903      	ldr	r1, [pc, #12]	; (18ec <_isr_wrapper+0x3c>)
	bx r1
    18e0:	4708      	bx	r1
    18e2:	0000      	.short	0x0000
	ldr r2, =_kernel
    18e4:	200009c4 	.word	0x200009c4
	ldr r1, =_sw_isr_table
    18e8:	00008414 	.word	0x00008414
	ldr r1, =z_arm_int_exit
    18ec:	000018f1 	.word	0x000018f1

000018f0 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    18f0:	4b04      	ldr	r3, [pc, #16]	; (1904 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    18f2:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    18f4:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    18f6:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    18f8:	d003      	beq.n	1902 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    18fa:	4903      	ldr	r1, [pc, #12]	; (1908 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    18fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1900:	600a      	str	r2, [r1, #0]

00001902 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1902:	4770      	bx	lr
	ldr r3, =_kernel
    1904:	200009c4 	.word	0x200009c4
	ldr r1, =_SCS_ICSR
    1908:	e000ed04 	.word	0xe000ed04

0000190c <mem_manage_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    190c:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    190e:	4c2b      	ldr	r4, [pc, #172]	; (19bc <mem_manage_fault.isra.0+0xb0>)
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    1910:	4606      	mov	r6, r0
    1912:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
    1914:	482a      	ldr	r0, [pc, #168]	; (19c0 <mem_manage_fault.isra.0+0xb4>)
    1916:	2145      	movs	r1, #69	; 0x45
    1918:	f006 fa61 	bl	7dde <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    191c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    191e:	06d0      	lsls	r0, r2, #27
    1920:	d503      	bpl.n	192a <mem_manage_fault.isra.0+0x1e>
		PR_FAULT_INFO("  Stacking error (context area might be"
    1922:	2145      	movs	r1, #69	; 0x45
    1924:	4827      	ldr	r0, [pc, #156]	; (19c4 <mem_manage_fault.isra.0+0xb8>)
    1926:	f006 fa5a 	bl	7dde <z_log_minimal_printk>
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    192a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    192c:	0719      	lsls	r1, r3, #28
    192e:	d503      	bpl.n	1938 <mem_manage_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Unstacking error");
    1930:	2145      	movs	r1, #69	; 0x45
    1932:	4825      	ldr	r0, [pc, #148]	; (19c8 <mem_manage_fault.isra.0+0xbc>)
    1934:	f006 fa53 	bl	7dde <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1938:	4c20      	ldr	r4, [pc, #128]	; (19bc <mem_manage_fault.isra.0+0xb0>)
    193a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    193c:	079a      	lsls	r2, r3, #30
    193e:	d510      	bpl.n	1962 <mem_manage_fault.isra.0+0x56>
		PR_FAULT_INFO("  Data Access Violation");
    1940:	2145      	movs	r1, #69	; 0x45
    1942:	4822      	ldr	r0, [pc, #136]	; (19cc <mem_manage_fault.isra.0+0xc0>)
    1944:	f006 fa4b 	bl	7dde <z_log_minimal_printk>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1948:	6b62      	ldr	r2, [r4, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    194a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    194c:	061b      	lsls	r3, r3, #24
    194e:	d508      	bpl.n	1962 <mem_manage_fault.isra.0+0x56>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    1950:	2145      	movs	r1, #69	; 0x45
    1952:	481f      	ldr	r0, [pc, #124]	; (19d0 <mem_manage_fault.isra.0+0xc4>)
    1954:	f006 fa43 	bl	7dde <z_log_minimal_printk>
			if (from_hard_fault != 0) {
    1958:	b11e      	cbz	r6, 1962 <mem_manage_fault.isra.0+0x56>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    195a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    195c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    1960:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1962:	4c16      	ldr	r4, [pc, #88]	; (19bc <mem_manage_fault.isra.0+0xb0>)
    1964:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1966:	07d6      	lsls	r6, r2, #31
    1968:	d503      	bpl.n	1972 <mem_manage_fault.isra.0+0x66>
		PR_FAULT_INFO("  Instruction Access Violation");
    196a:	2145      	movs	r1, #69	; 0x45
    196c:	4819      	ldr	r0, [pc, #100]	; (19d4 <mem_manage_fault.isra.0+0xc8>)
    196e:	f006 fa36 	bl	7dde <z_log_minimal_printk>
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1972:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1974:	0698      	lsls	r0, r3, #26
    1976:	d503      	bpl.n	1980 <mem_manage_fault.isra.0+0x74>
		PR_FAULT_INFO(
    1978:	2145      	movs	r1, #69	; 0x45
    197a:	4817      	ldr	r0, [pc, #92]	; (19d8 <mem_manage_fault.isra.0+0xcc>)
    197c:	f006 fa2f 	bl	7dde <z_log_minimal_printk>
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1980:	4b0e      	ldr	r3, [pc, #56]	; (19bc <mem_manage_fault.isra.0+0xb0>)
    1982:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1984:	06d1      	lsls	r1, r2, #27
    1986:	d402      	bmi.n	198e <mem_manage_fault.isra.0+0x82>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1988:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    198a:	0792      	lsls	r2, r2, #30
    198c:	d50d      	bpl.n	19aa <mem_manage_fault.isra.0+0x9e>
					"Stacking error not a stack fail\n");
			}
		}
#else
	(void)mmfar;
	__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    198e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1990:	06db      	lsls	r3, r3, #27
    1992:	d50a      	bpl.n	19aa <mem_manage_fault.isra.0+0x9e>
    1994:	4911      	ldr	r1, [pc, #68]	; (19dc <mem_manage_fault.isra.0+0xd0>)
    1996:	4812      	ldr	r0, [pc, #72]	; (19e0 <mem_manage_fault.isra.0+0xd4>)
    1998:	f240 124f 	movw	r2, #335	; 0x14f
    199c:	f006 f981 	bl	7ca2 <printk>
    19a0:	f240 114f 	movw	r1, #335	; 0x14f
    19a4:	480d      	ldr	r0, [pc, #52]	; (19dc <mem_manage_fault.isra.0+0xd0>)
    19a6:	f006 fa07 	bl	7db8 <assert_post_action>

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    19aa:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    19ac:	4a03      	ldr	r2, [pc, #12]	; (19bc <mem_manage_fault.isra.0+0xb0>)
    19ae:	6a93      	ldr	r3, [r2, #40]	; 0x28
    19b0:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    19b4:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    19b6:	7028      	strb	r0, [r5, #0]

	return reason;
}
    19b8:	bd70      	pop	{r4, r5, r6, pc}
    19ba:	bf00      	nop
    19bc:	e000ed00 	.word	0xe000ed00
    19c0:	00008f36 	.word	0x00008f36
    19c4:	00008f51 	.word	0x00008f51
    19c8:	00008f89 	.word	0x00008f89
    19cc:	00008fa1 	.word	0x00008fa1
    19d0:	00008fbe 	.word	0x00008fbe
    19d4:	00008fd9 	.word	0x00008fd9
    19d8:	00008ffd 	.word	0x00008ffd
    19dc:	00009031 	.word	0x00009031
    19e0:	00008abd 	.word	0x00008abd

000019e4 <bus_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    19e4:	b570      	push	{r4, r5, r6, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    19e6:	4c23      	ldr	r4, [pc, #140]	; (1a74 <bus_fault.isra.0+0x90>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    19e8:	4606      	mov	r6, r0
    19ea:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
    19ec:	4822      	ldr	r0, [pc, #136]	; (1a78 <bus_fault.isra.0+0x94>)
    19ee:	2145      	movs	r1, #69	; 0x45
    19f0:	f006 f9f5 	bl	7dde <z_log_minimal_printk>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    19f4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    19f6:	04d1      	lsls	r1, r2, #19
    19f8:	d503      	bpl.n	1a02 <bus_fault.isra.0+0x1e>
		PR_FAULT_INFO("  Stacking error");
    19fa:	2145      	movs	r1, #69	; 0x45
    19fc:	481f      	ldr	r0, [pc, #124]	; (1a7c <bus_fault.isra.0+0x98>)
    19fe:	f006 f9ee 	bl	7dde <z_log_minimal_printk>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1a02:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a04:	051a      	lsls	r2, r3, #20
    1a06:	d503      	bpl.n	1a10 <bus_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Unstacking error");
    1a08:	2145      	movs	r1, #69	; 0x45
    1a0a:	481d      	ldr	r0, [pc, #116]	; (1a80 <bus_fault.isra.0+0x9c>)
    1a0c:	f006 f9e7 	bl	7dde <z_log_minimal_printk>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1a10:	4c18      	ldr	r4, [pc, #96]	; (1a74 <bus_fault.isra.0+0x90>)
    1a12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a14:	059b      	lsls	r3, r3, #22
    1a16:	d510      	bpl.n	1a3a <bus_fault.isra.0+0x56>
		PR_FAULT_INFO("  Precise data bus error");
    1a18:	481a      	ldr	r0, [pc, #104]	; (1a84 <bus_fault.isra.0+0xa0>)
    1a1a:	2145      	movs	r1, #69	; 0x45
    1a1c:	f006 f9df 	bl	7dde <z_log_minimal_printk>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1a20:	6ba2      	ldr	r2, [r4, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1a22:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a24:	0418      	lsls	r0, r3, #16
    1a26:	d508      	bpl.n	1a3a <bus_fault.isra.0+0x56>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    1a28:	2145      	movs	r1, #69	; 0x45
    1a2a:	4817      	ldr	r0, [pc, #92]	; (1a88 <bus_fault.isra.0+0xa4>)
    1a2c:	f006 f9d7 	bl	7dde <z_log_minimal_printk>
			if (from_hard_fault != 0) {
    1a30:	b11e      	cbz	r6, 1a3a <bus_fault.isra.0+0x56>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1a32:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a34:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    1a38:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1a3a:	4c0e      	ldr	r4, [pc, #56]	; (1a74 <bus_fault.isra.0+0x90>)
    1a3c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a3e:	0559      	lsls	r1, r3, #21
    1a40:	d503      	bpl.n	1a4a <bus_fault.isra.0+0x66>
		PR_FAULT_INFO("  Imprecise data bus error");
    1a42:	2145      	movs	r1, #69	; 0x45
    1a44:	4811      	ldr	r0, [pc, #68]	; (1a8c <bus_fault.isra.0+0xa8>)
    1a46:	f006 f9ca 	bl	7dde <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1a4a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a4c:	05da      	lsls	r2, r3, #23
    1a4e:	d50b      	bpl.n	1a68 <bus_fault.isra.0+0x84>
		PR_FAULT_INFO("  Instruction bus error");
    1a50:	2145      	movs	r1, #69	; 0x45
    1a52:	480f      	ldr	r0, [pc, #60]	; (1a90 <bus_fault.isra.0+0xac>)
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    1a54:	f006 f9c3 	bl	7dde <z_log_minimal_printk>
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf, true);
    1a58:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1a5a:	4a06      	ldr	r2, [pc, #24]	; (1a74 <bus_fault.isra.0+0x90>)
    1a5c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1a5e:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    1a62:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1a64:	7028      	strb	r0, [r5, #0]

	return reason;
}
    1a66:	bd70      	pop	{r4, r5, r6, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1a68:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a6a:	049b      	lsls	r3, r3, #18
    1a6c:	d5f4      	bpl.n	1a58 <bus_fault.isra.0+0x74>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    1a6e:	2145      	movs	r1, #69	; 0x45
    1a70:	4808      	ldr	r0, [pc, #32]	; (1a94 <bus_fault.isra.0+0xb0>)
    1a72:	e7ef      	b.n	1a54 <bus_fault.isra.0+0x70>
    1a74:	e000ed00 	.word	0xe000ed00
    1a78:	0000906b 	.word	0x0000906b
    1a7c:	00009086 	.word	0x00009086
    1a80:	00008f89 	.word	0x00008f89
    1a84:	0000909c 	.word	0x0000909c
    1a88:	000090ba 	.word	0x000090ba
    1a8c:	000090d4 	.word	0x000090d4
    1a90:	000090f4 	.word	0x000090f4
    1a94:	00008ffd 	.word	0x00008ffd

00001a98 <usage_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    1a98:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1a9a:	4c21      	ldr	r4, [pc, #132]	; (1b20 <usage_fault.isra.0+0x88>)
	PR_FAULT_INFO("***** USAGE FAULT *****");
    1a9c:	2145      	movs	r1, #69	; 0x45
    1a9e:	4821      	ldr	r0, [pc, #132]	; (1b24 <usage_fault.isra.0+0x8c>)
    1aa0:	f006 f99d 	bl	7dde <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1aa4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1aa6:	0195      	lsls	r5, r2, #6
    1aa8:	d503      	bpl.n	1ab2 <usage_fault.isra.0+0x1a>
		PR_FAULT_INFO("  Division by zero");
    1aaa:	2145      	movs	r1, #69	; 0x45
    1aac:	481e      	ldr	r0, [pc, #120]	; (1b28 <usage_fault.isra.0+0x90>)
    1aae:	f006 f996 	bl	7dde <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1ab2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1ab4:	01dc      	lsls	r4, r3, #7
    1ab6:	d503      	bpl.n	1ac0 <usage_fault.isra.0+0x28>
		PR_FAULT_INFO("  Unaligned memory access");
    1ab8:	2145      	movs	r1, #69	; 0x45
    1aba:	481c      	ldr	r0, [pc, #112]	; (1b2c <usage_fault.isra.0+0x94>)
    1abc:	f006 f98f 	bl	7dde <z_log_minimal_printk>
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    1ac0:	4d17      	ldr	r5, [pc, #92]	; (1b20 <usage_fault.isra.0+0x88>)
    1ac2:	6aac      	ldr	r4, [r5, #40]	; 0x28
    1ac4:	f414 1480 	ands.w	r4, r4, #1048576	; 0x100000
    1ac8:	d004      	beq.n	1ad4 <usage_fault.isra.0+0x3c>
		PR_FAULT_INFO("  Stack overflow (context area not valid)");
    1aca:	2145      	movs	r1, #69	; 0x45
    1acc:	4818      	ldr	r0, [pc, #96]	; (1b30 <usage_fault.isra.0+0x98>)
    1ace:	f006 f986 	bl	7dde <z_log_minimal_printk>
		 * prevents the context area to be loaded on the stack upon
		 * UsageFault exception entry. As a result, we cannot rely
		 * on the reported faulty instruction address, to determine
		 * the instruction that triggered the stack overflow.
		 */
		reason = K_ERR_STACK_CHK_FAIL;
    1ad2:	2402      	movs	r4, #2
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1ad4:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1ad6:	0318      	lsls	r0, r3, #12
    1ad8:	d503      	bpl.n	1ae2 <usage_fault.isra.0+0x4a>
		PR_FAULT_INFO("  No coprocessor instructions");
    1ada:	2145      	movs	r1, #69	; 0x45
    1adc:	4815      	ldr	r0, [pc, #84]	; (1b34 <usage_fault.isra.0+0x9c>)
    1ade:	f006 f97e 	bl	7dde <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1ae2:	4d0f      	ldr	r5, [pc, #60]	; (1b20 <usage_fault.isra.0+0x88>)
    1ae4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1ae6:	0351      	lsls	r1, r2, #13
    1ae8:	d503      	bpl.n	1af2 <usage_fault.isra.0+0x5a>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    1aea:	2145      	movs	r1, #69	; 0x45
    1aec:	4812      	ldr	r0, [pc, #72]	; (1b38 <usage_fault.isra.0+0xa0>)
    1aee:	f006 f976 	bl	7dde <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1af2:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1af4:	039a      	lsls	r2, r3, #14
    1af6:	d503      	bpl.n	1b00 <usage_fault.isra.0+0x68>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    1af8:	2145      	movs	r1, #69	; 0x45
    1afa:	4810      	ldr	r0, [pc, #64]	; (1b3c <usage_fault.isra.0+0xa4>)
    1afc:	f006 f96f 	bl	7dde <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1b00:	4d07      	ldr	r5, [pc, #28]	; (1b20 <usage_fault.isra.0+0x88>)
    1b02:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1b04:	03db      	lsls	r3, r3, #15
    1b06:	d503      	bpl.n	1b10 <usage_fault.isra.0+0x78>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    1b08:	2145      	movs	r1, #69	; 0x45
    1b0a:	480d      	ldr	r0, [pc, #52]	; (1b40 <usage_fault.isra.0+0xa8>)
    1b0c:	f006 f967 	bl	7dde <z_log_minimal_printk>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1b10:	6aab      	ldr	r3, [r5, #40]	; 0x28

	return reason;
}
    1b12:	4620      	mov	r0, r4
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1b14:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    1b18:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    1b1c:	62ab      	str	r3, [r5, #40]	; 0x28
}
    1b1e:	bd38      	pop	{r3, r4, r5, pc}
    1b20:	e000ed00 	.word	0xe000ed00
    1b24:	00009111 	.word	0x00009111
    1b28:	0000912e 	.word	0x0000912e
    1b2c:	00009146 	.word	0x00009146
    1b30:	00009165 	.word	0x00009165
    1b34:	00009194 	.word	0x00009194
    1b38:	000091b7 	.word	0x000091b7
    1b3c:	000091e1 	.word	0x000091e1
    1b40:	00009200 	.word	0x00009200

00001b44 <secure_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static void secure_fault(const z_arch_esf_t *esf)
    1b44:	b510      	push	{r4, lr}
{
	PR_FAULT_INFO("***** SECURE FAULT *****");

	STORE_xFAR(sfar, SAU->SFAR);
    1b46:	4c1e      	ldr	r4, [pc, #120]	; (1bc0 <secure_fault.isra.0+0x7c>)
	PR_FAULT_INFO("***** SECURE FAULT *****");
    1b48:	481e      	ldr	r0, [pc, #120]	; (1bc4 <secure_fault.isra.0+0x80>)
    1b4a:	2145      	movs	r1, #69	; 0x45
    1b4c:	f006 f947 	bl	7dde <z_log_minimal_printk>
	STORE_xFAR(sfar, SAU->SFAR);
    1b50:	69a2      	ldr	r2, [r4, #24]
	if ((SAU->SFSR & SAU_SFSR_SFARVALID_Msk) != 0) {
    1b52:	6963      	ldr	r3, [r4, #20]
    1b54:	0658      	lsls	r0, r3, #25
    1b56:	d503      	bpl.n	1b60 <secure_fault.isra.0+0x1c>
		PR_EXC("  Address: 0x%x", sfar);
    1b58:	2145      	movs	r1, #69	; 0x45
    1b5a:	481b      	ldr	r0, [pc, #108]	; (1bc8 <secure_fault.isra.0+0x84>)
    1b5c:	f006 f93f 	bl	7dde <z_log_minimal_printk>
	}

	/* bits are sticky: they stack and must be reset */
	if ((SAU->SFSR & SAU_SFSR_INVEP_Msk) != 0) {
    1b60:	6963      	ldr	r3, [r4, #20]
    1b62:	07d9      	lsls	r1, r3, #31
    1b64:	d508      	bpl.n	1b78 <secure_fault.isra.0+0x34>
		PR_FAULT_INFO("  Invalid entry point");
    1b66:	2145      	movs	r1, #69	; 0x45
    1b68:	4818      	ldr	r0, [pc, #96]	; (1bcc <secure_fault.isra.0+0x88>)
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
		PR_FAULT_INFO("  Invalid transition");
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
		PR_FAULT_INFO("  Lazy state preservation");
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
		PR_FAULT_INFO("  Lazy state error");
    1b6a:	f006 f938 	bl	7dde <z_log_minimal_printk>
	}

	/* clear SFSR sticky bits */
	SAU->SFSR |= 0xFF;
    1b6e:	6963      	ldr	r3, [r4, #20]
    1b70:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    1b74:	6163      	str	r3, [r4, #20]
}
    1b76:	bd10      	pop	{r4, pc}
	} else if ((SAU->SFSR & SAU_SFSR_INVIS_Msk) != 0) {
    1b78:	6963      	ldr	r3, [r4, #20]
    1b7a:	079a      	lsls	r2, r3, #30
    1b7c:	d502      	bpl.n	1b84 <secure_fault.isra.0+0x40>
		PR_FAULT_INFO("  Invalid integrity signature");
    1b7e:	2145      	movs	r1, #69	; 0x45
    1b80:	4813      	ldr	r0, [pc, #76]	; (1bd0 <secure_fault.isra.0+0x8c>)
    1b82:	e7f2      	b.n	1b6a <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_INVER_Msk) != 0) {
    1b84:	6963      	ldr	r3, [r4, #20]
    1b86:	075b      	lsls	r3, r3, #29
    1b88:	d502      	bpl.n	1b90 <secure_fault.isra.0+0x4c>
		PR_FAULT_INFO("  Invalid exception return");
    1b8a:	2145      	movs	r1, #69	; 0x45
    1b8c:	4811      	ldr	r0, [pc, #68]	; (1bd4 <secure_fault.isra.0+0x90>)
    1b8e:	e7ec      	b.n	1b6a <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_AUVIOL_Msk) != 0) {
    1b90:	6963      	ldr	r3, [r4, #20]
    1b92:	0718      	lsls	r0, r3, #28
    1b94:	d502      	bpl.n	1b9c <secure_fault.isra.0+0x58>
		PR_FAULT_INFO("  Attribution unit violation");
    1b96:	2145      	movs	r1, #69	; 0x45
    1b98:	480f      	ldr	r0, [pc, #60]	; (1bd8 <secure_fault.isra.0+0x94>)
    1b9a:	e7e6      	b.n	1b6a <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
    1b9c:	6963      	ldr	r3, [r4, #20]
    1b9e:	06d9      	lsls	r1, r3, #27
    1ba0:	d502      	bpl.n	1ba8 <secure_fault.isra.0+0x64>
		PR_FAULT_INFO("  Invalid transition");
    1ba2:	2145      	movs	r1, #69	; 0x45
    1ba4:	480d      	ldr	r0, [pc, #52]	; (1bdc <secure_fault.isra.0+0x98>)
    1ba6:	e7e0      	b.n	1b6a <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
    1ba8:	6963      	ldr	r3, [r4, #20]
    1baa:	069a      	lsls	r2, r3, #26
    1bac:	d502      	bpl.n	1bb4 <secure_fault.isra.0+0x70>
		PR_FAULT_INFO("  Lazy state preservation");
    1bae:	2145      	movs	r1, #69	; 0x45
    1bb0:	480b      	ldr	r0, [pc, #44]	; (1be0 <secure_fault.isra.0+0x9c>)
    1bb2:	e7da      	b.n	1b6a <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
    1bb4:	6963      	ldr	r3, [r4, #20]
    1bb6:	061b      	lsls	r3, r3, #24
    1bb8:	d5d9      	bpl.n	1b6e <secure_fault.isra.0+0x2a>
		PR_FAULT_INFO("  Lazy state error");
    1bba:	2145      	movs	r1, #69	; 0x45
    1bbc:	4809      	ldr	r0, [pc, #36]	; (1be4 <secure_fault.isra.0+0xa0>)
    1bbe:	e7d4      	b.n	1b6a <secure_fault.isra.0+0x26>
    1bc0:	e000edd0 	.word	0xe000edd0
    1bc4:	00009230 	.word	0x00009230
    1bc8:	0000924e 	.word	0x0000924e
    1bcc:	00009263 	.word	0x00009263
    1bd0:	0000927e 	.word	0x0000927e
    1bd4:	000092a1 	.word	0x000092a1
    1bd8:	000092c1 	.word	0x000092c1
    1bdc:	000092e3 	.word	0x000092e3
    1be0:	000092fd 	.word	0x000092fd
    1be4:	0000931c 	.word	0x0000931c

00001be8 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1bec:	4b7a      	ldr	r3, [pc, #488]	; (1dd8 <z_arm_fault+0x1f0>)
{
    1bee:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1bf0:	685c      	ldr	r4, [r3, #4]
    1bf2:	2600      	movs	r6, #0
{
    1bf4:	b08a      	sub	sp, #40	; 0x28
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1bf6:	f3c4 0708 	ubfx	r7, r4, #0, #9
    1bfa:	f386 8811 	msr	BASEPRI, r6
    1bfe:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1c02:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    1c06:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1c0a:	d11e      	bne.n	1c4a <z_arm_fault+0x62>
	if ((exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) == 0U) {
    1c0c:	f012 0301 	ands.w	r3, r2, #1
    1c10:	d03a      	beq.n	1c88 <z_arm_fault+0xa0>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
    1c12:	f012 0340 	ands.w	r3, r2, #64	; 0x40
    1c16:	f002 0808 	and.w	r8, r2, #8
    1c1a:	f040 80d6 	bne.w	1dca <z_arm_fault+0x1e2>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
    1c1e:	0752      	lsls	r2, r2, #29
			secure_esf = (z_arch_esf_t *)msp;
    1c20:	bf54      	ite	pl
    1c22:	4605      	movpl	r5, r0
	*nested_exc = false;
    1c24:	461e      	movmi	r6, r3
	if ((*top_of_sec_stack == INTEGRITY_SIGNATURE_STD) ||
    1c26:	682a      	ldr	r2, [r5, #0]
    1c28:	4b6c      	ldr	r3, [pc, #432]	; (1ddc <z_arm_fault+0x1f4>)
			*nested_exc = true;
    1c2a:	bf58      	it	pl
    1c2c:	2601      	movpl	r6, #1
	if ((*top_of_sec_stack == INTEGRITY_SIGNATURE_STD) ||
    1c2e:	4413      	add	r3, r2
    1c30:	2b01      	cmp	r3, #1
		sec_ret_addr = secure_esf->basic.pc;
    1c32:	bf98      	it	ls
    1c34:	6c2a      	ldrls	r2, [r5, #64]	; 0x40
	PR_FAULT_INFO("  S instruction address:  0x%x", sec_ret_addr);
    1c36:	2145      	movs	r1, #69	; 0x45
    1c38:	4869      	ldr	r0, [pc, #420]	; (1de0 <z_arm_fault+0x1f8>)
    1c3a:	f006 f8d0 	bl	7dde <z_log_minimal_printk>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1c3e:	f1b8 0f00 	cmp.w	r8, #0
    1c42:	d01e      	beq.n	1c82 <z_arm_fault+0x9a>
  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
    1c44:	f3ef 8589 	mrs	r5, PSP_NS

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    1c48:	b95d      	cbnz	r5, 1c62 <z_arm_fault+0x7a>
    1c4a:	f240 32f2 	movw	r2, #1010	; 0x3f2
    1c4e:	4965      	ldr	r1, [pc, #404]	; (1de4 <z_arm_fault+0x1fc>)
    1c50:	4865      	ldr	r0, [pc, #404]	; (1de8 <z_arm_fault+0x200>)
    1c52:	f006 f826 	bl	7ca2 <printk>
    1c56:	f240 31f2 	movw	r1, #1010	; 0x3f2
    1c5a:	4862      	ldr	r0, [pc, #392]	; (1de4 <z_arm_fault+0x1fc>)
    1c5c:	f006 f8ac 	bl	7db8 <assert_post_action>
    1c60:	2500      	movs	r5, #0
	*recoverable = false;
    1c62:	2300      	movs	r3, #0
    1c64:	1efa      	subs	r2, r7, #3
    1c66:	4698      	mov	r8, r3
    1c68:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    1c6c:	4613      	mov	r3, r2
    1c6e:	2b09      	cmp	r3, #9
    1c70:	f200 8099 	bhi.w	1da6 <z_arm_fault+0x1be>
    1c74:	e8df f003 	tbb	[pc, r3]
    1c78:	6a8c880a 	.word	0x6a8c880a
    1c7c:	97979790 	.word	0x97979790
    1c80:	9497      	.short	0x9497
  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
    1c82:	f3ef 8588 	mrs	r5, MSP_NS
  return(result);
    1c86:	e7df      	b.n	1c48 <z_arm_fault+0x60>
	*nested_exc = false;
    1c88:	461e      	mov	r6, r3
    1c8a:	e7de      	b.n	1c4a <z_arm_fault+0x62>
	PR_FAULT_INFO("***** HARD FAULT *****");
    1c8c:	2145      	movs	r1, #69	; 0x45
    1c8e:	4857      	ldr	r0, [pc, #348]	; (1dec <z_arm_fault+0x204>)
    1c90:	f006 f8a5 	bl	7dde <z_log_minimal_printk>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1c94:	4b50      	ldr	r3, [pc, #320]	; (1dd8 <z_arm_fault+0x1f0>)
	*recoverable = false;
    1c96:	f88d 8007 	strb.w	r8, [sp, #7]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1c9a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    1c9c:	f014 0402 	ands.w	r4, r4, #2
    1ca0:	d004      	beq.n	1cac <z_arm_fault+0xc4>
		PR_EXC("  Bus fault on vector table read");
    1ca2:	2145      	movs	r1, #69	; 0x45
    1ca4:	4852      	ldr	r0, [pc, #328]	; (1df0 <z_arm_fault+0x208>)
	PR_FAULT_INFO(
    1ca6:	f006 f89a 	bl	7dde <z_log_minimal_printk>
    1caa:	e077      	b.n	1d9c <z_arm_fault+0x1b4>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1cae:	2a00      	cmp	r2, #0
    1cb0:	da1d      	bge.n	1cee <z_arm_fault+0x106>
		PR_EXC("  Debug event");
    1cb2:	2145      	movs	r1, #69	; 0x45
    1cb4:	484f      	ldr	r0, [pc, #316]	; (1df4 <z_arm_fault+0x20c>)
    1cb6:	f006 f892 	bl	7dde <z_log_minimal_printk>
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1cba:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1cbe:	b99b      	cbnz	r3, 1ce8 <z_arm_fault+0x100>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1cc0:	2220      	movs	r2, #32
    1cc2:	4629      	mov	r1, r5
    1cc4:	a802      	add	r0, sp, #8
    1cc6:	f006 f927 	bl	7f18 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1cca:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1ccc:	2e00      	cmp	r6, #0
    1cce:	d077      	beq.n	1dc0 <z_arm_fault+0x1d8>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1cd0:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1cd4:	b922      	cbnz	r2, 1ce0 <z_arm_fault+0xf8>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    1cd6:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1cda:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1cde:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1ce0:	4620      	mov	r0, r4
    1ce2:	a902      	add	r1, sp, #8
    1ce4:	f7ff fccc 	bl	1680 <z_arm_fatal_error>
}
    1ce8:	b00a      	add	sp, #40	; 0x28
    1cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1cf0:	005b      	lsls	r3, r3, #1
    1cf2:	d540      	bpl.n	1d76 <z_arm_fault+0x18e>
		PR_EXC("  Fault escalation (see below)");
    1cf4:	2145      	movs	r1, #69	; 0x45
    1cf6:	4840      	ldr	r0, [pc, #256]	; (1df8 <z_arm_fault+0x210>)
    1cf8:	f006 f871 	bl	7dde <z_log_minimal_printk>
	uint16_t fault_insn = *(ret_addr - 1);
    1cfc:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1cfe:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    1d02:	f64d 7302 	movw	r3, #57090	; 0xdf02
    1d06:	429a      	cmp	r2, r3
    1d08:	d00c      	beq.n	1d24 <z_arm_fault+0x13c>
		} else if (SCB_MMFSR != 0) {
    1d0a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1d0e:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    1d12:	781b      	ldrb	r3, [r3, #0]
    1d14:	b16b      	cbz	r3, 1d32 <z_arm_fault+0x14a>
			reason = mem_manage_fault(esf, 1, recoverable);
    1d16:	2001      	movs	r0, #1
    1d18:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    1d1c:	f7ff fdf6 	bl	190c <mem_manage_fault.isra.0>
		reason = bus_fault(esf, 0, recoverable);
    1d20:	4604      	mov	r4, r0
		break;
    1d22:	e7ca      	b.n	1cba <z_arm_fault+0xd2>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    1d24:	2145      	movs	r1, #69	; 0x45
    1d26:	682a      	ldr	r2, [r5, #0]
    1d28:	4834      	ldr	r0, [pc, #208]	; (1dfc <z_arm_fault+0x214>)
    1d2a:	f006 f858 	bl	7dde <z_log_minimal_printk>
			reason = esf->basic.r0;
    1d2e:	682c      	ldr	r4, [r5, #0]
    1d30:	e7c3      	b.n	1cba <z_arm_fault+0xd2>
		} else if (SCB_BFSR != 0) {
    1d32:	4b33      	ldr	r3, [pc, #204]	; (1e00 <z_arm_fault+0x218>)
    1d34:	781b      	ldrb	r3, [r3, #0]
    1d36:	b12b      	cbz	r3, 1d44 <z_arm_fault+0x15c>
			reason = bus_fault(esf, 1, recoverable);
    1d38:	2001      	movs	r0, #1
    1d3a:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    1d3e:	f7ff fe51 	bl	19e4 <bus_fault.isra.0>
    1d42:	e7ed      	b.n	1d20 <z_arm_fault+0x138>
		} else if (SCB_UFSR != 0) {
    1d44:	4b2f      	ldr	r3, [pc, #188]	; (1e04 <z_arm_fault+0x21c>)
    1d46:	881b      	ldrh	r3, [r3, #0]
    1d48:	b29b      	uxth	r3, r3
    1d4a:	b113      	cbz	r3, 1d52 <z_arm_fault+0x16a>
		reason = usage_fault(esf);
    1d4c:	f7ff fea4 	bl	1a98 <usage_fault.isra.0>
    1d50:	e7e6      	b.n	1d20 <z_arm_fault+0x138>
		} else if (SAU->SFSR != 0) {
    1d52:	4b2d      	ldr	r3, [pc, #180]	; (1e08 <z_arm_fault+0x220>)
    1d54:	695b      	ldr	r3, [r3, #20]
    1d56:	b113      	cbz	r3, 1d5e <z_arm_fault+0x176>
			secure_fault(esf);
    1d58:	f7ff fef4 	bl	1b44 <secure_fault.isra.0>
    1d5c:	e7ad      	b.n	1cba <z_arm_fault+0xd2>
			__ASSERT(0,
    1d5e:	4921      	ldr	r1, [pc, #132]	; (1de4 <z_arm_fault+0x1fc>)
    1d60:	f240 22c3 	movw	r2, #707	; 0x2c3
    1d64:	4820      	ldr	r0, [pc, #128]	; (1de8 <z_arm_fault+0x200>)
    1d66:	f005 ff9c 	bl	7ca2 <printk>
    1d6a:	f240 21c3 	movw	r1, #707	; 0x2c3
		__ASSERT(0,
    1d6e:	481d      	ldr	r0, [pc, #116]	; (1de4 <z_arm_fault+0x1fc>)
    1d70:	f006 f822 	bl	7db8 <assert_post_action>
    1d74:	e7a1      	b.n	1cba <z_arm_fault+0xd2>
    1d76:	491b      	ldr	r1, [pc, #108]	; (1de4 <z_arm_fault+0x1fc>)
    1d78:	f240 22c7 	movw	r2, #711	; 0x2c7
    1d7c:	481a      	ldr	r0, [pc, #104]	; (1de8 <z_arm_fault+0x200>)
    1d7e:	f005 ff90 	bl	7ca2 <printk>
    1d82:	f240 21c7 	movw	r1, #711	; 0x2c7
    1d86:	e7f2      	b.n	1d6e <z_arm_fault+0x186>
		reason = mem_manage_fault(esf, 0, recoverable);
    1d88:	2000      	movs	r0, #0
    1d8a:	f10d 0107 	add.w	r1, sp, #7
    1d8e:	e7c5      	b.n	1d1c <z_arm_fault+0x134>
		reason = bus_fault(esf, 0, recoverable);
    1d90:	2000      	movs	r0, #0
    1d92:	f10d 0107 	add.w	r1, sp, #7
    1d96:	e7d2      	b.n	1d3e <z_arm_fault+0x156>
		secure_fault(esf);
    1d98:	f7ff fed4 	bl	1b44 <secure_fault.isra.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1d9c:	2400      	movs	r4, #0
}
    1d9e:	e78c      	b.n	1cba <z_arm_fault+0xd2>
	PR_FAULT_INFO(
    1da0:	2145      	movs	r1, #69	; 0x45
    1da2:	481a      	ldr	r0, [pc, #104]	; (1e0c <z_arm_fault+0x224>)
    1da4:	e77f      	b.n	1ca6 <z_arm_fault+0xbe>
	PR_FAULT_INFO("***** %s %d) *****",
    1da6:	491a      	ldr	r1, [pc, #104]	; (1e10 <z_arm_fault+0x228>)
    1da8:	f414 7ff8 	tst.w	r4, #496	; 0x1f0
    1dac:	4a19      	ldr	r2, [pc, #100]	; (1e14 <z_arm_fault+0x22c>)
    1dae:	481a      	ldr	r0, [pc, #104]	; (1e18 <z_arm_fault+0x230>)
    1db0:	bf08      	it	eq
    1db2:	460a      	moveq	r2, r1
    1db4:	f1a7 0310 	sub.w	r3, r7, #16
    1db8:	2145      	movs	r1, #69	; 0x45
    1dba:	f006 f810 	bl	7dde <z_log_minimal_printk>
    1dbe:	e7ed      	b.n	1d9c <z_arm_fault+0x1b4>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1dc0:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1dc4:	f023 0301 	bic.w	r3, r3, #1
    1dc8:	e789      	b.n	1cde <z_arm_fault+0xf6>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1dca:	f1b8 0f00 	cmp.w	r8, #0
    1dce:	f47f af3b 	bne.w	1c48 <z_arm_fault+0x60>
			ptr_esf = (z_arch_esf_t *)msp;
    1dd2:	4605      	mov	r5, r0
			*nested_exc = true;
    1dd4:	2601      	movs	r6, #1
    1dd6:	e737      	b.n	1c48 <z_arm_fault+0x60>
    1dd8:	e000ed00 	.word	0xe000ed00
    1ddc:	0105eda6 	.word	0x0105eda6
    1de0:	00009362 	.word	0x00009362
    1de4:	00009031 	.word	0x00009031
    1de8:	00008abd 	.word	0x00008abd
    1dec:	00009386 	.word	0x00009386
    1df0:	000093a2 	.word	0x000093a2
    1df4:	000093c8 	.word	0x000093c8
    1df8:	000093db 	.word	0x000093db
    1dfc:	000093ff 	.word	0x000093ff
    1e00:	e000ed29 	.word	0xe000ed29
    1e04:	e000ed2a 	.word	0xe000ed2a
    1e08:	e000edd0 	.word	0xe000edd0
    1e0c:	00009420 	.word	0x00009420
    1e10:	00009334 	.word	0x00009334
    1e14:	00009349 	.word	0x00009349
    1e18:	00009449 	.word	0x00009449

00001e1c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1e1c:	4b04      	ldr	r3, [pc, #16]	; (1e30 <z_arm_fault_init+0x14>)
    1e1e:	695a      	ldr	r2, [r3, #20]
    1e20:	f042 0210 	orr.w	r2, r2, #16
    1e24:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    1e26:	695a      	ldr	r2, [r3, #20]
    1e28:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    1e2c:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    1e2e:	4770      	bx	lr
    1e30:	e000ed00 	.word	0xe000ed00

00001e34 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1e34:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1e38:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1e3c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1e3e:	4672      	mov	r2, lr
	bl z_arm_fault
    1e40:	f7ff fed2 	bl	1be8 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1e44:	bd01      	pop	{r0, pc}
    1e46:	bf00      	nop

00001e48 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1e48:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1e4a:	2120      	movs	r1, #32
    1e4c:	4803      	ldr	r0, [pc, #12]	; (1e5c <z_arm_interrupt_init+0x14>)
    1e4e:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1e50:	3301      	adds	r3, #1
    1e52:	2b41      	cmp	r3, #65	; 0x41
    1e54:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1e58:	d1f9      	bne.n	1e4e <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1e5a:	4770      	bx	lr
    1e5c:	e000e100 	.word	0xe000e100

00001e60 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1e60:	2000      	movs	r0, #0
    msr CONTROL, r0
    1e62:	f380 8814 	msr	CONTROL, r0
    isb
    1e66:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    1e6a:	2000      	movs	r0, #0
    msr MSPLIM, r0
    1e6c:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    1e70:	f380 880b 	msr	PSPLIM, r0
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1e74:	f006 fa6c 	bl	8350 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    1e78:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1e7a:	490e      	ldr	r1, [pc, #56]	; (1eb4 <__start+0x54>)
    str r0, [r1]
    1e7c:	6008      	str	r0, [r1, #0]
    dsb
    1e7e:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1e82:	480d      	ldr	r0, [pc, #52]	; (1eb8 <__start+0x58>)
    msr msp, r0
    1e84:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    1e88:	f000 f83c 	bl	1f04 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1e8c:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1e8e:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1e92:	480a      	ldr	r0, [pc, #40]	; (1ebc <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1e94:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    1e98:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1e9a:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1e9e:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1ea2:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1ea4:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1ea6:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1eaa:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1eae:	f7ff fc5d 	bl	176c <z_arm_prep_c>
    1eb2:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    1eb4:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1eb8:	200025a8 	.word	0x200025a8
    ldr r0, =z_interrupt_stacks
    1ebc:	200026e8 	.word	0x200026e8

00001ec0 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    1ec0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1ec4:	4905      	ldr	r1, [pc, #20]	; (1edc <sys_arch_reboot+0x1c>)
    1ec6:	4b06      	ldr	r3, [pc, #24]	; (1ee0 <sys_arch_reboot+0x20>)
    1ec8:	68ca      	ldr	r2, [r1, #12]
    1eca:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1ece:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1ed0:	60cb      	str	r3, [r1, #12]
    1ed2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1ed6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1ed8:	e7fd      	b.n	1ed6 <sys_arch_reboot+0x16>
    1eda:	bf00      	nop
    1edc:	e000ed00 	.word	0xe000ed00
    1ee0:	05fa0004 	.word	0x05fa0004

00001ee4 <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
    1ee4:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
    1ee6:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1ee8:	4a05      	ldr	r2, [pc, #20]	; (1f00 <z_arm_clear_arm_mpu_config+0x1c>)
    1eea:	6811      	ldr	r1, [r2, #0]
	int num_regions =
    1eec:	f3c1 2107 	ubfx	r1, r1, #8, #8
	for (i = 0; i < num_regions; i++) {
    1ef0:	428b      	cmp	r3, r1
    1ef2:	d100      	bne.n	1ef6 <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    1ef4:	4770      	bx	lr
  mpu->RNR = rnr;
    1ef6:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    1ef8:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    1efa:	3301      	adds	r3, #1
    1efc:	e7f8      	b.n	1ef0 <z_arm_clear_arm_mpu_config+0xc>
    1efe:	bf00      	nop
    1f00:	e000ed90 	.word	0xe000ed90

00001f04 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1f04:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1f06:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1f08:	2400      	movs	r4, #0
    1f0a:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1f0e:	f7ff ffe9 	bl	1ee4 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    1f12:	4a0e      	ldr	r2, [pc, #56]	; (1f4c <z_arm_init_arch_hw_at_boot+0x48>)
	z_arm_clear_arm_mpu_config();
    1f14:	4623      	mov	r3, r4
    1f16:	4611      	mov	r1, r2
		NVIC->ICER[i] = 0xFFFFFFFF;
    1f18:	f04f 34ff 	mov.w	r4, #4294967295
    1f1c:	f103 0020 	add.w	r0, r3, #32
    1f20:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    1f22:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
    1f24:	f842 4020 	str.w	r4, [r2, r0, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    1f28:	d1f8      	bne.n	1f1c <z_arm_init_arch_hw_at_boot+0x18>
    1f2a:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1f2c:	f04f 30ff 	mov.w	r0, #4294967295
    1f30:	f103 0260 	add.w	r2, r3, #96	; 0x60
    1f34:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    1f36:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1f38:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    1f3c:	d1f8      	bne.n	1f30 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    1f3e:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    1f40:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1f44:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1f48:	bd10      	pop	{r4, pc}
    1f4a:	bf00      	nop
    1f4c:	e000e100 	.word	0xe000e100

00001f50 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    1f50:	4b06      	ldr	r3, [pc, #24]	; (1f6c <z_impl_k_thread_abort+0x1c>)
    1f52:	689b      	ldr	r3, [r3, #8]
    1f54:	4283      	cmp	r3, r0
    1f56:	d107      	bne.n	1f68 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1f58:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1f5c:	b123      	cbz	r3, 1f68 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1f5e:	4a04      	ldr	r2, [pc, #16]	; (1f70 <z_impl_k_thread_abort+0x20>)
    1f60:	6853      	ldr	r3, [r2, #4]
    1f62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1f66:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    1f68:	f002 bd5e 	b.w	4a28 <z_thread_abort>
    1f6c:	200009c4 	.word	0x200009c4
    1f70:	e000ed00 	.word	0xe000ed00

00001f74 <tz_nonsecure_state_setup>:
}
#endif /* CONFIG_ARMV8_M_MAINLINE */

void tz_nonsecure_state_setup(const tz_nonsecure_setup_conf_t *p_ns_conf)
{
	configure_nonsecure_vtor_offset(p_ns_conf->vtor_ns);
    1f74:	6882      	ldr	r2, [r0, #8]
	SCB_NS->VTOR = vtor_ns;
    1f76:	4b0d      	ldr	r3, [pc, #52]	; (1fac <tz_nonsecure_state_setup+0x38>)
    1f78:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
    1f7a:	6803      	ldr	r3, [r0, #0]
    1f7c:	f383 8888 	msr	MSP_NS, r3
  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
    1f80:	6843      	ldr	r3, [r0, #4]
    1f82:	f383 8889 	msr	PSP_NS, r3
	configure_nonsecure_psp(p_ns_conf->psp_ns);
	/* Select which stack-pointer to use (MSP or PSP) and
	 * the privilege level for thread mode.
	 */
	configure_nonsecure_control(p_ns_conf->control_ns.spsel,
		p_ns_conf->control_ns.npriv);
    1f86:	7b02      	ldrb	r2, [r0, #12]
    1f88:	f002 0101 	and.w	r1, r2, #1
  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
    1f8c:	f3ef 8394 	mrs	r3, CONTROL_NS
	control_ns &= ~(CONTROL_SPSEL_Msk | CONTROL_nPRIV_Msk);
    1f90:	f023 0303 	bic.w	r3, r3, #3
	if (spsel_ns) {
    1f94:	0792      	lsls	r2, r2, #30
		control_ns |= CONTROL_SPSEL_Msk;
    1f96:	bf48      	it	mi
    1f98:	f043 0302 	orrmi.w	r3, r3, #2
	if (npriv_ns) {
    1f9c:	b109      	cbz	r1, 1fa2 <tz_nonsecure_state_setup+0x2e>
		control_ns |= CONTROL_nPRIV_Msk;
    1f9e:	f043 0301 	orr.w	r3, r3, #1
  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
    1fa2:	f383 8894 	msr	CONTROL_NS, r3
  __ASM volatile ("isb 0xF":::"memory");
    1fa6:	f3bf 8f6f 	isb	sy
}
    1faa:	4770      	bx	lr
    1fac:	e002ed00 	.word	0xe002ed00

00001fb0 <tz_nbanked_exception_target_state_set>:

void tz_nbanked_exception_target_state_set(int secure_state)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1fb0:	4a08      	ldr	r2, [pc, #32]	; (1fd4 <tz_nbanked_exception_target_state_set+0x24>)
    1fb2:	68d3      	ldr	r3, [r2, #12]
	if (secure_state) {
    1fb4:	b148      	cbz	r0, 1fca <tz_nbanked_exception_target_state_set+0x1a>
		aircr_payload &= ~(SCB_AIRCR_BFHFNMINS_Msk);
    1fb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    1fba:	041b      	lsls	r3, r3, #16
    1fbc:	0c1b      	lsrs	r3, r3, #16
	} else {
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1fbe:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    1fc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    1fc6:	60d3      	str	r3, [r2, #12]
}
    1fc8:	4770      	bx	lr
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1fca:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
    1fcc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1fd0:	e7f5      	b.n	1fbe <tz_nbanked_exception_target_state_set+0xe>
    1fd2:	bf00      	nop
    1fd4:	e000ed00 	.word	0xe000ed00

00001fd8 <tz_nonsecure_exception_prio_config>:

void tz_nonsecure_exception_prio_config(int secure_boost)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1fd8:	4a08      	ldr	r2, [pc, #32]	; (1ffc <tz_nonsecure_exception_prio_config+0x24>)
    1fda:	68d3      	ldr	r3, [r2, #12]
	if (secure_boost) {
    1fdc:	b140      	cbz	r0, 1ff0 <tz_nonsecure_exception_prio_config+0x18>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1fde:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_PRIS_Msk;
    1fe0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else {
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1fe4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    1fe8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    1fec:	60d3      	str	r3, [r2, #12]
}
    1fee:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
    1ff0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    1ff4:	041b      	lsls	r3, r3, #16
    1ff6:	0c1b      	lsrs	r3, r3, #16
    1ff8:	e7f4      	b.n	1fe4 <tz_nonsecure_exception_prio_config+0xc>
    1ffa:	bf00      	nop
    1ffc:	e000ed00 	.word	0xe000ed00

00002000 <tz_nonsecure_system_reset_req_block>:

void tz_nonsecure_system_reset_req_block(int block)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    2000:	4a08      	ldr	r2, [pc, #32]	; (2024 <tz_nonsecure_system_reset_req_block+0x24>)
    2002:	68d3      	ldr	r3, [r2, #12]
	if (block) {
    2004:	b140      	cbz	r0, 2018 <tz_nonsecure_system_reset_req_block+0x18>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    2006:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_SYSRESETREQS_Msk;
    2008:	f043 0308 	orr.w	r3, r3, #8
	} else {
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
	}
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    200c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    2010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
    2014:	60d3      	str	r3, [r2, #12]
}
    2016:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
    2018:	f023 0308 	bic.w	r3, r3, #8
    201c:	041b      	lsls	r3, r3, #16
    201e:	0c1b      	lsrs	r3, r3, #16
    2020:	e7f4      	b.n	200c <tz_nonsecure_system_reset_req_block+0xc>
    2022:	bf00      	nop
    2024:	e000ed00 	.word	0xe000ed00

00002028 <tz_nonsecure_fpu_access_enable>:

#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
void tz_nonsecure_fpu_access_enable(void)
{
	SCB->NSACR |=
    2028:	4a03      	ldr	r2, [pc, #12]	; (2038 <tz_nonsecure_fpu_access_enable+0x10>)
    202a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    202e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    2032:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		(1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);
}
    2036:	4770      	bx	lr
    2038:	e000ed00 	.word	0xe000ed00

0000203c <tz_sau_configure>:
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

void tz_sau_configure(int enable, int allns)
{
	if (enable) {
    203c:	4b08      	ldr	r3, [pc, #32]	; (2060 <tz_sau_configure+0x24>)
  \brief   Enable SAU
  \details Enables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Enable(void)
{
    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
    203e:	681a      	ldr	r2, [r3, #0]
    2040:	b118      	cbz	r0, 204a <tz_sau_configure+0xe>
    2042:	f042 0201 	orr.w	r2, r2, #1
	} else {
		TZ_SAU_Disable();
		if (allns) {
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
		} else {
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    2046:	601a      	str	r2, [r3, #0]
		}
	}
}
    2048:	4770      	bx	lr
  \brief   Disable SAU
  \details Disables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Disable(void)
{
    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
    204a:	f022 0201 	bic.w	r2, r2, #1
    204e:	601a      	str	r2, [r3, #0]
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    2050:	681a      	ldr	r2, [r3, #0]
		if (allns) {
    2052:	b111      	cbz	r1, 205a <tz_sau_configure+0x1e>
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    2054:	f042 0202 	orr.w	r2, r2, #2
    2058:	e7f5      	b.n	2046 <tz_sau_configure+0xa>
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    205a:	f022 0202 	bic.w	r2, r2, #2
    205e:	e7f2      	b.n	2046 <tz_sau_configure+0xa>
    2060:	e000edd0 	.word	0xe000edd0

00002064 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    2064:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2066:	4c09      	ldr	r4, [pc, #36]	; (208c <z_arm_configure_static_mpu_regions+0x28>)
    2068:	4a09      	ldr	r2, [pc, #36]	; (2090 <z_arm_configure_static_mpu_regions+0x2c>)
    206a:	4623      	mov	r3, r4
    206c:	2101      	movs	r1, #1
    206e:	4809      	ldr	r0, [pc, #36]	; (2094 <z_arm_configure_static_mpu_regions+0x30>)
    2070:	f000 f91a 	bl	22a8 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    2074:	2300      	movs	r3, #0
    2076:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    2078:	4b07      	ldr	r3, [pc, #28]	; (2098 <z_arm_configure_static_mpu_regions+0x34>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    207a:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    207c:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    207e:	a801      	add	r0, sp, #4
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    2080:	9301      	str	r3, [sp, #4]
    2082:	9402      	str	r4, [sp, #8]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    2084:	f000 f92c 	bl	22e0 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    2088:	b004      	add	sp, #16
    208a:	bd10      	pop	{r4, pc}
    208c:	20008000 	.word	0x20008000
    2090:	20000000 	.word	0x20000000
    2094:	000087e8 	.word	0x000087e8
    2098:	20000130 	.word	0x20000130

0000209c <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    209c:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    209e:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    20a0:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    20a2:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    20a6:	f004 031f 	and.w	r3, r4, #31
    20aa:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    20ac:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    20ae:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    20b0:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    20b4:	4904      	ldr	r1, [pc, #16]	; (20c8 <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    20b6:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    20ba:	f043 0301 	orr.w	r3, r3, #1
    20be:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    20c0:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    20c2:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    20c4:	bd10      	pop	{r4, pc}
    20c6:	bf00      	nop
    20c8:	e000ed90 	.word	0xe000ed90

000020cc <mpu_configure_region>:
/* This internal function programs an MPU region
 * of a given configuration at a given MPU index.
 */
static int mpu_configure_region(const uint8_t index,
	const struct z_arm_mpu_partition *new_region)
{
    20cc:	b530      	push	{r4, r5, lr}
	/* Populate internal ARM MPU region configuration structure. */
	region_conf.base = new_region->start;
#if defined(CONFIG_CPU_CORTEX_R)
	region_conf.size = size_to_mpu_rasr_size(new_region->size);
#endif
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    20ce:	684b      	ldr	r3, [r1, #4]
	region_conf.base = new_region->start;
    20d0:	680c      	ldr	r4, [r1, #0]
{
    20d2:	b085      	sub	sp, #20
 */
static inline void get_region_attr_from_mpu_partition_info(
	arm_mpu_region_attr_t *p_attr,
	const k_mem_partition_attr_t *attr, uint32_t base, uint32_t size)
{
	p_attr->rbar = attr->rbar &
    20d4:	890a      	ldrh	r2, [r1, #8]
    20d6:	7a8d      	ldrb	r5, [r1, #10]
	region_conf.base = new_region->start;
    20d8:	9400      	str	r4, [sp, #0]
		(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk);
	p_attr->mair_idx = attr->mair_idx;
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    20da:	3b01      	subs	r3, #1
    20dc:	f024 041f 	bic.w	r4, r4, #31
    20e0:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
    20e2:	f002 021f 	and.w	r2, r2, #31
    20e6:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    20ea:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1U)) {
    20ee:	280f      	cmp	r0, #15
    20f0:	4604      	mov	r4, r0
	p_attr->rbar = attr->rbar &
    20f2:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    20f6:	9303      	str	r3, [sp, #12]
    20f8:	d909      	bls.n	210e <mpu_configure_region+0x42>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    20fa:	4602      	mov	r2, r0
    20fc:	2145      	movs	r1, #69	; 0x45
    20fe:	4806      	ldr	r0, [pc, #24]	; (2118 <mpu_configure_region+0x4c>)
    2100:	f005 fe6d 	bl	7dde <z_log_minimal_printk>
    2104:	f06f 0415 	mvn.w	r4, #21
		&new_region->attr, new_region->start, new_region->size);

	/* Allocate and program region */
	return region_allocate_and_init(index,
		(const struct arm_mpu_region *)&region_conf);
}
    2108:	4620      	mov	r0, r4
    210a:	b005      	add	sp, #20
    210c:	bd30      	pop	{r4, r5, pc}
	region_init(index, region_conf);
    210e:	4669      	mov	r1, sp
    2110:	f7ff ffc4 	bl	209c <region_init>
	return region_allocate_and_init(index,
    2114:	e7f8      	b.n	2108 <mpu_configure_region+0x3c>
    2116:	bf00      	nop
    2118:	00009465 	.word	0x00009465

0000211c <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    211c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2120:	4689      	mov	r9, r1
    2122:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    2124:	4606      	mov	r6, r0
    2126:	f04f 0800 	mov.w	r8, #0
	MPU->RNR = index;
    212a:	4d52      	ldr	r5, [pc, #328]	; (2274 <mpu_configure_regions_and_partition.constprop.0+0x158>)
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    212c:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    212e:	45c8      	cmp	r8, r9
    2130:	da23      	bge.n	217a <mpu_configure_regions_and_partition.constprop.0+0x5e>
		if (regions[i].size == 0U) {
    2132:	6877      	ldr	r7, [r6, #4]
    2134:	2f00      	cmp	r7, #0
    2136:	d042      	beq.n	21be <mpu_configure_regions_and_partition.constprop.0+0xa2>
		&&
    2138:	2f1f      	cmp	r7, #31
    213a:	d917      	bls.n	216c <mpu_configure_regions_and_partition.constprop.0+0x50>
		&&
    213c:	06fb      	lsls	r3, r7, #27
    213e:	d115      	bne.n	216c <mpu_configure_regions_and_partition.constprop.0+0x50>
		((part->start &
    2140:	f8d6 a000 	ldr.w	sl, [r6]
		&&
    2144:	f01a 0f1f 	tst.w	sl, #31
    2148:	d110      	bne.n	216c <mpu_configure_regions_and_partition.constprop.0+0x50>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    214a:	4650      	mov	r0, sl
    214c:	f005 fe9f 	bl	7e8e <arm_cmse_mpu_region_get>
    2150:	4683      	mov	fp, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    2152:	eb07 000a 	add.w	r0, r7, sl
    2156:	3801      	subs	r0, #1
    2158:	f005 fe99 	bl	7e8e <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    215c:	4583      	cmp	fp, r0
    215e:	d010      	beq.n	2182 <mpu_configure_regions_and_partition.constprop.0+0x66>
	return -EINVAL;
    2160:	f06f 0b15 	mvn.w	fp, #21
		int u_reg_index =
			get_region_index(regions[i].start, regions[i].size);

		if ((u_reg_index == -EINVAL) ||
			(u_reg_index > (reg_index - 1))) {
			LOG_ERR("Invalid underlying region index %u",
    2164:	465a      	mov	r2, fp
    2166:	2145      	movs	r1, #69	; 0x45
    2168:	4843      	ldr	r0, [pc, #268]	; (2278 <mpu_configure_regions_and_partition.constprop.0+0x15c>)
    216a:	e002      	b.n	2172 <mpu_configure_regions_and_partition.constprop.0+0x56>
			LOG_ERR("Partition %u: sanity check failed.", i);
    216c:	4642      	mov	r2, r8
    216e:	2145      	movs	r1, #69	; 0x45
    2170:	4842      	ldr	r0, [pc, #264]	; (227c <mpu_configure_regions_and_partition.constprop.0+0x160>)
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    2172:	f005 fe34 	bl	7dde <z_log_minimal_printk>

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    2176:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    217a:	4620      	mov	r0, r4
    217c:	b005      	add	sp, #20
    217e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((u_reg_index == -EINVAL) ||
    2182:	f11b 0f16 	cmn.w	fp, #22
    2186:	d0ed      	beq.n	2164 <mpu_configure_regions_and_partition.constprop.0+0x48>
			(u_reg_index > (reg_index - 1))) {
    2188:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    218a:	455b      	cmp	r3, fp
    218c:	dbea      	blt.n	2164 <mpu_configure_regions_and_partition.constprop.0+0x48>
	MPU->RNR = index;
    218e:	f8c5 b008 	str.w	fp, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    2192:	68e9      	ldr	r1, [r5, #12]
	MPU->RNR = index;
    2194:	f8c5 b008 	str.w	fp, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    2198:	692f      	ldr	r7, [r5, #16]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    219a:	f021 011f 	bic.w	r1, r1, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    219e:	e9d6 3200 	ldrd	r3, r2, [r6]
    21a2:	441a      	add	r2, r3
		if ((regions[i].start == u_reg_base) &&
    21a4:	4299      	cmp	r1, r3
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    21a6:	f047 071f 	orr.w	r7, r7, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    21aa:	f102 3aff 	add.w	sl, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    21ae:	d11c      	bne.n	21ea <mpu_configure_regions_and_partition.constprop.0+0xce>
    21b0:	4557      	cmp	r7, sl
    21b2:	d108      	bne.n	21c6 <mpu_configure_regions_and_partition.constprop.0+0xaa>
			mpu_configure_region(u_reg_index, &regions[i]);
    21b4:	4631      	mov	r1, r6
    21b6:	fa5f f08b 	uxtb.w	r0, fp
    21ba:	f7ff ff87 	bl	20cc <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    21be:	f108 0801 	add.w	r8, r8, #1
    21c2:	360c      	adds	r6, #12
    21c4:	e7b3      	b.n	212e <mpu_configure_regions_and_partition.constprop.0+0x12>
				mpu_configure_region(reg_index, &regions[i]);
    21c6:	4631      	mov	r1, r6
	MPU->RNR = index;
    21c8:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    21cc:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    21ce:	f022 021f 	bic.w	r2, r2, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    21d2:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    21d6:	431a      	orrs	r2, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    21d8:	60ea      	str	r2, [r5, #12]
				mpu_configure_region(reg_index, &regions[i]);
    21da:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, &regions[i]);
    21dc:	f7ff ff76 	bl	20cc <mpu_configure_region>
			if (reg_index == -EINVAL) {
    21e0:	f110 0f16 	cmn.w	r0, #22
    21e4:	d0c7      	beq.n	2176 <mpu_configure_regions_and_partition.constprop.0+0x5a>
			reg_index++;
    21e6:	1c44      	adds	r4, r0, #1
    21e8:	e7e9      	b.n	21be <mpu_configure_regions_and_partition.constprop.0+0xa2>
		} else if (reg_last == u_reg_last) {
    21ea:	3b01      	subs	r3, #1
    21ec:	4557      	cmp	r7, sl
    21ee:	b2e0      	uxtb	r0, r4
    21f0:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = index;
    21f4:	f8c5 b008 	str.w	fp, [r5, #8]
		} else if (reg_last == u_reg_last) {
    21f8:	d106      	bne.n	2208 <mpu_configure_regions_and_partition.constprop.0+0xec>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    21fa:	692a      	ldr	r2, [r5, #16]
				mpu_configure_region(reg_index, &regions[i]);
    21fc:	4631      	mov	r1, r6
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    21fe:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    2202:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    2204:	612b      	str	r3, [r5, #16]
			reg_index =
    2206:	e7e9      	b.n	21dc <mpu_configure_regions_and_partition.constprop.0+0xc0>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    2208:	6929      	ldr	r1, [r5, #16]
    220a:	f001 011f 	and.w	r1, r1, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    220e:	430b      	orrs	r3, r1
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    2210:	612b      	str	r3, [r5, #16]
				mpu_configure_region(reg_index, &regions[i]);
    2212:	4631      	mov	r1, r6
    2214:	f7ff ff5a 	bl	20cc <mpu_configure_region>
			if (reg_index == -EINVAL) {
    2218:	f110 0f16 	cmn.w	r0, #22
    221c:	d0ab      	beq.n	2176 <mpu_configure_regions_and_partition.constprop.0+0x5a>
	MPU->RNR = index;
    221e:	f8c5 b008 	str.w	fp, [r5, #8]
	attr->rbar = MPU->RBAR &
    2222:	68ea      	ldr	r2, [r5, #12]
    2224:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    2228:	3f01      	subs	r7, #1
	attr->rbar = MPU->RBAR &
    222a:	f362 0304 	bfi	r3, r2, #0, #5
    222e:	f88d 3008 	strb.w	r3, [sp, #8]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    2232:	692b      	ldr	r3, [r5, #16]
    2234:	f89d 2008 	ldrb.w	r2, [sp, #8]
    2238:	085b      	lsrs	r3, r3, #1
    223a:	f363 1247 	bfi	r2, r3, #5, #3
    223e:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i].start +
    2242:	e9d6 3200 	ldrd	r3, r2, [r6]
    2246:	4413      	add	r3, r2
    2248:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i].start +
    224a:	f023 031f 	bic.w	r3, r3, #31
    224e:	443b      	add	r3, r7
			reg_index++;
    2250:	1c44      	adds	r4, r0, #1
			REGION_LIMIT_ADDR((regions[i].start +
    2252:	eba3 0a0a 	sub.w	sl, r3, sl
    2256:	b2e0      	uxtb	r0, r4
    2258:	f02a 031f 	bic.w	r3, sl, #31
	if (index > (get_num_regions() - 1U)) {
    225c:	280f      	cmp	r0, #15
			fill_region.attr.r_limit =
    225e:	9303      	str	r3, [sp, #12]
    2260:	d903      	bls.n	226a <mpu_configure_regions_and_partition.constprop.0+0x14e>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    2262:	4602      	mov	r2, r0
    2264:	2145      	movs	r1, #69	; 0x45
    2266:	4806      	ldr	r0, [pc, #24]	; (2280 <mpu_configure_regions_and_partition.constprop.0+0x164>)
    2268:	e783      	b.n	2172 <mpu_configure_regions_and_partition.constprop.0+0x56>
	region_init(index, region_conf);
    226a:	4669      	mov	r1, sp
    226c:	f7ff ff16 	bl	209c <region_init>
    2270:	e7b9      	b.n	21e6 <mpu_configure_regions_and_partition.constprop.0+0xca>
    2272:	bf00      	nop
    2274:	e000ed90 	.word	0xe000ed90
    2278:	000094b8 	.word	0x000094b8
    227c:	00009490 	.word	0x00009490
    2280:	00009465 	.word	0x00009465

00002284 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2284:	2205      	movs	r2, #5
    2286:	4b03      	ldr	r3, [pc, #12]	; (2294 <arm_core_mpu_enable+0x10>)
    2288:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    228a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    228e:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2292:	4770      	bx	lr
    2294:	e000ed90 	.word	0xe000ed90

00002298 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    2298:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    229c:	2200      	movs	r2, #0
    229e:	4b01      	ldr	r3, [pc, #4]	; (22a4 <arm_core_mpu_disable+0xc>)
    22a0:	605a      	str	r2, [r3, #4]
}
    22a2:	4770      	bx	lr
    22a4:	e000ed90 	.word	0xe000ed90

000022a8 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    22a8:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    22aa:	4c0a      	ldr	r4, [pc, #40]	; (22d4 <arm_core_mpu_configure_static_mpu_regions+0x2c>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    22ac:	7822      	ldrb	r2, [r4, #0]
    22ae:	f7ff ff35 	bl	211c <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    22b2:	7020      	strb	r0, [r4, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    22b4:	3016      	adds	r0, #22
    22b6:	d10c      	bne.n	22d2 <arm_core_mpu_configure_static_mpu_regions+0x2a>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    22b8:	4907      	ldr	r1, [pc, #28]	; (22d8 <arm_core_mpu_configure_static_mpu_regions+0x30>)
    22ba:	4808      	ldr	r0, [pc, #32]	; (22dc <arm_core_mpu_configure_static_mpu_regions+0x34>)
    22bc:	f240 1211 	movw	r2, #273	; 0x111
    22c0:	f005 fcef 	bl	7ca2 <printk>
			regions_num);
	}
}
    22c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    22c8:	f240 1111 	movw	r1, #273	; 0x111
    22cc:	4802      	ldr	r0, [pc, #8]	; (22d8 <arm_core_mpu_configure_static_mpu_regions+0x30>)
    22ce:	f005 bd73 	b.w	7db8 <assert_post_action>
}
    22d2:	bd10      	pop	{r4, pc}
    22d4:	200013e4 	.word	0x200013e4
    22d8:	000094e0 	.word	0x000094e0
    22dc:	00008abd 	.word	0x00008abd

000022e0 <arm_core_mpu_mark_areas_for_dynamic_regions>:
 * @brief mark memory areas for dynamic region configuration
 */
void arm_core_mpu_mark_areas_for_dynamic_regions(
	const struct z_arm_mpu_partition dyn_region_areas[],
	const uint8_t dyn_region_areas_num)
{
    22e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    22e4:	4d2d      	ldr	r5, [pc, #180]	; (239c <arm_core_mpu_mark_areas_for_dynamic_regions+0xbc>)
    22e6:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    22e8:	4606      	mov	r6, r0
    22ea:	f04f 0800 	mov.w	r8, #0
    22ee:	46ab      	mov	fp, r5
	MPU->RNR = index;
    22f0:	4f2b      	ldr	r7, [pc, #172]	; (23a0 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    22f2:	45d0      	cmp	r8, sl
    22f4:	db02      	blt.n	22fc <arm_core_mpu_mark_areas_for_dynamic_regions+0x1c>
						 dyn_region_areas_num) == -EINVAL) {

		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
			dyn_region_areas_num);
	}
}
    22f6:	b003      	add	sp, #12
    22f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (dyn_region_areas[i].size == 0U) {
    22fc:	f8d6 9004 	ldr.w	r9, [r6, #4]
    2300:	f1b9 0f00 	cmp.w	r9, #0
    2304:	d044      	beq.n	2390 <arm_core_mpu_mark_areas_for_dynamic_regions+0xb0>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    2306:	6831      	ldr	r1, [r6, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    2308:	4608      	mov	r0, r1
    230a:	9101      	str	r1, [sp, #4]
    230c:	f005 fdbf 	bl	7e8e <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    2310:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    2312:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    2314:	eb09 0001 	add.w	r0, r9, r1
    2318:	3801      	subs	r0, #1
    231a:	f005 fdb8 	bl	7e8e <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    231e:	4284      	cmp	r4, r0
    2320:	f04f 0214 	mov.w	r2, #20
    2324:	4b1f      	ldr	r3, [pc, #124]	; (23a4 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc4>)
    2326:	d013      	beq.n	2350 <arm_core_mpu_mark_areas_for_dynamic_regions+0x70>
		dyn_reg_info[i].index =
    2328:	f06f 0315 	mvn.w	r3, #21
    232c:	fb02 f808 	mul.w	r8, r2, r8
    2330:	f84b 3008 	str.w	r3, [fp, r8]
		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
    2334:	f240 1221 	movw	r2, #289	; 0x121
    2338:	491b      	ldr	r1, [pc, #108]	; (23a8 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc8>)
    233a:	481c      	ldr	r0, [pc, #112]	; (23ac <arm_core_mpu_mark_areas_for_dynamic_regions+0xcc>)
    233c:	f005 fcb1 	bl	7ca2 <printk>
    2340:	f240 1121 	movw	r1, #289	; 0x121
    2344:	4818      	ldr	r0, [pc, #96]	; (23a8 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc8>)
}
    2346:	b003      	add	sp, #12
    2348:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
    234c:	f005 bd34 	b.w	7db8 <assert_post_action>
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    2350:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
    2354:	602c      	str	r4, [r5, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    2356:	d0ed      	beq.n	2334 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    2358:	7819      	ldrb	r1, [r3, #0]
    235a:	42a1      	cmp	r1, r4
    235c:	ddea      	ble.n	2334 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
	attr->rbar = MPU->RBAR &
    235e:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = index;
    2362:	60bc      	str	r4, [r7, #8]
	MPU->RNR = index;
    2364:	60bc      	str	r4, [r7, #8]
	attr->rbar = MPU->RBAR &
    2366:	68fc      	ldr	r4, [r7, #12]
    2368:	f100 0108 	add.w	r1, r0, #8
    236c:	7b00      	ldrb	r0, [r0, #12]
    236e:	f364 0004 	bfi	r0, r4, #0, #5
    2372:	7108      	strb	r0, [r1, #4]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    2374:	6938      	ldr	r0, [r7, #16]
    2376:	790c      	ldrb	r4, [r1, #4]
    2378:	0840      	lsrs	r0, r0, #1
    237a:	f360 1447 	bfi	r4, r0, #5, #3
    237e:	710c      	strb	r4, [r1, #4]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    2380:	68f9      	ldr	r1, [r7, #12]
    2382:	f021 011f 	bic.w	r1, r1, #31
    2386:	6069      	str	r1, [r5, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    2388:	6939      	ldr	r1, [r7, #16]
    238a:	f021 011f 	bic.w	r1, r1, #31
    238e:	6129      	str	r1, [r5, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    2390:	f108 0801 	add.w	r8, r8, #1
    2394:	3514      	adds	r5, #20
    2396:	360c      	adds	r6, #12
    2398:	e7ab      	b.n	22f2 <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
    239a:	bf00      	nop
    239c:	20000934 	.word	0x20000934
    23a0:	e000ed90 	.word	0xe000ed90
    23a4:	200013e4 	.word	0x200013e4
    23a8:	000094e0 	.word	0x000094e0
    23ac:	00008abd 	.word	0x00008abd

000023b0 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    23b0:	b570      	push	{r4, r5, r6, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    23b2:	4d1b      	ldr	r5, [pc, #108]	; (2420 <z_arm_mpu_init+0x70>)
    23b4:	682e      	ldr	r6, [r5, #0]
    23b6:	2e10      	cmp	r6, #16
    23b8:	d90d      	bls.n	23d6 <z_arm_mpu_init+0x26>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    23ba:	f44f 72a4 	mov.w	r2, #328	; 0x148
    23be:	4919      	ldr	r1, [pc, #100]	; (2424 <z_arm_mpu_init+0x74>)
    23c0:	4819      	ldr	r0, [pc, #100]	; (2428 <z_arm_mpu_init+0x78>)
    23c2:	f005 fc6e 	bl	7ca2 <printk>
    23c6:	4817      	ldr	r0, [pc, #92]	; (2424 <z_arm_mpu_init+0x74>)
    23c8:	f44f 71a4 	mov.w	r1, #328	; 0x148
    23cc:	f005 fcf4 	bl	7db8 <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    23d0:	f04f 30ff 	mov.w	r0, #4294967295
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    23d4:	bd70      	pop	{r4, r5, r6, pc}
	arm_core_mpu_disable();
    23d6:	f7ff ff5f 	bl	2298 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    23da:	2000      	movs	r0, #0
	MPU->MAIR0 =
    23dc:	4c13      	ldr	r4, [pc, #76]	; (242c <z_arm_mpu_init+0x7c>)
    23de:	4a14      	ldr	r2, [pc, #80]	; (2430 <z_arm_mpu_init+0x80>)
    23e0:	6322      	str	r2, [r4, #48]	; 0x30
    23e2:	4286      	cmp	r6, r0
    23e4:	d115      	bne.n	2412 <z_arm_mpu_init+0x62>
	static_regions_num = mpu_config.num_regions;
    23e6:	4b13      	ldr	r3, [pc, #76]	; (2434 <z_arm_mpu_init+0x84>)
    23e8:	701e      	strb	r6, [r3, #0]
	arm_core_mpu_enable();
    23ea:	f7ff ff4b 	bl	2284 <arm_core_mpu_enable>
	__ASSERT(
    23ee:	6823      	ldr	r3, [r4, #0]
    23f0:	f3c3 2307 	ubfx	r3, r3, #8, #8
    23f4:	2b10      	cmp	r3, #16
    23f6:	d00a      	beq.n	240e <z_arm_mpu_init+0x5e>
    23f8:	490a      	ldr	r1, [pc, #40]	; (2424 <z_arm_mpu_init+0x74>)
    23fa:	480b      	ldr	r0, [pc, #44]	; (2428 <z_arm_mpu_init+0x78>)
    23fc:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
    2400:	f005 fc4f 	bl	7ca2 <printk>
    2404:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
    2408:	4806      	ldr	r0, [pc, #24]	; (2424 <z_arm_mpu_init+0x74>)
    240a:	f005 fcd5 	bl	7db8 <assert_post_action>
	return 0;
    240e:	2000      	movs	r0, #0
    2410:	e7e0      	b.n	23d4 <z_arm_mpu_init+0x24>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    2412:	6869      	ldr	r1, [r5, #4]
    2414:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    2418:	f7ff fe40 	bl	209c <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    241c:	3001      	adds	r0, #1
    241e:	e7e0      	b.n	23e2 <z_arm_mpu_init+0x32>
    2420:	000087f4 	.word	0x000087f4
    2424:	000094e0 	.word	0x000094e0
    2428:	00008abd 	.word	0x00008abd
    242c:	e000ed90 	.word	0xe000ed90
    2430:	0044ffaa 	.word	0x0044ffaa
    2434:	200013e4 	.word	0x200013e4

00002438 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2438:	4b01      	ldr	r3, [pc, #4]	; (2440 <__stdout_hook_install+0x8>)
    243a:	6018      	str	r0, [r3, #0]
}
    243c:	4770      	bx	lr
    243e:	bf00      	nop
    2440:	20000024 	.word	0x20000024

00002444 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2448:	4c0e      	ldr	r4, [pc, #56]	; (2484 <onoff_start+0x40>)
{
    244a:	4607      	mov	r7, r0
	size_t offset = (size_t)(mgr - data->mgr);
    244c:	1b05      	subs	r5, r0, r4
    244e:	f3c5 1347 	ubfx	r3, r5, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    2452:	250c      	movs	r5, #12
    2454:	435d      	muls	r5, r3
    2456:	f105 0048 	add.w	r0, r5, #72	; 0x48
{
    245a:	460e      	mov	r6, r1
	err = set_starting_state(&subdata->flags, ctx);
    245c:	4420      	add	r0, r4
    245e:	2140      	movs	r1, #64	; 0x40
    2460:	f005 fd71 	bl	7f46 <set_starting_state>
	if (err < 0) {
    2464:	1e01      	subs	r1, r0, #0
    2466:	db08      	blt.n	247a <onoff_start+0x36>
	subdata->cb = cb;
    2468:	4b07      	ldr	r3, [pc, #28]	; (2488 <onoff_start+0x44>)
    246a:	442c      	add	r4, r5
	subdata->user_data = user_data;
    246c:	e9c4 3610 	strd	r3, r6, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    2470:	4b06      	ldr	r3, [pc, #24]	; (248c <onoff_start+0x48>)
    2472:	595b      	ldr	r3, [r3, r5]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    2474:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    2478:	4718      	bx	r3
		notify(mgr, err);
    247a:	4638      	mov	r0, r7
    247c:	4633      	mov	r3, r6
}
    247e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    2482:	4718      	bx	r3
    2484:	20000948 	.word	0x20000948
    2488:	00007fa9 	.word	0x00007fa9
    248c:	00008834 	.word	0x00008834

00002490 <get_status>:
{
    2490:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2492:	b2cc      	uxtb	r4, r1
    2494:	2c01      	cmp	r4, #1
{
    2496:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2498:	d908      	bls.n	24ac <get_status+0x1c>
    249a:	4908      	ldr	r1, [pc, #32]	; (24bc <get_status+0x2c>)
    249c:	4808      	ldr	r0, [pc, #32]	; (24c0 <get_status+0x30>)
    249e:	2279      	movs	r2, #121	; 0x79
    24a0:	f005 fbff 	bl	7ca2 <printk>
    24a4:	2179      	movs	r1, #121	; 0x79
    24a6:	4805      	ldr	r0, [pc, #20]	; (24bc <get_status+0x2c>)
    24a8:	f005 fc86 	bl	7db8 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    24ac:	210c      	movs	r1, #12
    24ae:	692b      	ldr	r3, [r5, #16]
    24b0:	fb04 3401 	mla	r4, r4, r1, r3
    24b4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    24b6:	f000 0007 	and.w	r0, r0, #7
    24ba:	bd38      	pop	{r3, r4, r5, pc}
    24bc:	00009526 	.word	0x00009526
    24c0:	00008abd 	.word	0x00008abd

000024c4 <stop>:
{
    24c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    24c6:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    24c8:	2c01      	cmp	r4, #1
{
    24ca:	4605      	mov	r5, r0
    24cc:	4616      	mov	r6, r2
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    24ce:	6907      	ldr	r7, [r0, #16]
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    24d0:	d90a      	bls.n	24e8 <stop+0x24>
    24d2:	4918      	ldr	r1, [pc, #96]	; (2534 <stop+0x70>)
    24d4:	4818      	ldr	r0, [pc, #96]	; (2538 <stop+0x74>)
    24d6:	f240 124d 	movw	r2, #333	; 0x14d
    24da:	f005 fbe2 	bl	7ca2 <printk>
    24de:	f240 114d 	movw	r1, #333	; 0x14d
    24e2:	4814      	ldr	r0, [pc, #80]	; (2534 <stop+0x70>)
    24e4:	f005 fc68 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    24e8:	f04f 0320 	mov.w	r3, #32
    24ec:	f3ef 8211 	mrs	r2, BASEPRI
    24f0:	f383 8812 	msr	BASEPRI_MAX, r3
    24f4:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    24f8:	230c      	movs	r3, #12
    24fa:	fb03 7104 	mla	r1, r3, r4, r7
    24fe:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    2500:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    2504:	d001      	beq.n	250a <stop+0x46>
    2506:	428e      	cmp	r6, r1
    2508:	d111      	bne.n	252e <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    250a:	2101      	movs	r1, #1
	int err = 0;
    250c:	2000      	movs	r0, #0
		*flags = CLOCK_CONTROL_STATUS_OFF;
    250e:	fb03 7304 	mla	r3, r3, r4, r7
    2512:	6499      	str	r1, [r3, #72]	; 0x48
	__asm__ volatile(
    2514:	f382 8811 	msr	BASEPRI, r2
    2518:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    251c:	b930      	cbnz	r0, 252c <stop+0x68>
	get_sub_config(dev, type)->stop();
    251e:	230c      	movs	r3, #12
    2520:	6869      	ldr	r1, [r5, #4]
    2522:	fb03 1404 	mla	r4, r3, r4, r1
    2526:	6863      	ldr	r3, [r4, #4]
    2528:	4798      	blx	r3
	return 0;
    252a:	2000      	movs	r0, #0
}
    252c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    252e:	f04f 30ff 	mov.w	r0, #4294967295
    2532:	e7ef      	b.n	2514 <stop+0x50>
    2534:	00009526 	.word	0x00009526
    2538:	00008abd 	.word	0x00008abd

0000253c <onoff_stop>:
{
    253c:	b570      	push	{r4, r5, r6, lr}
    253e:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    2540:	4906      	ldr	r1, [pc, #24]	; (255c <onoff_stop+0x20>)
{
    2542:	4604      	mov	r4, r0
	size_t offset = (size_t)(mgr - data->mgr);
    2544:	1a41      	subs	r1, r0, r1
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2546:	1149      	asrs	r1, r1, #5
    2548:	2240      	movs	r2, #64	; 0x40
    254a:	4805      	ldr	r0, [pc, #20]	; (2560 <onoff_stop+0x24>)
    254c:	f7ff ffba 	bl	24c4 <stop>
	notify(mgr, res);
    2550:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2552:	4601      	mov	r1, r0
	notify(mgr, res);
    2554:	4620      	mov	r0, r4
}
    2556:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    255a:	4718      	bx	r3
    255c:	20000948 	.word	0x20000948
    2560:	000083b4 	.word	0x000083b4

00002564 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    2564:	b570      	push	{r4, r5, r6, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2566:	2200      	movs	r2, #0
    2568:	2101      	movs	r1, #1
{
    256a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    256c:	2005      	movs	r0, #5
    256e:	f7ff f8d3 	bl	1718 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    2572:	2005      	movs	r0, #5
    2574:	f7ff f8b2 	bl	16dc <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2578:	480f      	ldr	r0, [pc, #60]	; (25b8 <clk_init+0x54>)
    257a:	f000 fd0d 	bl	2f98 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    257e:	4b0f      	ldr	r3, [pc, #60]	; (25bc <clk_init+0x58>)
    2580:	4298      	cmp	r0, r3
    2582:	d115      	bne.n	25b0 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2584:	f000 fd28 	bl	2fd8 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    2588:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    258a:	490d      	ldr	r1, [pc, #52]	; (25c0 <clk_init+0x5c>)
    258c:	4630      	mov	r0, r6
    258e:	f005 fb95 	bl	7cbc <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2592:	2800      	cmp	r0, #0
    2594:	db0b      	blt.n	25ae <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2596:	2501      	movs	r5, #1
    2598:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    259a:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    259c:	4908      	ldr	r1, [pc, #32]	; (25c0 <clk_init+0x5c>)
    259e:	f104 0020 	add.w	r0, r4, #32
    25a2:	f005 fb8b 	bl	7cbc <onoff_manager_init>
		if (err < 0) {
    25a6:	2800      	cmp	r0, #0
    25a8:	db01      	blt.n	25ae <clk_init+0x4a>
	}

	return 0;
    25aa:	2000      	movs	r0, #0
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    25ac:	6565      	str	r5, [r4, #84]	; 0x54
}
    25ae:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    25b0:	f06f 0004 	mvn.w	r0, #4
    25b4:	e7fb      	b.n	25ae <clk_init+0x4a>
    25b6:	bf00      	nop
    25b8:	000025f9 	.word	0x000025f9
    25bc:	0bad0000 	.word	0x0bad0000
    25c0:	0000884c 	.word	0x0000884c

000025c4 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    25c4:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    25c6:	230c      	movs	r3, #12
	sub_data->cb = NULL;
    25c8:	2200      	movs	r2, #0
	clock_control_cb_t callback = sub_data->cb;
    25ca:	434b      	muls	r3, r1
    25cc:	4808      	ldr	r0, [pc, #32]	; (25f0 <clkstarted_handle.constprop.0+0x2c>)
static void clkstarted_handle(const struct device *dev,
    25ce:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    25d0:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
    25d2:	3348      	adds	r3, #72	; 0x48
	void *user_data = sub_data->user_data;
    25d4:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    25d8:	4418      	add	r0, r3
	sub_data->cb = NULL;
    25da:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    25dc:	f005 fcd1 	bl	7f82 <set_on_state>
	if (callback) {
    25e0:	b12d      	cbz	r5, 25ee <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    25e2:	4632      	mov	r2, r6
    25e4:	462b      	mov	r3, r5
}
    25e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    25ea:	4802      	ldr	r0, [pc, #8]	; (25f4 <clkstarted_handle.constprop.0+0x30>)
    25ec:	4718      	bx	r3
}
    25ee:	bd70      	pop	{r4, r5, r6, pc}
    25f0:	20000948 	.word	0x20000948
    25f4:	000083b4 	.word	0x000083b4

000025f8 <clock_event_handler>:
	switch (event) {
    25f8:	2801      	cmp	r0, #1
{
    25fa:	b508      	push	{r3, lr}
	switch (event) {
    25fc:	d006      	beq.n	260c <clock_event_handler+0x14>
    25fe:	2803      	cmp	r0, #3
    2600:	d008      	beq.n	2614 <clock_event_handler+0x1c>
    2602:	b9a0      	cbnz	r0, 262e <clock_event_handler+0x36>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    2604:	4b0f      	ldr	r3, [pc, #60]	; (2644 <clock_event_handler+0x4c>)
    2606:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    2608:	075b      	lsls	r3, r3, #29
    260a:	d119      	bne.n	2640 <clock_event_handler+0x48>
}
    260c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    2610:	f7ff bfd8 	b.w	25c4 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    2614:	490c      	ldr	r1, [pc, #48]	; (2648 <clock_event_handler+0x50>)
    2616:	f240 225e 	movw	r2, #606	; 0x25e
    261a:	480c      	ldr	r0, [pc, #48]	; (264c <clock_event_handler+0x54>)
    261c:	f005 fb41 	bl	7ca2 <printk>
    2620:	f240 215e 	movw	r1, #606	; 0x25e
}
    2624:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    2628:	4807      	ldr	r0, [pc, #28]	; (2648 <clock_event_handler+0x50>)
    262a:	f005 bbc5 	b.w	7db8 <assert_post_action>
    262e:	4906      	ldr	r1, [pc, #24]	; (2648 <clock_event_handler+0x50>)
    2630:	f240 2262 	movw	r2, #610	; 0x262
    2634:	4805      	ldr	r0, [pc, #20]	; (264c <clock_event_handler+0x54>)
    2636:	f005 fb34 	bl	7ca2 <printk>
    263a:	f240 2162 	movw	r1, #610	; 0x262
    263e:	e7f1      	b.n	2624 <clock_event_handler+0x2c>
}
    2640:	bd08      	pop	{r3, pc}
    2642:	bf00      	nop
    2644:	20000948 	.word	0x20000948
    2648:	00009526 	.word	0x00009526
    264c:	00008abd 	.word	0x00008abd

00002650 <generic_hfclk_start>:
{
    2650:	b508      	push	{r3, lr}
	__asm__ volatile(
    2652:	f04f 0320 	mov.w	r3, #32
    2656:	f3ef 8111 	mrs	r1, BASEPRI
    265a:	f383 8812 	msr	BASEPRI_MAX, r3
    265e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    2662:	4a12      	ldr	r2, [pc, #72]	; (26ac <generic_hfclk_start+0x5c>)
    2664:	6813      	ldr	r3, [r2, #0]
    2666:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    266a:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    266e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    2670:	d00c      	beq.n	268c <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2672:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    2676:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    267a:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    267e:	f013 0301 	ands.w	r3, r3, #1
    2682:	d003      	beq.n	268c <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    2684:	480a      	ldr	r0, [pc, #40]	; (26b0 <generic_hfclk_start+0x60>)
    2686:	f005 fc7c 	bl	7f82 <set_on_state>
			already_started = true;
    268a:	2301      	movs	r3, #1
	__asm__ volatile(
    268c:	f381 8811 	msr	BASEPRI, r1
    2690:	f3bf 8f6f 	isb	sy
	if (already_started) {
    2694:	b123      	cbz	r3, 26a0 <generic_hfclk_start+0x50>
}
    2696:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    269a:	2000      	movs	r0, #0
    269c:	f7ff bf92 	b.w	25c4 <clkstarted_handle.constprop.0>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    26a0:	2001      	movs	r0, #1
}
    26a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    26a6:	f000 bcb5 	b.w	3014 <nrfx_clock_start>
    26aa:	bf00      	nop
    26ac:	200009a0 	.word	0x200009a0
    26b0:	20000990 	.word	0x20000990

000026b4 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    26b4:	4b07      	ldr	r3, [pc, #28]	; (26d4 <generic_hfclk_stop+0x20>)
    26b6:	e8d3 2fef 	ldaex	r2, [r3]
    26ba:	f022 0102 	bic.w	r1, r2, #2
    26be:	e8c3 1fe0 	stlex	r0, r1, [r3]
    26c2:	2800      	cmp	r0, #0
    26c4:	d1f7      	bne.n	26b6 <generic_hfclk_stop+0x2>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    26c6:	07d3      	lsls	r3, r2, #31
    26c8:	d402      	bmi.n	26d0 <generic_hfclk_stop+0x1c>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    26ca:	2001      	movs	r0, #1
    26cc:	f000 bcf2 	b.w	30b4 <nrfx_clock_stop>
}
    26d0:	4770      	bx	lr
    26d2:	bf00      	nop
    26d4:	200009a0 	.word	0x200009a0

000026d8 <api_blocking_start>:
{
    26d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    26da:	2200      	movs	r2, #0
    26dc:	2301      	movs	r3, #1
    26de:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    26e2:	466b      	mov	r3, sp
    26e4:	4a08      	ldr	r2, [pc, #32]	; (2708 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    26e6:	f8cd d000 	str.w	sp, [sp]
    26ea:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    26ee:	f005 fc6d 	bl	7fcc <api_start>
	if (err < 0) {
    26f2:	2800      	cmp	r0, #0
    26f4:	db05      	blt.n	2702 <api_blocking_start+0x2a>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    26f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    26fa:	2300      	movs	r3, #0
    26fc:	4668      	mov	r0, sp
    26fe:	f001 fa63 	bl	3bc8 <z_impl_k_sem_take>
}
    2702:	b005      	add	sp, #20
    2704:	f85d fb04 	ldr.w	pc, [sp], #4
    2708:	00007fc7 	.word	0x00007fc7

0000270c <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    270c:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    270e:	4808      	ldr	r0, [pc, #32]	; (2730 <uart_console_init+0x24>)
    2710:	4b08      	ldr	r3, [pc, #32]	; (2734 <uart_console_init+0x28>)
    2712:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    2714:	f005 fdb6 	bl	8284 <z_device_ready>
    2718:	b138      	cbz	r0, 272a <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    271a:	4807      	ldr	r0, [pc, #28]	; (2738 <uart_console_init+0x2c>)
    271c:	f7ff fe8c 	bl	2438 <__stdout_hook_install>
	__printk_hook_install(console_out);
    2720:	4805      	ldr	r0, [pc, #20]	; (2738 <uart_console_init+0x2c>)
    2722:	f7fd ff27 	bl	574 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    2726:	2000      	movs	r0, #0
}
    2728:	bd08      	pop	{r3, pc}
		return -ENODEV;
    272a:	f06f 0012 	mvn.w	r0, #18
    272e:	e7fb      	b.n	2728 <uart_console_init+0x1c>
    2730:	000083fc 	.word	0x000083fc
    2734:	200009a4 	.word	0x200009a4
    2738:	0000273d 	.word	0x0000273d

0000273c <console_out>:
	if ('\n' == c) {
    273c:	280a      	cmp	r0, #10
{
    273e:	b538      	push	{r3, r4, r5, lr}
    2740:	4604      	mov	r4, r0
    2742:	4d07      	ldr	r5, [pc, #28]	; (2760 <console_out+0x24>)
	if ('\n' == c) {
    2744:	d104      	bne.n	2750 <console_out+0x14>
    2746:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    2748:	6883      	ldr	r3, [r0, #8]
    274a:	210d      	movs	r1, #13
    274c:	685b      	ldr	r3, [r3, #4]
    274e:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    2750:	6828      	ldr	r0, [r5, #0]
    2752:	6883      	ldr	r3, [r0, #8]
    2754:	b2e1      	uxtb	r1, r4
    2756:	685b      	ldr	r3, [r3, #4]
    2758:	4798      	blx	r3
}
    275a:	4620      	mov	r0, r4
    275c:	bd38      	pop	{r3, r4, r5, pc}
    275e:	bf00      	nop
    2760:	200009a4 	.word	0x200009a4

00002764 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    2764:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    2766:	794b      	ldrb	r3, [r1, #5]
    2768:	2b01      	cmp	r3, #1
    276a:	d026      	beq.n	27ba <uarte_nrfx_configure+0x56>
    276c:	2b03      	cmp	r3, #3
    276e:	d121      	bne.n	27b4 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    2770:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    2772:	798b      	ldrb	r3, [r1, #6]
    2774:	2b03      	cmp	r3, #3
    2776:	d11d      	bne.n	27b4 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    2778:	79cc      	ldrb	r4, [r1, #7]
    277a:	b10c      	cbz	r4, 2780 <uarte_nrfx_configure+0x1c>
    277c:	2c01      	cmp	r4, #1
    277e:	d119      	bne.n	27b4 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    2780:	790a      	ldrb	r2, [r1, #4]
    2782:	b112      	cbz	r2, 278a <uarte_nrfx_configure+0x26>
    2784:	2a02      	cmp	r2, #2
    2786:	d115      	bne.n	27b4 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    2788:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    278a:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    278c:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    278e:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    2792:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    2794:	d065      	beq.n	2862 <uarte_nrfx_configure+0xfe>
    2796:	d82d      	bhi.n	27f4 <uarte_nrfx_configure+0x90>
    2798:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    279c:	d064      	beq.n	2868 <uarte_nrfx_configure+0x104>
    279e:	d816      	bhi.n	27ce <uarte_nrfx_configure+0x6a>
    27a0:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    27a4:	d062      	beq.n	286c <uarte_nrfx_configure+0x108>
    27a6:	d80a      	bhi.n	27be <uarte_nrfx_configure+0x5a>
    27a8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    27ac:	d061      	beq.n	2872 <uarte_nrfx_configure+0x10e>
    27ae:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    27b2:	d061      	beq.n	2878 <uarte_nrfx_configure+0x114>
    27b4:	f06f 0085 	mvn.w	r0, #133	; 0x85
    27b8:	e052      	b.n	2860 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    27ba:	2600      	movs	r6, #0
    27bc:	e7d9      	b.n	2772 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    27be:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    27c2:	d05c      	beq.n	287e <uarte_nrfx_configure+0x11a>
    27c4:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    27c8:	d1f4      	bne.n	27b4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    27ca:	4b37      	ldr	r3, [pc, #220]	; (28a8 <uarte_nrfx_configure+0x144>)
    27cc:	e03c      	b.n	2848 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    27ce:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    27d2:	d057      	beq.n	2884 <uarte_nrfx_configure+0x120>
    27d4:	d807      	bhi.n	27e6 <uarte_nrfx_configure+0x82>
    27d6:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    27da:	d055      	beq.n	2888 <uarte_nrfx_configure+0x124>
    27dc:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    27e0:	d1e8      	bne.n	27b4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    27e2:	4b32      	ldr	r3, [pc, #200]	; (28ac <uarte_nrfx_configure+0x148>)
    27e4:	e030      	b.n	2848 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    27e6:	f647 2712 	movw	r7, #31250	; 0x7a12
    27ea:	42bb      	cmp	r3, r7
    27ec:	d1e2      	bne.n	27b4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    27ee:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    27f2:	e029      	b.n	2848 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    27f4:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    27f8:	d048      	beq.n	288c <uarte_nrfx_configure+0x128>
    27fa:	d813      	bhi.n	2824 <uarte_nrfx_configure+0xc0>
    27fc:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2800:	d047      	beq.n	2892 <uarte_nrfx_configure+0x12e>
    2802:	d809      	bhi.n	2818 <uarte_nrfx_configure+0xb4>
    2804:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2808:	42bb      	cmp	r3, r7
    280a:	d044      	beq.n	2896 <uarte_nrfx_configure+0x132>
    280c:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2810:	d1d0      	bne.n	27b4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2812:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2816:	e017      	b.n	2848 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2818:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    281c:	d1ca      	bne.n	27b4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    281e:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2822:	e011      	b.n	2848 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2824:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2828:	d038      	beq.n	289c <uarte_nrfx_configure+0x138>
    282a:	d808      	bhi.n	283e <uarte_nrfx_configure+0xda>
    282c:	4f20      	ldr	r7, [pc, #128]	; (28b0 <uarte_nrfx_configure+0x14c>)
    282e:	42bb      	cmp	r3, r7
    2830:	d037      	beq.n	28a2 <uarte_nrfx_configure+0x13e>
    2832:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2836:	d1bd      	bne.n	27b4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2838:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    283c:	e004      	b.n	2848 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    283e:	4f1d      	ldr	r7, [pc, #116]	; (28b4 <uarte_nrfx_configure+0x150>)
    2840:	42bb      	cmp	r3, r7
    2842:	d1b7      	bne.n	27b4 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2844:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2848:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    284c:	6903      	ldr	r3, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
    284e:	4334      	orrs	r4, r6
    2850:	4322      	orrs	r2, r4
    2852:	3304      	adds	r3, #4
    2854:	c903      	ldmia	r1, {r0, r1}
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    2856:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    285a:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    285e:	2000      	movs	r0, #0
}
    2860:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2862:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2866:	e7ef      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2868:	4b13      	ldr	r3, [pc, #76]	; (28b8 <uarte_nrfx_configure+0x154>)
    286a:	e7ed      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    286c:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2870:	e7ea      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    2872:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2876:	e7e7      	b.n	2848 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2878:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    287c:	e7e4      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    287e:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2882:	e7e1      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2884:	4b0d      	ldr	r3, [pc, #52]	; (28bc <uarte_nrfx_configure+0x158>)
    2886:	e7df      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2888:	4b0d      	ldr	r3, [pc, #52]	; (28c0 <uarte_nrfx_configure+0x15c>)
    288a:	e7dd      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    288c:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2890:	e7da      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2892:	4b0c      	ldr	r3, [pc, #48]	; (28c4 <uarte_nrfx_configure+0x160>)
    2894:	e7d8      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2896:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    289a:	e7d5      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    289c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    28a0:	e7d2      	b.n	2848 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    28a2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    28a6:	e7cf      	b.n	2848 <uarte_nrfx_configure+0xe4>
    28a8:	0013b000 	.word	0x0013b000
    28ac:	004ea000 	.word	0x004ea000
    28b0:	0003d090 	.word	0x0003d090
    28b4:	000f4240 	.word	0x000f4240
    28b8:	00275000 	.word	0x00275000
    28bc:	0075c000 	.word	0x0075c000
    28c0:	003af000 	.word	0x003af000
    28c4:	013a9000 	.word	0x013a9000

000028c8 <nrf_gpio_pin_port_decode>:
 *
 * @return Pointer to port register set.
 */
NRF_STATIC_INLINE NRF_GPIO_Type * nrf_gpio_pin_port_decode(uint32_t * p_pin)
{
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    28c8:	6803      	ldr	r3, [r0, #0]
{
    28ca:	b510      	push	{r4, lr}
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
    28cc:	095a      	lsrs	r2, r3, #5
    28ce:	bf0c      	ite	eq
    28d0:	f04f 32ff 	moveq.w	r2, #4294967295
    28d4:	2200      	movne	r2, #0
            mask = P1_FEATURE_PINS_PRESENT;
            break;
#endif
    }

    pin_number &= 0x1F;
    28d6:	f003 031f 	and.w	r3, r3, #31

    return (mask & (1UL << pin_number)) ? true : false;
    28da:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    28de:	07db      	lsls	r3, r3, #31
{
    28e0:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    28e2:	d40a      	bmi.n	28fa <nrf_gpio_pin_port_decode+0x32>
    28e4:	490e      	ldr	r1, [pc, #56]	; (2920 <nrf_gpio_pin_port_decode+0x58>)
    28e6:	480f      	ldr	r0, [pc, #60]	; (2924 <nrf_gpio_pin_port_decode+0x5c>)
    28e8:	f240 2229 	movw	r2, #553	; 0x229
    28ec:	f005 f9d9 	bl	7ca2 <printk>
    28f0:	f240 2129 	movw	r1, #553	; 0x229
    28f4:	480a      	ldr	r0, [pc, #40]	; (2920 <nrf_gpio_pin_port_decode+0x58>)
    28f6:	f005 fa5f 	bl	7db8 <assert_post_action>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    28fa:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    28fc:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2900:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    2902:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2904:	d00a      	beq.n	291c <nrf_gpio_pin_port_decode+0x54>
            NRFX_ASSERT(0);
    2906:	4906      	ldr	r1, [pc, #24]	; (2920 <nrf_gpio_pin_port_decode+0x58>)
    2908:	4806      	ldr	r0, [pc, #24]	; (2924 <nrf_gpio_pin_port_decode+0x5c>)
    290a:	f240 222e 	movw	r2, #558	; 0x22e
    290e:	f005 f9c8 	bl	7ca2 <printk>
    2912:	f240 212e 	movw	r1, #558	; 0x22e
    2916:	4802      	ldr	r0, [pc, #8]	; (2920 <nrf_gpio_pin_port_decode+0x58>)
    2918:	f005 fa4e 	bl	7db8 <assert_post_action>
}
    291c:	4802      	ldr	r0, [pc, #8]	; (2928 <nrf_gpio_pin_port_decode+0x60>)
    291e:	bd10      	pop	{r4, pc}
    2920:	0000957d 	.word	0x0000957d
    2924:	00008abd 	.word	0x00008abd
    2928:	50842500 	.word	0x50842500

0000292c <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    292c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    292e:	4605      	mov	r5, r0
    2930:	460f      	mov	r7, r1
	struct uarte_nrfx_data *data = get_dev_data(dev);
    2932:	6906      	ldr	r6, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2934:	f005 fccc 	bl	82d0 <k_is_in_isr>
    2938:	b910      	cbnz	r0, 2940 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    293a:	4b2c      	ldr	r3, [pc, #176]	; (29ec <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    293c:	781b      	ldrb	r3, [r3, #0]
    293e:	b983      	cbnz	r3, 2962 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2940:	f04f 0320 	mov.w	r3, #32
    2944:	f3ef 8411 	mrs	r4, BASEPRI
    2948:	f383 8812 	msr	BASEPRI_MAX, r3
    294c:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    2950:	4628      	mov	r0, r5
    2952:	f005 fb9e 	bl	8092 <is_tx_ready>
    2956:	bb28      	cbnz	r0, 29a4 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    2958:	f384 8811 	msr	BASEPRI, r4
    295c:	f3bf 8f6f 	isb	sy
}
    2960:	e7ee      	b.n	2940 <uarte_nrfx_poll_out+0x14>
{
    2962:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    2964:	4628      	mov	r0, r5
    2966:	f005 fb94 	bl	8092 <is_tx_ready>
    296a:	b970      	cbnz	r0, 298a <uarte_nrfx_poll_out+0x5e>
    296c:	2001      	movs	r0, #1
    296e:	f005 fc86 	bl	827e <nrfx_busy_wait>
    2972:	3c01      	subs	r4, #1
    2974:	d1f6      	bne.n	2964 <uarte_nrfx_poll_out+0x38>
	return z_impl_k_sleep(timeout);
    2976:	2100      	movs	r1, #0
    2978:	2021      	movs	r0, #33	; 0x21
    297a:	f002 f81f 	bl	49bc <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    297e:	e7f0      	b.n	2962 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2980:	f384 8811 	msr	BASEPRI, r4
    2984:	f3bf 8f6f 	isb	sy
}
    2988:	e7f5      	b.n	2976 <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    298a:	f04f 0320 	mov.w	r3, #32
    298e:	f3ef 8411 	mrs	r4, BASEPRI
    2992:	f383 8812 	msr	BASEPRI_MAX, r3
    2996:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    299a:	4628      	mov	r0, r5
    299c:	f005 fb79 	bl	8092 <is_tx_ready>
    29a0:	2800      	cmp	r0, #0
    29a2:	d0ed      	beq.n	2980 <uarte_nrfx_poll_out+0x54>
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    29a4:	2201      	movs	r2, #1
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    29a6:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    29aa:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    29ac:	680b      	ldr	r3, [r1, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    29ae:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    29b2:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    29b6:	2200      	movs	r2, #0
    29b8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    29bc:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    29c0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    29c4:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    29c8:	684a      	ldr	r2, [r1, #4]
    29ca:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    29cc:	bf41      	itttt	mi
    29ce:	2208      	movmi	r2, #8
    29d0:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    29d4:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    29d8:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    29dc:	2201      	movs	r2, #1
    29de:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    29e0:	f384 8811 	msr	BASEPRI, r4
    29e4:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    29e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    29ea:	bf00      	nop
    29ec:	200013e5 	.word	0x200013e5

000029f0 <entropy_cc3xx_rng_get_entropy>:

static int entropy_cc3xx_rng_get_entropy(
	const struct device *dev,
	uint8_t *buffer,
	uint16_t length)
{
    29f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    29f2:	460f      	mov	r7, r1
    29f4:	4616      	mov	r6, r2
	int res = -EINVAL;

	__ASSERT_NO_MSG(dev != NULL);
    29f6:	b940      	cbnz	r0, 2a0a <entropy_cc3xx_rng_get_entropy+0x1a>
    29f8:	4918      	ldr	r1, [pc, #96]	; (2a5c <entropy_cc3xx_rng_get_entropy+0x6c>)
    29fa:	4819      	ldr	r0, [pc, #100]	; (2a60 <entropy_cc3xx_rng_get_entropy+0x70>)
    29fc:	2224      	movs	r2, #36	; 0x24
    29fe:	f005 f950 	bl	7ca2 <printk>
    2a02:	2124      	movs	r1, #36	; 0x24
    2a04:	4815      	ldr	r0, [pc, #84]	; (2a5c <entropy_cc3xx_rng_get_entropy+0x6c>)
    2a06:	f005 f9d7 	bl	7db8 <assert_post_action>
	__ASSERT_NO_MSG(buffer != NULL);
    2a0a:	b947      	cbnz	r7, 2a1e <entropy_cc3xx_rng_get_entropy+0x2e>
    2a0c:	4913      	ldr	r1, [pc, #76]	; (2a5c <entropy_cc3xx_rng_get_entropy+0x6c>)
    2a0e:	4814      	ldr	r0, [pc, #80]	; (2a60 <entropy_cc3xx_rng_get_entropy+0x70>)
    2a10:	2225      	movs	r2, #37	; 0x25
    2a12:	f005 f946 	bl	7ca2 <printk>
    2a16:	2125      	movs	r1, #37	; 0x25
    2a18:	4810      	ldr	r0, [pc, #64]	; (2a5c <entropy_cc3xx_rng_get_entropy+0x6c>)
    2a1a:	f005 f9cd 	bl	7db8 <assert_post_action>
	 *  gathered using CC3xx HW using the CTR_DRBG features of the
	 *  nrf_cc310_platform/nrf_cc312_platform library.
	 */
	while (offset < length) {

		if ((length - offset) < CTR_DRBG_MAX_REQUEST) {
    2a1e:	f44f 6580 	mov.w	r5, #1024	; 0x400
    2a22:	2400      	movs	r4, #0
    2a24:	f06f 0015 	mvn.w	r0, #21
	while (offset < length) {
    2a28:	42a6      	cmp	r6, r4
    2a2a:	d801      	bhi.n	2a30 <entropy_cc3xx_rng_get_entropy+0x40>
		offset += chunk_size;
	}
#endif

	return res;
}
    2a2c:	b003      	add	sp, #12
    2a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if ((length - offset) < CTR_DRBG_MAX_REQUEST) {
    2a30:	1b33      	subs	r3, r6, r4
    2a32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    2a36:	bf38      	it	cc
    2a38:	461d      	movcc	r5, r3
			res = nrf_cc3xx_platform_ctr_drbg_get(NULL,
    2a3a:	2000      	movs	r0, #0
    2a3c:	ab01      	add	r3, sp, #4
    2a3e:	462a      	mov	r2, r5
    2a40:	1939      	adds	r1, r7, r4
    2a42:	f002 fbe3 	bl	520c <nrf_cc3xx_platform_ctr_drbg_get>
		if (olen != chunk_size) {
    2a46:	9b01      	ldr	r3, [sp, #4]
    2a48:	42ab      	cmp	r3, r5
    2a4a:	d103      	bne.n	2a54 <entropy_cc3xx_rng_get_entropy+0x64>
		if (res != 0) {
    2a4c:	2800      	cmp	r0, #0
    2a4e:	d1ed      	bne.n	2a2c <entropy_cc3xx_rng_get_entropy+0x3c>
		offset += chunk_size;
    2a50:	442c      	add	r4, r5
    2a52:	e7e9      	b.n	2a28 <entropy_cc3xx_rng_get_entropy+0x38>
			return -EINVAL;
    2a54:	f06f 0015 	mvn.w	r0, #21
    2a58:	e7e8      	b.n	2a2c <entropy_cc3xx_rng_get_entropy+0x3c>
    2a5a:	bf00      	nop
    2a5c:	000095ce 	.word	0x000095ce
    2a60:	00008abd 	.word	0x00008abd

00002a64 <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
    2a64:	4b0b      	ldr	r3, [pc, #44]	; (2a94 <elapsed+0x30>)
{
    2a66:	b510      	push	{r4, lr}
	uint32_t val1 = SysTick->VAL;	/* A */
    2a68:	689a      	ldr	r2, [r3, #8]
	uint32_t ctrl = SysTick->CTRL;	/* B */
    2a6a:	6819      	ldr	r1, [r3, #0]
	uint32_t val2 = SysTick->VAL;	/* C */
    2a6c:	6898      	ldr	r0, [r3, #8]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
    2a6e:	f411 3f80 	tst.w	r1, #65536	; 0x10000
    2a72:	4b09      	ldr	r3, [pc, #36]	; (2a98 <elapsed+0x34>)
    2a74:	4909      	ldr	r1, [pc, #36]	; (2a9c <elapsed+0x38>)
    2a76:	d101      	bne.n	2a7c <elapsed+0x18>
	    || (val1 < val2)) {
    2a78:	4282      	cmp	r2, r0
    2a7a:	d205      	bcs.n	2a88 <elapsed+0x24>
		overflow_cyc += last_load;
    2a7c:	681a      	ldr	r2, [r3, #0]
    2a7e:	680c      	ldr	r4, [r1, #0]
    2a80:	4422      	add	r2, r4
    2a82:	601a      	str	r2, [r3, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
    2a84:	4a03      	ldr	r2, [pc, #12]	; (2a94 <elapsed+0x30>)
    2a86:	6812      	ldr	r2, [r2, #0]
	}

	return (last_load - val2) + overflow_cyc;
    2a88:	681b      	ldr	r3, [r3, #0]
    2a8a:	680a      	ldr	r2, [r1, #0]
    2a8c:	4413      	add	r3, r2
}
    2a8e:	1a18      	subs	r0, r3, r0
    2a90:	bd10      	pop	{r4, pc}
    2a92:	bf00      	nop
    2a94:	e000e010 	.word	0xe000e010
    2a98:	200009b8 	.word	0x200009b8
    2a9c:	200009b0 	.word	0x200009b0

00002aa0 <sys_clock_driver_init>:
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2aa0:	2220      	movs	r2, #32
static int sys_clock_driver_init(const struct device *dev)
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
    2aa2:	2000      	movs	r0, #0
    2aa4:	4b07      	ldr	r3, [pc, #28]	; (2ac4 <sys_clock_driver_init+0x24>)
    2aa6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    2aaa:	4b07      	ldr	r3, [pc, #28]	; (2ac8 <sys_clock_driver_init+0x28>)
    2aac:	6018      	str	r0, [r3, #0]
	overflow_cyc = 0U;
    2aae:	4b07      	ldr	r3, [pc, #28]	; (2acc <sys_clock_driver_init+0x2c>)
    2ab0:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
    2ab2:	4b07      	ldr	r3, [pc, #28]	; (2ad0 <sys_clock_driver_init+0x30>)
    2ab4:	6058      	str	r0, [r3, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
    2ab6:	6098      	str	r0, [r3, #8]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
    2ab8:	681a      	ldr	r2, [r3, #0]
    2aba:	f042 0207 	orr.w	r2, r2, #7
    2abe:	601a      	str	r2, [r3, #0]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
    2ac0:	4770      	bx	lr
    2ac2:	bf00      	nop
    2ac4:	e000ed00 	.word	0xe000ed00
    2ac8:	200009b0 	.word	0x200009b0
    2acc:	200009b8 	.word	0x200009b8
    2ad0:	e000e010 	.word	0xe000e010

00002ad4 <sys_clock_isr>:
{
    2ad4:	b508      	push	{r3, lr}
	elapsed();
    2ad6:	f7ff ffc5 	bl	2a64 <elapsed>
	cycle_count += overflow_cyc;
    2ada:	4a09      	ldr	r2, [pc, #36]	; (2b00 <sys_clock_isr+0x2c>)
    2adc:	4909      	ldr	r1, [pc, #36]	; (2b04 <sys_clock_isr+0x30>)
    2ade:	6813      	ldr	r3, [r2, #0]
    2ae0:	6808      	ldr	r0, [r1, #0]
    2ae2:	4403      	add	r3, r0
    2ae4:	600b      	str	r3, [r1, #0]
	overflow_cyc = 0;
    2ae6:	2100      	movs	r1, #0
    2ae8:	6011      	str	r1, [r2, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
    2aea:	4a07      	ldr	r2, [pc, #28]	; (2b08 <sys_clock_isr+0x34>)
    2aec:	6810      	ldr	r0, [r2, #0]
		announced_cycles += dticks * CYC_PER_TICK;
    2aee:	6013      	str	r3, [r2, #0]
		sys_clock_announce(dticks);
    2af0:	1a18      	subs	r0, r3, r0
    2af2:	f002 fa01 	bl	4ef8 <sys_clock_announce>
}
    2af6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    2afa:	f7fe bef9 	b.w	18f0 <z_arm_exc_exit>
    2afe:	bf00      	nop
    2b00:	200009b8 	.word	0x200009b8
    2b04:	200009ac 	.word	0x200009ac
    2b08:	200009a8 	.word	0x200009a8

00002b0c <sys_clock_set_timeout>:
{
    2b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2b10:	4f39      	ldr	r7, [pc, #228]	; (2bf8 <sys_clock_set_timeout+0xec>)
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
    2b12:	b159      	cbz	r1, 2b2c <sys_clock_set_timeout+0x20>
    2b14:	1c43      	adds	r3, r0, #1
    2b16:	d109      	bne.n	2b2c <sys_clock_set_timeout+0x20>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
    2b18:	4a38      	ldr	r2, [pc, #224]	; (2bfc <sys_clock_set_timeout+0xf0>)
    2b1a:	6813      	ldr	r3, [r2, #0]
    2b1c:	f023 0301 	bic.w	r3, r3, #1
    2b20:	6013      	str	r3, [r2, #0]
		last_load = TIMER_STOPPED;
    2b22:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    2b26:	603b      	str	r3, [r7, #0]
}
    2b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2b2c:	4b34      	ldr	r3, [pc, #208]	; (2c00 <sys_clock_set_timeout+0xf4>)
	uint32_t last_load_ = last_load;
    2b2e:	683d      	ldr	r5, [r7, #0]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2b30:	f1b0 3fff 	cmp.w	r0, #4294967295
    2b34:	bf08      	it	eq
    2b36:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2b38:	1e44      	subs	r4, r0, #1
    2b3a:	2c00      	cmp	r4, #0
    2b3c:	dd54      	ble.n	2be8 <sys_clock_set_timeout+0xdc>
    2b3e:	429c      	cmp	r4, r3
    2b40:	bfa8      	it	ge
    2b42:	461c      	movge	r4, r3
	__asm__ volatile(
    2b44:	f04f 0320 	mov.w	r3, #32
    2b48:	f3ef 8611 	mrs	r6, BASEPRI
    2b4c:	f383 8812 	msr	BASEPRI_MAX, r3
    2b50:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2b54:	482b      	ldr	r0, [pc, #172]	; (2c04 <sys_clock_set_timeout+0xf8>)
    2b56:	f000 fe41 	bl	37dc <z_spin_lock_valid>
    2b5a:	b940      	cbnz	r0, 2b6e <sys_clock_set_timeout+0x62>
    2b5c:	492a      	ldr	r1, [pc, #168]	; (2c08 <sys_clock_set_timeout+0xfc>)
    2b5e:	482b      	ldr	r0, [pc, #172]	; (2c0c <sys_clock_set_timeout+0x100>)
    2b60:	2281      	movs	r2, #129	; 0x81
    2b62:	f005 f89e 	bl	7ca2 <printk>
    2b66:	2181      	movs	r1, #129	; 0x81
    2b68:	4827      	ldr	r0, [pc, #156]	; (2c08 <sys_clock_set_timeout+0xfc>)
    2b6a:	f005 f925 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    2b6e:	4825      	ldr	r0, [pc, #148]	; (2c04 <sys_clock_set_timeout+0xf8>)
    2b70:	f000 fe50 	bl	3814 <z_spin_lock_set_owner>
	uint32_t pending = elapsed();
    2b74:	f7ff ff76 	bl	2a64 <elapsed>
	overflow_cyc = 0U;
    2b78:	f04f 0e00 	mov.w	lr, #0
	val1 = SysTick->VAL;
    2b7c:	f8df 807c 	ldr.w	r8, [pc, #124]	; 2bfc <sys_clock_set_timeout+0xf0>
	overflow_cyc = 0U;
    2b80:	f8df c090 	ldr.w	ip, [pc, #144]	; 2c14 <sys_clock_set_timeout+0x108>
	cycle_count += pending;
    2b84:	4a22      	ldr	r2, [pc, #136]	; (2c10 <sys_clock_set_timeout+0x104>)
	val1 = SysTick->VAL;
    2b86:	f8d8 1008 	ldr.w	r1, [r8, #8]
	overflow_cyc = 0U;
    2b8a:	f8cc e000 	str.w	lr, [ip]
	uint32_t unannounced = cycle_count - announced_cycles;
    2b8e:	f8df c088 	ldr.w	ip, [pc, #136]	; 2c18 <sys_clock_set_timeout+0x10c>
	cycle_count += pending;
    2b92:	6813      	ldr	r3, [r2, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
    2b94:	f8dc c000 	ldr.w	ip, [ip]
	cycle_count += pending;
    2b98:	4418      	add	r0, r3
	uint32_t unannounced = cycle_count - announced_cycles;
    2b9a:	eba0 0c0c 	sub.w	ip, r0, ip
	if ((int32_t)unannounced < 0) {
    2b9e:	45f4      	cmp	ip, lr
    2ba0:	4643      	mov	r3, r8
	cycle_count += pending;
    2ba2:	6010      	str	r0, [r2, #0]
	if ((int32_t)unannounced < 0) {
    2ba4:	da22      	bge.n	2bec <sys_clock_set_timeout+0xe0>
		last_load = MIN_DELAY;
    2ba6:	f44f 6480 	mov.w	r4, #1024	; 0x400
			last_load = delay;
    2baa:	603c      	str	r4, [r7, #0]
	SysTick->LOAD = last_load - 1;
    2bac:	683f      	ldr	r7, [r7, #0]
	val2 = SysTick->VAL;
    2bae:	689c      	ldr	r4, [r3, #8]
	SysTick->LOAD = last_load - 1;
    2bb0:	3f01      	subs	r7, #1
    2bb2:	605f      	str	r7, [r3, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
    2bb4:	2700      	movs	r7, #0
	if (val1 < val2) {
    2bb6:	42a1      	cmp	r1, r4
		cycle_count += (val1 + (last_load_ - val2));
    2bb8:	bf38      	it	cc
    2bba:	1949      	addcc	r1, r1, r5
		cycle_count += (val1 - val2);
    2bbc:	1b09      	subs	r1, r1, r4
    2bbe:	4408      	add	r0, r1
	SysTick->VAL = 0; /* resets timer to last_load */
    2bc0:	609f      	str	r7, [r3, #8]
		cycle_count += (val1 - val2);
    2bc2:	6010      	str	r0, [r2, #0]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    2bc4:	480f      	ldr	r0, [pc, #60]	; (2c04 <sys_clock_set_timeout+0xf8>)
    2bc6:	f000 fe17 	bl	37f8 <z_spin_unlock_valid>
    2bca:	b940      	cbnz	r0, 2bde <sys_clock_set_timeout+0xd2>
    2bcc:	490e      	ldr	r1, [pc, #56]	; (2c08 <sys_clock_set_timeout+0xfc>)
    2bce:	480f      	ldr	r0, [pc, #60]	; (2c0c <sys_clock_set_timeout+0x100>)
    2bd0:	22ac      	movs	r2, #172	; 0xac
    2bd2:	f005 f866 	bl	7ca2 <printk>
    2bd6:	21ac      	movs	r1, #172	; 0xac
    2bd8:	480b      	ldr	r0, [pc, #44]	; (2c08 <sys_clock_set_timeout+0xfc>)
    2bda:	f005 f8ed 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    2bde:	f386 8811 	msr	BASEPRI, r6
    2be2:	f3bf 8f6f 	isb	sy
    2be6:	e79f      	b.n	2b28 <sys_clock_set_timeout+0x1c>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2be8:	2400      	movs	r4, #0
    2bea:	e7ab      	b.n	2b44 <sys_clock_set_timeout+0x38>
			last_load = delay;
    2bec:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    2bf0:	bfb8      	it	lt
    2bf2:	f44f 6480 	movlt.w	r4, #1024	; 0x400
    2bf6:	e7d8      	b.n	2baa <sys_clock_set_timeout+0x9e>
    2bf8:	200009b0 	.word	0x200009b0
    2bfc:	e000e010 	.word	0xe000e010
    2c00:	00fffffe 	.word	0x00fffffe
    2c04:	200009b4 	.word	0x200009b4
    2c08:	00008a9b 	.word	0x00008a9b
    2c0c:	00008abd 	.word	0x00008abd
    2c10:	200009ac 	.word	0x200009ac
    2c14:	200009b8 	.word	0x200009b8
    2c18:	200009a8 	.word	0x200009a8

00002c1c <sys_clock_elapsed>:
{
    2c1c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    2c1e:	f04f 0320 	mov.w	r3, #32
    2c22:	f3ef 8511 	mrs	r5, BASEPRI
    2c26:	f383 8812 	msr	BASEPRI_MAX, r3
    2c2a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2c2e:	4815      	ldr	r0, [pc, #84]	; (2c84 <sys_clock_elapsed+0x68>)
    2c30:	f000 fdd4 	bl	37dc <z_spin_lock_valid>
    2c34:	b940      	cbnz	r0, 2c48 <sys_clock_elapsed+0x2c>
    2c36:	4914      	ldr	r1, [pc, #80]	; (2c88 <sys_clock_elapsed+0x6c>)
    2c38:	4814      	ldr	r0, [pc, #80]	; (2c8c <sys_clock_elapsed+0x70>)
    2c3a:	2281      	movs	r2, #129	; 0x81
    2c3c:	f005 f831 	bl	7ca2 <printk>
    2c40:	2181      	movs	r1, #129	; 0x81
    2c42:	4811      	ldr	r0, [pc, #68]	; (2c88 <sys_clock_elapsed+0x6c>)
    2c44:	f005 f8b8 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    2c48:	480e      	ldr	r0, [pc, #56]	; (2c84 <sys_clock_elapsed+0x68>)
    2c4a:	f000 fde3 	bl	3814 <z_spin_lock_set_owner>
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
    2c4e:	f7ff ff09 	bl	2a64 <elapsed>
    2c52:	4b0f      	ldr	r3, [pc, #60]	; (2c90 <sys_clock_elapsed+0x74>)
    2c54:	681c      	ldr	r4, [r3, #0]
    2c56:	4b0f      	ldr	r3, [pc, #60]	; (2c94 <sys_clock_elapsed+0x78>)
    2c58:	681b      	ldr	r3, [r3, #0]
    2c5a:	1ae4      	subs	r4, r4, r3
    2c5c:	4404      	add	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    2c5e:	4809      	ldr	r0, [pc, #36]	; (2c84 <sys_clock_elapsed+0x68>)
    2c60:	f000 fdca 	bl	37f8 <z_spin_unlock_valid>
    2c64:	b940      	cbnz	r0, 2c78 <sys_clock_elapsed+0x5c>
    2c66:	4908      	ldr	r1, [pc, #32]	; (2c88 <sys_clock_elapsed+0x6c>)
    2c68:	4808      	ldr	r0, [pc, #32]	; (2c8c <sys_clock_elapsed+0x70>)
    2c6a:	22ac      	movs	r2, #172	; 0xac
    2c6c:	f005 f819 	bl	7ca2 <printk>
    2c70:	21ac      	movs	r1, #172	; 0xac
    2c72:	4805      	ldr	r0, [pc, #20]	; (2c88 <sys_clock_elapsed+0x6c>)
    2c74:	f005 f8a0 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    2c78:	f385 8811 	msr	BASEPRI, r5
    2c7c:	f3bf 8f6f 	isb	sy
}
    2c80:	4620      	mov	r0, r4
    2c82:	bd38      	pop	{r3, r4, r5, pc}
    2c84:	200009b4 	.word	0x200009b4
    2c88:	00008a9b 	.word	0x00008a9b
    2c8c:	00008abd 	.word	0x00008abd
    2c90:	200009ac 	.word	0x200009ac
    2c94:	200009a8 	.word	0x200009a8

00002c98 <sys_clock_idle_exit>:
	if (last_load == TIMER_STOPPED) {
    2c98:	4b05      	ldr	r3, [pc, #20]	; (2cb0 <sys_clock_idle_exit+0x18>)
    2c9a:	681b      	ldr	r3, [r3, #0]
    2c9c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
		SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
    2ca0:	bf01      	itttt	eq
    2ca2:	4a04      	ldreq	r2, [pc, #16]	; (2cb4 <sys_clock_idle_exit+0x1c>)
    2ca4:	6813      	ldreq	r3, [r2, #0]
    2ca6:	f043 0301 	orreq.w	r3, r3, #1
    2caa:	6013      	streq	r3, [r2, #0]
}
    2cac:	4770      	bx	lr
    2cae:	bf00      	nop
    2cb0:	200009b0 	.word	0x200009b0
    2cb4:	e000e010 	.word	0xe000e010

00002cb8 <sys_clock_disable>:
	SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
    2cb8:	4a02      	ldr	r2, [pc, #8]	; (2cc4 <sys_clock_disable+0xc>)
    2cba:	6813      	ldr	r3, [r2, #0]
    2cbc:	f023 0301 	bic.w	r3, r3, #1
    2cc0:	6013      	str	r3, [r2, #0]
}
    2cc2:	4770      	bx	lr
    2cc4:	e000e010 	.word	0xe000e010

00002cc8 <k_sys_fatal_error_handler>:
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    2cc8:	4803      	ldr	r0, [pc, #12]	; (2cd8 <k_sys_fatal_error_handler+0x10>)
    2cca:	2145      	movs	r1, #69	; 0x45
{
    2ccc:	b508      	push	{r3, lr}
		LOG_ERR("Resetting system");
    2cce:	f005 f886 	bl	7dde <z_log_minimal_printk>
		sys_arch_reboot(0);
    2cd2:	2000      	movs	r0, #0
    2cd4:	f7ff f8f4 	bl	1ec0 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    2cd8:	00009609 	.word	0x00009609

00002cdc <check_ext_api_requests>:
	}
};
#endif

static int check_ext_api_requests(const struct device *dev)
{
    2cdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	(void)dev;

	const struct fw_info_ext_api_request *ext_api_req =
			skip_ext_apis(&m_firmware_info);

	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    2ce0:	2500      	movs	r5, #0
			skip_ext_apis(&m_firmware_info);
    2ce2:	4c21      	ldr	r4, [pc, #132]	; (2d68 <check_ext_api_requests+0x8c>)
	const uint32_t ext_api_magic[] = {EXT_API_MAGIC};
    2ce4:	4e21      	ldr	r6, [pc, #132]	; (2d6c <check_ext_api_requests+0x90>)
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    2ce6:	f854 8c04 	ldr.w	r8, [r4, #-4]
			/* EXT_API hard requirement not met. */
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
			k_panic();
		} else {
			/* EXT_API soft requirement not met. */
			printk("WARNING: Optional EXT_API request not "
    2cea:	f8df 9088 	ldr.w	r9, [pc, #136]	; 2d74 <check_ext_api_requests+0x98>
{
    2cee:	b085      	sub	sp, #20
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    2cf0:	45a8      	cmp	r8, r5
    2cf2:	d803      	bhi.n	2cfc <check_ext_api_requests+0x20>
		}
		ADVANCE_EXT_API_REQ(ext_api_req);
	}

	return 0;
}
    2cf4:	2000      	movs	r0, #0
    2cf6:	b005      	add	sp, #20
    2cf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (fw_info_ext_api_check((uint32_t)*(ext_api_req->ext_api))
    2cfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2cfe:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    2d02:	681f      	ldr	r7, [r3, #0]
    2d04:	ab01      	add	r3, sp, #4
    2d06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (memcmp(ext_api->magic, ext_api_magic, CONFIG_FW_INFO_MAGIC_LEN)
    2d0a:	220c      	movs	r2, #12
    2d0c:	4619      	mov	r1, r3
    2d0e:	4638      	mov	r0, r7
    2d10:	f005 f8db 	bl	7eca <memcmp>
    2d14:	b990      	cbnz	r0, 2d3c <check_ext_api_requests+0x60>
    2d16:	b18f      	cbz	r7, 2d3c <check_ext_api_requests+0x60>
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    2d18:	6a63      	ldr	r3, [r4, #36]	; 0x24
	const uint32_t req_id = ext_api_req->request.ext_api_id;
    2d1a:	6921      	ldr	r1, [r4, #16]
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    2d1c:	681b      	ldr	r3, [r3, #0]
	return ((ext_api->ext_api_id == req_id)
    2d1e:	691a      	ldr	r2, [r3, #16]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    2d20:	4291      	cmp	r1, r2
    2d22:	d10b      	bne.n	2d3c <check_ext_api_requests+0x60>
		&&  (ext_api->ext_api_version >= req_min_version)
    2d24:	699a      	ldr	r2, [r3, #24]
	const uint32_t req_min_version = ext_api_req->request.ext_api_version;
    2d26:	69a1      	ldr	r1, [r4, #24]
		&&  (ext_api->ext_api_version >= req_min_version)
    2d28:	4291      	cmp	r1, r2
    2d2a:	d807      	bhi.n	2d3c <check_ext_api_requests+0x60>
	const uint32_t req_max_version = ext_api_req->ext_api_max_version;
    2d2c:	69e1      	ldr	r1, [r4, #28]
		&&  (ext_api->ext_api_version <  req_max_version)
    2d2e:	4291      	cmp	r1, r2
    2d30:	d904      	bls.n	2d3c <check_ext_api_requests+0x60>
	const uint32_t req_flags = ext_api_req->request.ext_api_flags;
    2d32:	6962      	ldr	r2, [r4, #20]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    2d34:	695b      	ldr	r3, [r3, #20]
    2d36:	ea32 0303 	bics.w	r3, r2, r3
    2d3a:	d00a      	beq.n	2d52 <check_ext_api_requests+0x76>
		} else if (ext_api_req->required) {
    2d3c:	6a27      	ldr	r7, [r4, #32]
    2d3e:	b167      	cbz	r7, 2d5a <check_ext_api_requests+0x7e>
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
    2d40:	480b      	ldr	r0, [pc, #44]	; (2d70 <check_ext_api_requests+0x94>)
    2d42:	f004 ffae 	bl	7ca2 <printk>
			k_panic();
    2d46:	4040      	eors	r0, r0
    2d48:	f380 8811 	msr	BASEPRI, r0
    2d4c:	f04f 0004 	mov.w	r0, #4
    2d50:	df02      	svc	2
		ADVANCE_EXT_API_REQ(ext_api_req);
    2d52:	68e3      	ldr	r3, [r4, #12]
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    2d54:	3501      	adds	r5, #1
		ADVANCE_EXT_API_REQ(ext_api_req);
    2d56:	441c      	add	r4, r3
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    2d58:	e7ca      	b.n	2cf0 <check_ext_api_requests+0x14>
			printk("WARNING: Optional EXT_API request not "
    2d5a:	4648      	mov	r0, r9
    2d5c:	f004 ffa1 	bl	7ca2 <printk>
			*ext_api_req->ext_api = NULL;
    2d60:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2d62:	601f      	str	r7, [r3, #0]
    2d64:	e7f5      	b.n	2d52 <check_ext_api_requests+0x76>
    2d66:	bf00      	nop
    2d68:	0000023c 	.word	0x0000023c
    2d6c:	0000867c 	.word	0x0000867c
    2d70:	0000962b 	.word	0x0000962b
    2d74:	00009654 	.word	0x00009654

00002d78 <nrf91_errata_14>:
            #if defined(NRF_TRUSTZONE_NONSECURE)
                uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
            #else
                uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
                uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2d78:	4a06      	ldr	r2, [pc, #24]	; (2d94 <nrf91_errata_14+0x1c>)
                uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2d7a:	4b07      	ldr	r3, [pc, #28]	; (2d98 <nrf91_errata_14+0x20>)
    2d7c:	681b      	ldr	r3, [r3, #0]
                uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2d7e:	6810      	ldr	r0, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
    2d80:	f3bf 8f4f 	dsb	sy
            #endif
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            __DSB();
            if (var1 == 0x09)
    2d84:	2b09      	cmp	r3, #9
    2d86:	d103      	bne.n	2d90 <nrf91_errata_14+0x18>
            {
                switch(var2)
    2d88:	1e43      	subs	r3, r0, #1
    2d8a:	4258      	negs	r0, r3
    2d8c:	4158      	adcs	r0, r3
    2d8e:	4770      	bx	lr
                    default:
                        return false;
                }
            }
        #endif
        return false;
    2d90:	2000      	movs	r0, #0
    #endif
}
    2d92:	4770      	bx	lr
    2d94:	00ff0134 	.word	0x00ff0134
    2d98:	00ff0130 	.word	0x00ff0130

00002d9c <SystemInit>:
        /* Perform Secure-mode initialization routines. */

        /* Set all ARM SAU regions to NonSecure if TrustZone extensions are enabled.
        * Nordic SPU should handle Secure Attribution tasks */
        #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    2d9c:	4a57      	ldr	r2, [pc, #348]	; (2efc <SystemInit+0x160>)
{
    2d9e:	b508      	push	{r3, lr}
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    2da0:	6813      	ldr	r3, [r2, #0]
    2da2:	f043 0302 	orr.w	r3, r3, #2
    2da6:	6013      	str	r3, [r2, #0]
                uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2da8:	4b55      	ldr	r3, [pc, #340]	; (2f00 <SystemInit+0x164>)
                uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2daa:	4a56      	ldr	r2, [pc, #344]	; (2f04 <SystemInit+0x168>)
                uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2dac:	681b      	ldr	r3, [r3, #0]
                uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2dae:	6812      	ldr	r2, [r2, #0]
    2db0:	f3bf 8f4f 	dsb	sy
            if (var1 == 0x09)
    2db4:	2b09      	cmp	r3, #9
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_6()){
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    2db6:	bf01      	itttt	eq
    2db8:	f04f 2350 	moveq.w	r3, #1342197760	; 0x50005000
    2dbc:	2200      	moveq	r2, #0
    2dbe:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    2dc2:	f8c3 2118 	streq.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_14()){
    2dc6:	f7ff ffd7 	bl	2d78 <nrf91_errata_14>
    2dca:	b130      	cbz	r0, 2dda <SystemInit+0x3e>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    2dcc:	2301      	movs	r3, #1
    2dce:	4a4e      	ldr	r2, [pc, #312]	; (2f08 <SystemInit+0x16c>)
    2dd0:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    2dd2:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    2dd6:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            #if defined(NRF_TRUSTZONE_NONSECURE)
                uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
            #else
                uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2dda:	4b49      	ldr	r3, [pc, #292]	; (2f00 <SystemInit+0x164>)
    2ddc:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2dde:	3304      	adds	r3, #4
    2de0:	681b      	ldr	r3, [r3, #0]
    2de2:	f3bf 8f4f 	dsb	sy
            #endif
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            __DSB();
            if (var1 == 0x09)
    2de6:	2a09      	cmp	r2, #9
    2de8:	d105      	bne.n	2df6 <SystemInit+0x5a>
            {
                switch(var2)
    2dea:	2b01      	cmp	r3, #1
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    2dec:	bf1e      	ittt	ne
    2dee:	2201      	movne	r2, #1
    2df0:	4b46      	ldrne	r3, [pc, #280]	; (2f0c <SystemInit+0x170>)
    2df2:	f8c3 2578 	strne.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_20()){
    2df6:	f7ff ffbf 	bl	2d78 <nrf91_errata_14>
    2dfa:	b110      	cbz	r0, 2e02 <SystemInit+0x66>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    2dfc:	220e      	movs	r2, #14
    2dfe:	4b44      	ldr	r3, [pc, #272]	; (2f10 <SystemInit+0x174>)
    2e00:	601a      	str	r2, [r3, #0]
                uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2e02:	4b3f      	ldr	r3, [pc, #252]	; (2f00 <SystemInit+0x164>)
                uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2e04:	4a3f      	ldr	r2, [pc, #252]	; (2f04 <SystemInit+0x168>)
                uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2e06:	681b      	ldr	r3, [r3, #0]
                uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2e08:	6812      	ldr	r2, [r2, #0]
    2e0a:	f3bf 8f4f 	dsb	sy
            if (var1 == 0x09)
    2e0e:	2b09      	cmp	r3, #9
    2e10:	d104      	bne.n	2e1c <SystemInit+0x80>
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_31()){
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    2e12:	2200      	movs	r2, #0
    2e14:	4b3f      	ldr	r3, [pc, #252]	; (2f14 <SystemInit+0x178>)
    2e16:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    2e18:	2201      	movs	r2, #1
    2e1a:	605a      	str	r2, [r3, #4]
{
    2e1c:	2200      	movs	r2, #0
    2e1e:	00d3      	lsls	r3, r2, #3
    2e20:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        return false;
    }
    
    bool is_empty_word(uint32_t const volatile * word)
    {
        uint32_t val = *word;
    2e24:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    2e28:	f3bf 8f4f 	dsb	sy
        for (uint32_t index = 0; index < 256ul && !is_empty_word(&NRF_FICR_S->TRIMCNF[index].ADDR); index++){
    2e2c:	3101      	adds	r1, #1
    2e2e:	d008      	beq.n	2e42 <SystemInit+0xa6>
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    2e30:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (uint32_t index = 0; index < 256ul && !is_empty_word(&NRF_FICR_S->TRIMCNF[index].ADDR); index++){
    2e34:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    2e36:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (uint32_t index = 0; index < 256ul && !is_empty_word(&NRF_FICR_S->TRIMCNF[index].ADDR); index++){
    2e3a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    2e3e:	600b      	str	r3, [r1, #0]
        for (uint32_t index = 0; index < 256ul && !is_empty_word(&NRF_FICR_S->TRIMCNF[index].ADDR); index++){
    2e40:	d1ed      	bne.n	2e1e <SystemInit+0x82>
        uint32_t HFXOSRC_readout = NRF_UICR_S->HFXOSRC;
    2e42:	4b35      	ldr	r3, [pc, #212]	; (2f18 <SystemInit+0x17c>)
    2e44:	69db      	ldr	r3, [r3, #28]
    2e46:	f3bf 8f4f 	dsb	sy
        if (uicr_HFXOSRC_erased() || uicr_HFXOCNT_erased()) {
    2e4a:	07d9      	lsls	r1, r3, #31
    2e4c:	d545      	bpl.n	2eda <SystemInit+0x13e>
              while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2e4e:	4b33      	ldr	r3, [pc, #204]	; (2f1c <SystemInit+0x180>)
    2e50:	4619      	mov	r1, r3
    2e52:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2e56:	2a01      	cmp	r2, #1
    2e58:	d1fb      	bne.n	2e52 <SystemInit+0xb6>
              NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    2e5a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
              while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2e5e:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    2e62:	2b01      	cmp	r3, #1
    2e64:	d1fb      	bne.n	2e5e <SystemInit+0xc2>
        uint32_t HFXOSRC_readout = NRF_UICR_S->HFXOSRC;
    2e66:	4b2c      	ldr	r3, [pc, #176]	; (2f18 <SystemInit+0x17c>)
    2e68:	69da      	ldr	r2, [r3, #28]
    2e6a:	f3bf 8f4f 	dsb	sy
              if (uicr_HFXOSRC_erased()){
    2e6e:	07d2      	lsls	r2, r2, #31
    2e70:	d50a      	bpl.n	2e88 <SystemInit+0xec>
                    uicr_erased_value = NRF_UICR_S->HFXOSRC;
    2e72:	69da      	ldr	r2, [r3, #28]
                    uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    2e74:	f022 0201 	bic.w	r2, r2, #1
                    NRF_UICR_S->HFXOSRC = uicr_new_value;
    2e78:	61da      	str	r2, [r3, #28]
    2e7a:	f3bf 8f4f 	dsb	sy
                    while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2e7e:	4a27      	ldr	r2, [pc, #156]	; (2f1c <SystemInit+0x180>)
    2e80:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    2e84:	2b01      	cmp	r3, #1
    2e86:	d1fb      	bne.n	2e80 <SystemInit+0xe4>
        uint32_t val = *word;
    2e88:	4b25      	ldr	r3, [pc, #148]	; (2f20 <SystemInit+0x184>)
    2e8a:	681b      	ldr	r3, [r3, #0]
    2e8c:	f3bf 8f4f 	dsb	sy
        if (is_empty_word(&NRF_UICR_S->HFXOCNT)) {
    2e90:	3301      	adds	r3, #1
    2e92:	d10d      	bne.n	2eb0 <SystemInit+0x114>
                    uicr_erased_value = NRF_UICR_S->HFXOCNT;
    2e94:	4a20      	ldr	r2, [pc, #128]	; (2f18 <SystemInit+0x17c>)
    2e96:	6a13      	ldr	r3, [r2, #32]
                    uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    2e98:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    2e9c:	f043 0320 	orr.w	r3, r3, #32
                    NRF_UICR_S->HFXOCNT = uicr_new_value;
    2ea0:	6213      	str	r3, [r2, #32]
    2ea2:	f3bf 8f4f 	dsb	sy
                    while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2ea6:	4a1d      	ldr	r2, [pc, #116]	; (2f1c <SystemInit+0x180>)
    2ea8:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    2eac:	2b01      	cmp	r3, #1
    2eae:	d1fb      	bne.n	2ea8 <SystemInit+0x10c>
              NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    2eb0:	2200      	movs	r2, #0
    2eb2:	4b1a      	ldr	r3, [pc, #104]	; (2f1c <SystemInit+0x180>)
    2eb4:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
              while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2eb8:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2ebc:	2a01      	cmp	r2, #1
    2ebe:	d1fb      	bne.n	2eb8 <SystemInit+0x11c>
    2ec0:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2ec4:	4917      	ldr	r1, [pc, #92]	; (2f24 <SystemInit+0x188>)
    2ec6:	4b18      	ldr	r3, [pc, #96]	; (2f28 <SystemInit+0x18c>)
    2ec8:	68ca      	ldr	r2, [r1, #12]
    2eca:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2ece:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2ed0:	60cb      	str	r3, [r1, #12]
    2ed2:	f3bf 8f4f 	dsb	sy
    __NOP();
    2ed6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2ed8:	e7fd      	b.n	2ed6 <SystemInit+0x13a>
        uint32_t val = *word;
    2eda:	4b11      	ldr	r3, [pc, #68]	; (2f20 <SystemInit+0x184>)
    2edc:	681b      	ldr	r3, [r3, #0]
    2ede:	f3bf 8f4f 	dsb	sy
        if (is_empty_word(&NRF_UICR_S->HFXOCNT)) {
    2ee2:	3301      	adds	r3, #1
    2ee4:	d0b3      	beq.n	2e4e <SystemInit+0xb2>
        SCB->NSACR |= (3UL << 10);
    2ee6:	4a0f      	ldr	r2, [pc, #60]	; (2f24 <SystemInit+0x188>)
    2ee8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    2eec:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    2ef0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    SystemCoreClock = __SYSTEM_CLOCK;
    2ef4:	4b0d      	ldr	r3, [pc, #52]	; (2f2c <SystemInit+0x190>)
    2ef6:	4a0e      	ldr	r2, [pc, #56]	; (2f30 <SystemInit+0x194>)
    2ef8:	601a      	str	r2, [r3, #0]
}
    2efa:	bd08      	pop	{r3, pc}
    2efc:	e000edd0 	.word	0xe000edd0
    2f00:	00ff0130 	.word	0x00ff0130
    2f04:	00ff0134 	.word	0x00ff0134
    2f08:	50004a38 	.word	0x50004a38
    2f0c:	50004000 	.word	0x50004000
    2f10:	5003aee4 	.word	0x5003aee4
    2f14:	5000470c 	.word	0x5000470c
    2f18:	00ff8000 	.word	0x00ff8000
    2f1c:	50039000 	.word	0x50039000
    2f20:	00ff8020 	.word	0x00ff8020
    2f24:	e000ed00 	.word	0xe000ed00
    2f28:	05fa0004 	.word	0x05fa0004
    2f2c:	20000050 	.word	0x20000050
    2f30:	03d09000 	.word	0x03d09000

00002f34 <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    2f34:	b508      	push	{r3, lr}
    switch (domain)
    2f36:	b170      	cbz	r0, 2f56 <nrf_clock_is_running.constprop.0+0x22>
    2f38:	2801      	cmp	r0, #1
    2f3a:	d01b      	beq.n	2f74 <nrf_clock_is_running.constprop.0+0x40>
        case NRF_CLOCK_DOMAIN_HFCLKAUDIO:
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
                   CLOCK_HFCLKAUDIOSTAT_STATE_Msk;
#endif
        default:
            NRFX_ASSERT(0);
    2f3c:	f44f 724f 	mov.w	r2, #828	; 0x33c
    2f40:	4913      	ldr	r1, [pc, #76]	; (2f90 <nrf_clock_is_running.constprop.0+0x5c>)
    2f42:	4814      	ldr	r0, [pc, #80]	; (2f94 <nrf_clock_is_running.constprop.0+0x60>)
    2f44:	f004 fead 	bl	7ca2 <printk>
    2f48:	4811      	ldr	r0, [pc, #68]	; (2f90 <nrf_clock_is_running.constprop.0+0x5c>)
    2f4a:	f44f 714f 	mov.w	r1, #828	; 0x33c
    2f4e:	f004 ff33 	bl	7db8 <assert_post_action>
            return false;
    2f52:	2000      	movs	r0, #0
    2f54:	e00d      	b.n	2f72 <nrf_clock_is_running.constprop.0+0x3e>
            if (p_clk_src != NULL)
    2f56:	b131      	cbz	r1, 2f66 <nrf_clock_is_running.constprop.0+0x32>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2f58:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2f5c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    2f60:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    2f64:	700b      	strb	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2f66:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2f6a:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2f6e:	f3c0 4000 	ubfx	r0, r0, #16, #1
    }
    return false;
}
    2f72:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    2f74:	b131      	cbz	r1, 2f84 <nrf_clock_is_running.constprop.0+0x50>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2f76:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2f7a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    2f7e:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    2f82:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2f84:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2f88:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    2f8c:	e7ef      	b.n	2f6e <nrf_clock_is_running.constprop.0+0x3a>
    2f8e:	bf00      	nop
    2f90:	00009687 	.word	0x00009687
    2f94:	00008abd 	.word	0x00008abd

00002f98 <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    2f98:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    2f9a:	4604      	mov	r4, r0
    2f9c:	b940      	cbnz	r0, 2fb0 <nrfx_clock_init+0x18>
    2f9e:	4909      	ldr	r1, [pc, #36]	; (2fc4 <nrfx_clock_init+0x2c>)
    2fa0:	4809      	ldr	r0, [pc, #36]	; (2fc8 <nrfx_clock_init+0x30>)
    2fa2:	22bd      	movs	r2, #189	; 0xbd
    2fa4:	f004 fe7d 	bl	7ca2 <printk>
    2fa8:	21bd      	movs	r1, #189	; 0xbd
    2faa:	4806      	ldr	r0, [pc, #24]	; (2fc4 <nrfx_clock_init+0x2c>)
    2fac:	f004 ff04 	bl	7db8 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2fb0:	4b06      	ldr	r3, [pc, #24]	; (2fcc <nrfx_clock_init+0x34>)
    2fb2:	791a      	ldrb	r2, [r3, #4]
    2fb4:	b922      	cbnz	r2, 2fc0 <nrfx_clock_init+0x28>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    2fb6:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    2fb8:	4805      	ldr	r0, [pc, #20]	; (2fd0 <nrfx_clock_init+0x38>)
        m_clock_cb.event_handler = event_handler;
    2fba:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    2fbc:	711a      	strb	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2fbe:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2fc0:	4804      	ldr	r0, [pc, #16]	; (2fd4 <nrfx_clock_init+0x3c>)
    return err_code;
    2fc2:	e7fc      	b.n	2fbe <nrfx_clock_init+0x26>
    2fc4:	000096bb 	.word	0x000096bb
    2fc8:	00008abd 	.word	0x00008abd
    2fcc:	200009bc 	.word	0x200009bc
    2fd0:	0bad0000 	.word	0x0bad0000
    2fd4:	0bad000c 	.word	0x0bad000c

00002fd8 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    2fd8:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    2fda:	4b0b      	ldr	r3, [pc, #44]	; (3008 <nrfx_clock_enable+0x30>)
    2fdc:	791b      	ldrb	r3, [r3, #4]
    2fde:	b943      	cbnz	r3, 2ff2 <nrfx_clock_enable+0x1a>
    2fe0:	490a      	ldr	r1, [pc, #40]	; (300c <nrfx_clock_enable+0x34>)
    2fe2:	480b      	ldr	r0, [pc, #44]	; (3010 <nrfx_clock_enable+0x38>)
    2fe4:	22d6      	movs	r2, #214	; 0xd6
    2fe6:	f004 fe5c 	bl	7ca2 <printk>
    2fea:	21d6      	movs	r1, #214	; 0xd6
    2fec:	4807      	ldr	r0, [pc, #28]	; (300c <nrfx_clock_enable+0x34>)
    2fee:	f004 fee3 	bl	7db8 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    2ff2:	2005      	movs	r0, #5
    2ff4:	f7fe fb82 	bl	16fc <arch_irq_is_enabled>
    2ff8:	b920      	cbnz	r0, 3004 <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    2ffa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    2ffe:	2005      	movs	r0, #5
    3000:	f7fe bb6c 	b.w	16dc <arch_irq_enable>
    3004:	bd08      	pop	{r3, pc}
    3006:	bf00      	nop
    3008:	200009bc 	.word	0x200009bc
    300c:	000096bb 	.word	0x000096bb
    3010:	00008abd 	.word	0x00008abd

00003014 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3014:	4b22      	ldr	r3, [pc, #136]	; (30a0 <nrfx_clock_start+0x8c>)
{
    3016:	b513      	push	{r0, r1, r4, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3018:	791b      	ldrb	r3, [r3, #4]
{
    301a:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    301c:	b953      	cbnz	r3, 3034 <nrfx_clock_start+0x20>
    301e:	4921      	ldr	r1, [pc, #132]	; (30a4 <nrfx_clock_start+0x90>)
    3020:	4821      	ldr	r0, [pc, #132]	; (30a8 <nrfx_clock_start+0x94>)
    3022:	f44f 7289 	mov.w	r2, #274	; 0x112
    3026:	f004 fe3c 	bl	7ca2 <printk>
    302a:	f44f 7189 	mov.w	r1, #274	; 0x112
    302e:	481d      	ldr	r0, [pc, #116]	; (30a4 <nrfx_clock_start+0x90>)
    3030:	f004 fec2 	bl	7db8 <assert_post_action>
    switch (domain)
    3034:	b16c      	cbz	r4, 3052 <nrfx_clock_start+0x3e>
    3036:	2c01      	cmp	r4, #1
    3038:	d028      	beq.n	308c <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    303a:	f44f 72a2 	mov.w	r2, #324	; 0x144
    303e:	4919      	ldr	r1, [pc, #100]	; (30a4 <nrfx_clock_start+0x90>)
    3040:	4819      	ldr	r0, [pc, #100]	; (30a8 <nrfx_clock_start+0x94>)
    3042:	f004 fe2e 	bl	7ca2 <printk>
    3046:	f44f 71a2 	mov.w	r1, #324	; 0x144
    304a:	4816      	ldr	r0, [pc, #88]	; (30a4 <nrfx_clock_start+0x90>)
    304c:	f004 feb4 	bl	7db8 <assert_post_action>
            break;
    }
}
    3050:	e018      	b.n	3084 <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    3052:	4620      	mov	r0, r4
    3054:	f10d 0107 	add.w	r1, sp, #7
    3058:	f7ff ff6c 	bl	2f34 <nrf_clock_is_running.constprop.0>
    305c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3060:	b190      	cbz	r0, 3088 <nrfx_clock_start+0x74>
    3062:	f89d 2007 	ldrb.w	r2, [sp, #7]
    3066:	2a02      	cmp	r2, #2
    3068:	d10e      	bne.n	3088 <nrfx_clock_start+0x74>

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    306a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    306e:	2200      	movs	r2, #0
    3070:	4b0e      	ldr	r3, [pc, #56]	; (30ac <nrfx_clock_start+0x98>)
    3072:	601a      	str	r2, [r3, #0]
    3074:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3076:	2202      	movs	r2, #2
    3078:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    307c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3080:	2201      	movs	r2, #1
    3082:	609a      	str	r2, [r3, #8]
}
    3084:	b002      	add	sp, #8
    3086:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    3088:	2201      	movs	r2, #1
    308a:	e7ee      	b.n	306a <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    308c:	2200      	movs	r2, #0
    308e:	4b08      	ldr	r3, [pc, #32]	; (30b0 <nrfx_clock_start+0x9c>)
    3090:	601a      	str	r2, [r3, #0]
    3092:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3094:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3098:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    309c:	601c      	str	r4, [r3, #0]
}
    309e:	e7f1      	b.n	3084 <nrfx_clock_start+0x70>
    30a0:	200009bc 	.word	0x200009bc
    30a4:	000096bb 	.word	0x000096bb
    30a8:	00008abd 	.word	0x00008abd
    30ac:	50005104 	.word	0x50005104
    30b0:	50005100 	.word	0x50005100

000030b4 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    30b4:	4b2d      	ldr	r3, [pc, #180]	; (316c <nrfx_clock_stop+0xb8>)
{
    30b6:	b513      	push	{r0, r1, r4, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    30b8:	791b      	ldrb	r3, [r3, #4]
{
    30ba:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    30bc:	b953      	cbnz	r3, 30d4 <nrfx_clock_stop+0x20>
    30be:	492c      	ldr	r1, [pc, #176]	; (3170 <nrfx_clock_stop+0xbc>)
    30c0:	482c      	ldr	r0, [pc, #176]	; (3174 <nrfx_clock_stop+0xc0>)
    30c2:	f240 124b 	movw	r2, #331	; 0x14b
    30c6:	f004 fdec 	bl	7ca2 <printk>
    30ca:	f240 114b 	movw	r1, #331	; 0x14b
    30ce:	4828      	ldr	r0, [pc, #160]	; (3170 <nrfx_clock_stop+0xbc>)
    30d0:	f004 fe72 	bl	7db8 <assert_post_action>
    switch (domain)
    30d4:	b174      	cbz	r4, 30f4 <nrfx_clock_stop+0x40>
    30d6:	2c01      	cmp	r4, #1
    30d8:	d027      	beq.n	312a <nrfx_clock_stop+0x76>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    30da:	4925      	ldr	r1, [pc, #148]	; (3170 <nrfx_clock_stop+0xbc>)
    30dc:	4825      	ldr	r0, [pc, #148]	; (3174 <nrfx_clock_stop+0xc0>)
    30de:	f240 1267 	movw	r2, #359	; 0x167
    30e2:	f004 fdde 	bl	7ca2 <printk>
    30e6:	f240 1167 	movw	r1, #359	; 0x167
    30ea:	4821      	ldr	r0, [pc, #132]	; (3170 <nrfx_clock_stop+0xbc>)
    30ec:	f004 fe64 	bl	7db8 <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    30f0:	b002      	add	sp, #8
    30f2:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    30f4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    30f8:	2202      	movs	r2, #2
    30fa:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    30fe:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3100:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3104:	f242 7410 	movw	r4, #10000	; 0x2710
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3108:	f503 7382 	add.w	r3, r3, #260	; 0x104
    310c:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    310e:	4b1a      	ldr	r3, [pc, #104]	; (3178 <nrfx_clock_stop+0xc4>)
    3110:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    3112:	2100      	movs	r1, #0
    3114:	4608      	mov	r0, r1
    3116:	f7ff ff0d 	bl	2f34 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    311a:	2800      	cmp	r0, #0
    311c:	d0e8      	beq.n	30f0 <nrfx_clock_stop+0x3c>
    311e:	2001      	movs	r0, #1
    3120:	f005 f8ad 	bl	827e <nrfx_busy_wait>
    3124:	3c01      	subs	r4, #1
    3126:	d1f4      	bne.n	3112 <nrfx_clock_stop+0x5e>
    3128:	e7e2      	b.n	30f0 <nrfx_clock_stop+0x3c>
    p_reg->INTENCLR = mask;
    312a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    312e:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    3130:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3134:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3138:	f503 7380 	add.w	r3, r3, #256	; 0x100
    313c:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    313e:	4b0f      	ldr	r3, [pc, #60]	; (317c <nrfx_clock_stop+0xc8>)
    3140:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    3142:	f88d 4007 	strb.w	r4, [sp, #7]
    3146:	f242 7410 	movw	r4, #10000	; 0x2710
    314a:	2001      	movs	r0, #1
    314c:	f10d 0107 	add.w	r1, sp, #7
    3150:	f7ff fef0 	bl	2f34 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3154:	2800      	cmp	r0, #0
    3156:	d0cb      	beq.n	30f0 <nrfx_clock_stop+0x3c>
    3158:	f89d 0007 	ldrb.w	r0, [sp, #7]
    315c:	2801      	cmp	r0, #1
    315e:	d1c7      	bne.n	30f0 <nrfx_clock_stop+0x3c>
    3160:	f005 f88d 	bl	827e <nrfx_busy_wait>
    3164:	3c01      	subs	r4, #1
    3166:	d1f0      	bne.n	314a <nrfx_clock_stop+0x96>
    3168:	e7c2      	b.n	30f0 <nrfx_clock_stop+0x3c>
    316a:	bf00      	nop
    316c:	200009bc 	.word	0x200009bc
    3170:	000096bb 	.word	0x000096bb
    3174:	00008abd 	.word	0x00008abd
    3178:	5000500c 	.word	0x5000500c
    317c:	50005004 	.word	0x50005004

00003180 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3180:	4b16      	ldr	r3, [pc, #88]	; (31dc <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3182:	b507      	push	{r0, r1, r2, lr}
    3184:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3186:	b152      	cbz	r2, 319e <nrfx_power_clock_irq_handler+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3188:	2000      	movs	r0, #0
    318a:	6018      	str	r0, [r3, #0]
    318c:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    318e:	2201      	movs	r2, #1
    3190:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3194:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3198:	4b11      	ldr	r3, [pc, #68]	; (31e0 <nrfx_power_clock_irq_handler+0x60>)
    319a:	681b      	ldr	r3, [r3, #0]
    319c:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    319e:	4b11      	ldr	r3, [pc, #68]	; (31e4 <nrfx_power_clock_irq_handler+0x64>)
    31a0:	681a      	ldr	r2, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    31a2:	b18a      	cbz	r2, 31c8 <nrfx_power_clock_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    31a4:	2000      	movs	r0, #0
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    31a6:	f10d 0107 	add.w	r1, sp, #7
    31aa:	6018      	str	r0, [r3, #0]
    31ac:	681b      	ldr	r3, [r3, #0]
    31ae:	f7ff fec1 	bl	2f34 <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    31b2:	f89d 1007 	ldrb.w	r1, [sp, #7]
    31b6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    31ba:	2901      	cmp	r1, #1
    31bc:	f04f 0202 	mov.w	r2, #2
    31c0:	d105      	bne.n	31ce <nrfx_power_clock_irq_handler+0x4e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    31c2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    31c6:	6099      	str	r1, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    31c8:	b003      	add	sp, #12
    31ca:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    31ce:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    31d2:	4b03      	ldr	r3, [pc, #12]	; (31e0 <nrfx_power_clock_irq_handler+0x60>)
    31d4:	2001      	movs	r0, #1
    31d6:	681b      	ldr	r3, [r3, #0]
    31d8:	4798      	blx	r3
}
    31da:	e7f5      	b.n	31c8 <nrfx_power_clock_irq_handler+0x48>
    31dc:	50005100 	.word	0x50005100
    31e0:	200009bc 	.word	0x200009bc
    31e4:	50005104 	.word	0x50005104

000031e8 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    31e8:	4b0e      	ldr	r3, [pc, #56]	; (3224 <z_sys_init_run_level+0x3c>)
{
    31ea:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    31ec:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    31f0:	3001      	adds	r0, #1
    31f2:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    31f6:	42a6      	cmp	r6, r4
    31f8:	d800      	bhi.n	31fc <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    31fa:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    31fc:	e9d4 3500 	ldrd	r3, r5, [r4]
    3200:	4628      	mov	r0, r5
    3202:	4798      	blx	r3
		if (dev != NULL) {
    3204:	b165      	cbz	r5, 3220 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    3206:	68eb      	ldr	r3, [r5, #12]
    3208:	b130      	cbz	r0, 3218 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    320a:	2800      	cmp	r0, #0
    320c:	bfb8      	it	lt
    320e:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    3210:	28ff      	cmp	r0, #255	; 0xff
    3212:	bfa8      	it	ge
    3214:	20ff      	movge	r0, #255	; 0xff
    3216:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    3218:	785a      	ldrb	r2, [r3, #1]
    321a:	f042 0201 	orr.w	r2, r2, #1
    321e:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3220:	3408      	adds	r4, #8
    3222:	e7e8      	b.n	31f6 <z_sys_init_run_level+0xe>
    3224:	000088b4 	.word	0x000088b4

00003228 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    3228:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    322a:	4604      	mov	r4, r0
    322c:	460e      	mov	r6, r1
	__asm__ volatile(
    322e:	f04f 0320 	mov.w	r3, #32
    3232:	f3ef 8711 	mrs	r7, BASEPRI
    3236:	f383 8812 	msr	BASEPRI_MAX, r3
    323a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    323e:	f001 fbed 	bl	4a1c <z_impl_z_current_get>
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    3242:	2200      	movs	r2, #0
    3244:	2c04      	cmp	r4, #4
    3246:	bf98      	it	ls
    3248:	4b1d      	ldrls	r3, [pc, #116]	; (32c0 <z_fatal_error+0x98>)
    324a:	4605      	mov	r5, r0
	switch (reason) {
    324c:	bf94      	ite	ls
    324e:	f853 3024 	ldrls.w	r3, [r3, r4, lsl #2]
    3252:	4b1c      	ldrhi	r3, [pc, #112]	; (32c4 <z_fatal_error+0x9c>)
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    3254:	9200      	str	r2, [sp, #0]
    3256:	2145      	movs	r1, #69	; 0x45
    3258:	4622      	mov	r2, r4
    325a:	481b      	ldr	r0, [pc, #108]	; (32c8 <z_fatal_error+0xa0>)
    325c:	f004 fdbf 	bl	7dde <z_log_minimal_printk>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    3260:	b13e      	cbz	r6, 3272 <z_fatal_error+0x4a>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    3262:	69f3      	ldr	r3, [r6, #28]
    3264:	f3c3 0308 	ubfx	r3, r3, #0, #9
    3268:	b11b      	cbz	r3, 3272 <z_fatal_error+0x4a>
		LOG_ERR("Fault during interrupt handling\n");
    326a:	2145      	movs	r1, #69	; 0x45
    326c:	4817      	ldr	r0, [pc, #92]	; (32cc <z_fatal_error+0xa4>)
    326e:	f004 fdb6 	bl	7dde <z_log_minimal_printk>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    3272:	b135      	cbz	r5, 3282 <z_fatal_error+0x5a>
    3274:	4628      	mov	r0, r5
    3276:	f005 f831 	bl	82dc <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    327a:	4603      	mov	r3, r0
    327c:	b108      	cbz	r0, 3282 <z_fatal_error+0x5a>
    327e:	7802      	ldrb	r2, [r0, #0]
    3280:	b902      	cbnz	r2, 3284 <z_fatal_error+0x5c>
		thread_name = "unknown";
    3282:	4b13      	ldr	r3, [pc, #76]	; (32d0 <z_fatal_error+0xa8>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    3284:	462a      	mov	r2, r5
    3286:	2145      	movs	r1, #69	; 0x45
    3288:	4812      	ldr	r0, [pc, #72]	; (32d4 <z_fatal_error+0xac>)
    328a:	f004 fda8 	bl	7dde <z_log_minimal_printk>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    328e:	4631      	mov	r1, r6
    3290:	4620      	mov	r0, r4
    3292:	f7ff fd19 	bl	2cc8 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    3296:	2c04      	cmp	r4, #4
    3298:	d108      	bne.n	32ac <z_fatal_error+0x84>
    329a:	490f      	ldr	r1, [pc, #60]	; (32d8 <z_fatal_error+0xb0>)
    329c:	480f      	ldr	r0, [pc, #60]	; (32dc <z_fatal_error+0xb4>)
    329e:	228f      	movs	r2, #143	; 0x8f
    32a0:	f004 fcff 	bl	7ca2 <printk>
    32a4:	218f      	movs	r1, #143	; 0x8f
    32a6:	480c      	ldr	r0, [pc, #48]	; (32d8 <z_fatal_error+0xb0>)
    32a8:	f004 fd86 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    32ac:	f387 8811 	msr	BASEPRI, r7
    32b0:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    32b4:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    32b6:	b003      	add	sp, #12
    32b8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    32bc:	f7fe be48 	b.w	1f50 <z_impl_k_thread_abort>
    32c0:	000088cc 	.word	0x000088cc
    32c4:	000096f8 	.word	0x000096f8
    32c8:	0000970e 	.word	0x0000970e
    32cc:	0000973b 	.word	0x0000973b
    32d0:	00009706 	.word	0x00009706
    32d4:	00009761 	.word	0x00009761
    32d8:	0000977e 	.word	0x0000977e
    32dc:	00008abd 	.word	0x00008abd

000032e0 <init_idle_thread>:
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    32e0:	2300      	movs	r3, #0
    32e2:	2201      	movs	r2, #1
{
    32e4:	b510      	push	{r4, lr}
    32e6:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    32e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    32ec:	220f      	movs	r2, #15
    32ee:	9301      	str	r3, [sp, #4]
    32f0:	e9cd 3202 	strd	r3, r2, [sp, #8]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    32f4:	2318      	movs	r3, #24
    32f6:	4a0b      	ldr	r2, [pc, #44]	; (3324 <init_idle_thread+0x44>)
	struct k_thread *thread = &z_idle_threads[i];
    32f8:	4c0b      	ldr	r4, [pc, #44]	; (3328 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    32fa:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    32fe:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3302:	490a      	ldr	r1, [pc, #40]	; (332c <init_idle_thread+0x4c>)
	struct k_thread *thread = &z_idle_threads[i];
    3304:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
	z_setup_new_thread(thread, stack,
    3308:	fb02 1100 	mla	r1, r2, r0, r1
    330c:	9300      	str	r3, [sp, #0]
    330e:	4620      	mov	r0, r4
    3310:	4b07      	ldr	r3, [pc, #28]	; (3330 <init_idle_thread+0x50>)
    3312:	f000 f98f 	bl	3634 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3316:	7b63      	ldrb	r3, [r4, #13]
    3318:	f023 0304 	bic.w	r3, r3, #4
    331c:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    331e:	b006      	add	sp, #24
    3320:	bd10      	pop	{r4, pc}
    3322:	bf00      	nop
    3324:	200009c4 	.word	0x200009c4
    3328:	20000130 	.word	0x20000130
    332c:	200025a8 	.word	0x200025a8
    3330:	00003825 	.word	0x00003825

00003334 <bg_thread_main>:
	z_sys_post_kernel = true;
    3334:	2201      	movs	r2, #1
{
    3336:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    3338:	4b09      	ldr	r3, [pc, #36]	; (3360 <bg_thread_main+0x2c>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    333a:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    333c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    333e:	f7ff ff53 	bl	31e8 <z_sys_init_run_level>
	boot_banner();
    3342:	f001 fecb 	bl	50dc <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    3346:	2003      	movs	r0, #3
    3348:	f7ff ff4e 	bl	31e8 <z_sys_init_run_level>
	z_init_static_threads();
    334c:	f000 f9c6 	bl	36dc <z_init_static_threads>
	main();
    3350:	f004 fc9e 	bl	7c90 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3354:	4a03      	ldr	r2, [pc, #12]	; (3364 <bg_thread_main+0x30>)
    3356:	7b13      	ldrb	r3, [r2, #12]
    3358:	f023 0301 	bic.w	r3, r3, #1
    335c:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    335e:	bd08      	pop	{r3, pc}
    3360:	200013e5 	.word	0x200013e5
    3364:	200001b0 	.word	0x200001b0

00003368 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    3368:	4802      	ldr	r0, [pc, #8]	; (3374 <z_bss_zero+0xc>)
    336a:	4a03      	ldr	r2, [pc, #12]	; (3378 <z_bss_zero+0x10>)
    336c:	2100      	movs	r1, #0
    336e:	1a12      	subs	r2, r2, r0
    3370:	f004 bddd 	b.w	7f2e <memset>
    3374:	20000130 	.word	0x20000130
    3378:	200015a4 	.word	0x200015a4

0000337c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    337c:	b580      	push	{r7, lr}
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    337e:	4b35      	ldr	r3, [pc, #212]	; (3454 <z_cstart+0xd8>)
    3380:	b0a6      	sub	sp, #152	; 0x98
	uint32_t msp =
    3382:	f503 6700 	add.w	r7, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3386:	f387 8808 	msr	MSP, r7
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    338a:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    338e:	2400      	movs	r4, #0
    3390:	23e0      	movs	r3, #224	; 0xe0
    3392:	4d31      	ldr	r5, [pc, #196]	; (3458 <z_cstart+0xdc>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    3394:	4e31      	ldr	r6, [pc, #196]	; (345c <z_cstart+0xe0>)
    3396:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    339a:	77ec      	strb	r4, [r5, #31]
    339c:	762c      	strb	r4, [r5, #24]
    339e:	766c      	strb	r4, [r5, #25]
    33a0:	76ac      	strb	r4, [r5, #26]
    33a2:	f885 4020 	strb.w	r4, [r5, #32]
    33a6:	76ec      	strb	r4, [r5, #27]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    33a8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    33aa:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 3470 <z_cstart+0xf4>
    33ae:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    33b2:	626b      	str	r3, [r5, #36]	; 0x24
		      SCB_SHCSR_BUSFAULTENA_Msk;
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	/* Enable Secure Fault */
	SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
    33b4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    33b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    33ba:	626b      	str	r3, [r5, #36]	; 0x24
	/* Clear BFAR before setting BusFaults to target Non-Secure state. */
	SCB->BFAR = 0;
    33bc:	63ac      	str	r4, [r5, #56]	; 0x38
	/* Set NMI, Hard, and Bus Faults as Non-Secure.
	 * NMI and Bus Faults targeting the Secure state will
	 * escalate to a SecureFault or SecureHardFault.
	 */
	SCB->AIRCR =
		(SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk)))
    33be:	68eb      	ldr	r3, [r5, #12]
    33c0:	b29b      	uxth	r3, r3
		| SCB_AIRCR_BFHFNMINS_Msk
		| ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos) &
    33c2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    33c6:	f443 3308 	orr.w	r3, r3, #139264	; 0x22000
	SCB->AIRCR =
    33ca:	60eb      	str	r3, [r5, #12]

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    33cc:	f7fe fd26 	bl	1e1c <z_arm_fault_init>
	z_arm_cpu_idle_init();
    33d0:	f7fe f942 	bl	1658 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    33d4:	f04f 33ff 	mov.w	r3, #4294967295
    33d8:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    33da:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    33dc:	f7fe ffe8 	bl	23b0 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    33e0:	f7fe fe40 	bl	2064 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    33e4:	f240 1301 	movw	r3, #257	; 0x101
    33e8:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    33ec:	ab06      	add	r3, sp, #24
    33ee:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    33f0:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    33f4:	f004 ff45 	bl	8282 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    33f8:	4620      	mov	r0, r4
    33fa:	f7ff fef5 	bl	31e8 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    33fe:	2001      	movs	r0, #1
    3400:	f7ff fef2 	bl	31e8 <z_sys_init_run_level>
	z_sched_init();
    3404:	f001 f9ba 	bl	477c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3408:	4b15      	ldr	r3, [pc, #84]	; (3460 <z_cstart+0xe4>)
	_kernel.ready_q.cache = &z_main_thread;
    340a:	4d16      	ldr	r5, [pc, #88]	; (3464 <z_cstart+0xe8>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    340c:	9305      	str	r3, [sp, #20]
    340e:	2301      	movs	r3, #1
    3410:	4915      	ldr	r1, [pc, #84]	; (3468 <z_cstart+0xec>)
    3412:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    3416:	e9cd 4303 	strd	r4, r3, [sp, #12]
    341a:	4628      	mov	r0, r5
    341c:	464b      	mov	r3, r9
    341e:	e9cd 4401 	strd	r4, r4, [sp, #4]
    3422:	9400      	str	r4, [sp, #0]
	_kernel.ready_q.cache = &z_main_thread;
    3424:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3426:	f000 f905 	bl	3634 <z_setup_new_thread>
    342a:	4680      	mov	r8, r0
    342c:	7b6a      	ldrb	r2, [r5, #13]
	z_ready_thread(&z_main_thread);
    342e:	4628      	mov	r0, r5
    3430:	f022 0204 	bic.w	r2, r2, #4
    3434:	736a      	strb	r2, [r5, #13]
    3436:	f000 fe99 	bl	416c <z_ready_thread>
		init_idle_thread(i);
    343a:	4620      	mov	r0, r4
    343c:	f7ff ff50 	bl	32e0 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    3440:	4b0a      	ldr	r3, [pc, #40]	; (346c <z_cstart+0xf0>)
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3442:	464a      	mov	r2, r9
    3444:	4641      	mov	r1, r8
    3446:	4628      	mov	r0, r5
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    3448:	60f3      	str	r3, [r6, #12]
		_kernel.cpus[i].id = i;
    344a:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    344c:	6077      	str	r7, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    344e:	f7fe fa1b 	bl	1888 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3452:	bf00      	nop
    3454:	200026e8 	.word	0x200026e8
    3458:	e000ed00 	.word	0xe000ed00
    345c:	200009c4 	.word	0x200009c4
    3460:	000097ea 	.word	0x000097ea
    3464:	200001b0 	.word	0x200001b0
    3468:	200015a8 	.word	0x200015a8
    346c:	20000130 	.word	0x20000130
    3470:	00003335 	.word	0x00003335

00003474 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    3474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3478:	4d14      	ldr	r5, [pc, #80]	; (34cc <init_mem_slab_module+0x58>)
    347a:	4c15      	ldr	r4, [pc, #84]	; (34d0 <init_mem_slab_module+0x5c>)
    347c:	46a8      	mov	r8, r5
    347e:	4e15      	ldr	r6, [pc, #84]	; (34d4 <init_mem_slab_module+0x60>)
    3480:	42ac      	cmp	r4, r5
    3482:	d908      	bls.n	3496 <init_mem_slab_module+0x22>
    3484:	4631      	mov	r1, r6
    3486:	4814      	ldr	r0, [pc, #80]	; (34d8 <init_mem_slab_module+0x64>)
    3488:	223c      	movs	r2, #60	; 0x3c
    348a:	f004 fc0a 	bl	7ca2 <printk>
    348e:	213c      	movs	r1, #60	; 0x3c
    3490:	4630      	mov	r0, r6
    3492:	f004 fc91 	bl	7db8 <assert_post_action>
    3496:	4544      	cmp	r4, r8
    3498:	d302      	bcc.n	34a0 <init_mem_slab_module+0x2c>
			goto out;
		}
		z_object_init(slab);
	}

out:
    349a:	2000      	movs	r0, #0
	return rc;
}
    349c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    34a0:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    34a4:	ea42 0301 	orr.w	r3, r2, r1
    34a8:	f013 0303 	ands.w	r3, r3, #3
    34ac:	d10b      	bne.n	34c6 <init_mem_slab_module+0x52>
	for (j = 0U; j < slab->num_blocks; j++) {
    34ae:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    34b0:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    34b2:	4283      	cmp	r3, r0
    34b4:	d101      	bne.n	34ba <init_mem_slab_module+0x46>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    34b6:	3420      	adds	r4, #32
    34b8:	e7e2      	b.n	3480 <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    34ba:	69a7      	ldr	r7, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    34bc:	3301      	adds	r3, #1
		*(char **)p = slab->free_list;
    34be:	6017      	str	r7, [r2, #0]
		slab->free_list = p;
    34c0:	61a2      	str	r2, [r4, #24]
		p += slab->block_size;
    34c2:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    34c4:	e7f5      	b.n	34b2 <init_mem_slab_module+0x3e>
		return -EINVAL;
    34c6:	f06f 0015 	mvn.w	r0, #21
	return rc;
    34ca:	e7e7      	b.n	349c <init_mem_slab_module+0x28>
    34cc:	200000dc 	.word	0x200000dc
    34d0:	200000dc 	.word	0x200000dc
    34d4:	000097f2 	.word	0x000097f2
    34d8:	00008abd 	.word	0x00008abd

000034dc <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    34dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    34e0:	4604      	mov	r4, r0
    34e2:	460d      	mov	r5, r1
    34e4:	4690      	mov	r8, r2
    34e6:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    34e8:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    34ec:	f04f 0320 	mov.w	r3, #32
    34f0:	f3ef 8711 	mrs	r7, BASEPRI
    34f4:	f383 8812 	msr	BASEPRI_MAX, r3
    34f8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    34fc:	4630      	mov	r0, r6
    34fe:	f000 f96d 	bl	37dc <z_spin_lock_valid>
    3502:	b940      	cbnz	r0, 3516 <k_mem_slab_alloc+0x3a>
    3504:	491f      	ldr	r1, [pc, #124]	; (3584 <k_mem_slab_alloc+0xa8>)
    3506:	4820      	ldr	r0, [pc, #128]	; (3588 <k_mem_slab_alloc+0xac>)
    3508:	2281      	movs	r2, #129	; 0x81
    350a:	f004 fbca 	bl	7ca2 <printk>
    350e:	2181      	movs	r1, #129	; 0x81
    3510:	481c      	ldr	r0, [pc, #112]	; (3584 <k_mem_slab_alloc+0xa8>)
    3512:	f004 fc51 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    3516:	4630      	mov	r0, r6
    3518:	f000 f97c 	bl	3814 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    351c:	69a3      	ldr	r3, [r4, #24]
    351e:	b1c3      	cbz	r3, 3552 <k_mem_slab_alloc+0x76>
		/* take a free block */
		*mem = slab->free_list;
    3520:	602b      	str	r3, [r5, #0]
		slab->free_list = *(char **)(slab->free_list);
    3522:	681b      	ldr	r3, [r3, #0]
    3524:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    3526:	69e3      	ldr	r3, [r4, #28]
    3528:	3301      	adds	r3, #1
    352a:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    352c:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    352e:	4630      	mov	r0, r6
    3530:	f000 f962 	bl	37f8 <z_spin_unlock_valid>
    3534:	b940      	cbnz	r0, 3548 <k_mem_slab_alloc+0x6c>
    3536:	4913      	ldr	r1, [pc, #76]	; (3584 <k_mem_slab_alloc+0xa8>)
    3538:	4813      	ldr	r0, [pc, #76]	; (3588 <k_mem_slab_alloc+0xac>)
    353a:	22ac      	movs	r2, #172	; 0xac
    353c:	f004 fbb1 	bl	7ca2 <printk>
    3540:	21ac      	movs	r1, #172	; 0xac
    3542:	4810      	ldr	r0, [pc, #64]	; (3584 <k_mem_slab_alloc+0xa8>)
    3544:	f004 fc38 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    3548:	f387 8811 	msr	BASEPRI, r7
    354c:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    3550:	e013      	b.n	357a <k_mem_slab_alloc+0x9e>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    3552:	ea58 0209 	orrs.w	r2, r8, r9
    3556:	d103      	bne.n	3560 <k_mem_slab_alloc+0x84>
		result = -ENOMEM;
    3558:	f06f 040b 	mvn.w	r4, #11
		*mem = NULL;
    355c:	602b      	str	r3, [r5, #0]
		result = -ENOMEM;
    355e:	e7e6      	b.n	352e <k_mem_slab_alloc+0x52>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    3560:	4622      	mov	r2, r4
    3562:	4639      	mov	r1, r7
    3564:	4630      	mov	r0, r6
    3566:	e9cd 8900 	strd	r8, r9, [sp]
    356a:	f000 ff67 	bl	443c <z_pend_curr>
		if (result == 0) {
    356e:	4604      	mov	r4, r0
    3570:	b918      	cbnz	r0, 357a <k_mem_slab_alloc+0x9e>
			*mem = _current->base.swap_data;
    3572:	4b06      	ldr	r3, [pc, #24]	; (358c <k_mem_slab_alloc+0xb0>)
    3574:	689b      	ldr	r3, [r3, #8]
    3576:	695b      	ldr	r3, [r3, #20]
    3578:	602b      	str	r3, [r5, #0]
}
    357a:	4620      	mov	r0, r4
    357c:	b003      	add	sp, #12
    357e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3582:	bf00      	nop
    3584:	00008a9b 	.word	0x00008a9b
    3588:	00008abd 	.word	0x00008abd
    358c:	200009c4 	.word	0x200009c4

00003590 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    3590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3594:	4604      	mov	r4, r0
    3596:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    3598:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    359c:	f04f 0320 	mov.w	r3, #32
    35a0:	f3ef 8711 	mrs	r7, BASEPRI
    35a4:	f383 8812 	msr	BASEPRI_MAX, r3
    35a8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    35ac:	4630      	mov	r0, r6
    35ae:	f000 f915 	bl	37dc <z_spin_lock_valid>
    35b2:	b940      	cbnz	r0, 35c6 <k_mem_slab_free+0x36>
    35b4:	491d      	ldr	r1, [pc, #116]	; (362c <k_mem_slab_free+0x9c>)
    35b6:	481e      	ldr	r0, [pc, #120]	; (3630 <k_mem_slab_free+0xa0>)
    35b8:	2281      	movs	r2, #129	; 0x81
    35ba:	f004 fb72 	bl	7ca2 <printk>
    35be:	2181      	movs	r1, #129	; 0x81
    35c0:	481a      	ldr	r0, [pc, #104]	; (362c <k_mem_slab_free+0x9c>)
    35c2:	f004 fbf9 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    35c6:	4630      	mov	r0, r6
    35c8:	f000 f924 	bl	3814 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    35cc:	f8d4 8018 	ldr.w	r8, [r4, #24]
    35d0:	f1b8 0f00 	cmp.w	r8, #0
    35d4:	d10f      	bne.n	35f6 <k_mem_slab_free+0x66>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    35d6:	4620      	mov	r0, r4
    35d8:	f001 f892 	bl	4700 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    35dc:	b158      	cbz	r0, 35f6 <k_mem_slab_free+0x66>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    35de:	682a      	ldr	r2, [r5, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    35e0:	f8c0 8078 	str.w	r8, [r0, #120]	; 0x78
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    35e4:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    35e6:	f000 fdc1 	bl	416c <z_ready_thread>
			z_reschedule(&slab->lock, key);
    35ea:	4639      	mov	r1, r7
    35ec:	4630      	mov	r0, r6
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    35ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    35f2:	f000 bbbd 	b.w	3d70 <z_reschedule>
	**(char ***) mem = slab->free_list;
    35f6:	682b      	ldr	r3, [r5, #0]
    35f8:	69a2      	ldr	r2, [r4, #24]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    35fa:	4630      	mov	r0, r6
    35fc:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    35fe:	682b      	ldr	r3, [r5, #0]
    3600:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    3602:	69e3      	ldr	r3, [r4, #28]
    3604:	3b01      	subs	r3, #1
    3606:	61e3      	str	r3, [r4, #28]
    3608:	f000 f8f6 	bl	37f8 <z_spin_unlock_valid>
    360c:	b940      	cbnz	r0, 3620 <k_mem_slab_free+0x90>
    360e:	4907      	ldr	r1, [pc, #28]	; (362c <k_mem_slab_free+0x9c>)
    3610:	4807      	ldr	r0, [pc, #28]	; (3630 <k_mem_slab_free+0xa0>)
    3612:	22ac      	movs	r2, #172	; 0xac
    3614:	f004 fb45 	bl	7ca2 <printk>
    3618:	21ac      	movs	r1, #172	; 0xac
    361a:	4804      	ldr	r0, [pc, #16]	; (362c <k_mem_slab_free+0x9c>)
    361c:	f004 fbcc 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    3620:	f387 8811 	msr	BASEPRI, r7
    3624:	f3bf 8f6f 	isb	sy
}
    3628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    362c:	00008a9b 	.word	0x00008a9b
    3630:	00008abd 	.word	0x00008abd

00003634 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3634:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3638:	b085      	sub	sp, #20
    363a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    363e:	4604      	mov	r4, r0
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    3640:	f1b9 0f0f 	cmp.w	r9, #15
{
    3644:	460f      	mov	r7, r1
    3646:	4615      	mov	r5, r2
    3648:	4698      	mov	r8, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    364a:	d12e      	bne.n	36aa <z_setup_new_thread+0x76>
    364c:	4b1f      	ldr	r3, [pc, #124]	; (36cc <z_setup_new_thread+0x98>)
    364e:	4598      	cmp	r8, r3
    3650:	d12f      	bne.n	36b2 <z_setup_new_thread+0x7e>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3652:	f104 0358 	add.w	r3, r4, #88	; 0x58
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    3656:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    365a:	9b10      	ldr	r3, [sp, #64]	; 0x40
	thread_base->pended_on = NULL;
    365c:	2600      	movs	r6, #0
	thread_base->user_options = (uint8_t)options;
    365e:	7323      	strb	r3, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    3660:	2304      	movs	r3, #4
    3662:	7363      	strb	r3, [r4, #13]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3664:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3666:	1de8      	adds	r0, r5, #7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3668:	9302      	str	r3, [sp, #8]
    366a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    366c:	f020 0007 	bic.w	r0, r0, #7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3670:	9301      	str	r3, [sp, #4]
    3672:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	stack_ptr = (char *)stack + stack_obj_size;
    3674:	183d      	adds	r5, r7, r0
	new_thread->stack_info.size = stack_buf_size;
    3676:	e9c4 7019 	strd	r7, r0, [r4, #100]	; 0x64
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    367a:	9300      	str	r3, [sp, #0]
    367c:	462a      	mov	r2, r5
    367e:	4643      	mov	r3, r8
    3680:	4639      	mov	r1, r7
    3682:	4620      	mov	r0, r4
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    3684:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    3688:	60a6      	str	r6, [r4, #8]

	thread_base->prio = priority;
    368a:	f884 900e 	strb.w	r9, [r4, #14]

	thread_base->sched_locked = 0U;
    368e:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    3690:	66e6      	str	r6, [r4, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3692:	f7fe f8dd 	bl	1850 <arch_new_thread>
	if (!_current) {
    3696:	4b0e      	ldr	r3, [pc, #56]	; (36d0 <z_setup_new_thread+0x9c>)
	new_thread->init_data = NULL;
    3698:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    369a:	689b      	ldr	r3, [r3, #8]
    369c:	b103      	cbz	r3, 36a0 <z_setup_new_thread+0x6c>
	new_thread->resource_pool = _current->resource_pool;
    369e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
    36a0:	4628      	mov	r0, r5
    36a2:	6723      	str	r3, [r4, #112]	; 0x70
    36a4:	b005      	add	sp, #20
    36a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    36aa:	f109 0310 	add.w	r3, r9, #16
    36ae:	2b1e      	cmp	r3, #30
    36b0:	d9cf      	bls.n	3652 <z_setup_new_thread+0x1e>
    36b2:	f240 12ff 	movw	r2, #511	; 0x1ff
    36b6:	4907      	ldr	r1, [pc, #28]	; (36d4 <z_setup_new_thread+0xa0>)
    36b8:	4807      	ldr	r0, [pc, #28]	; (36d8 <z_setup_new_thread+0xa4>)
    36ba:	f004 faf2 	bl	7ca2 <printk>
    36be:	f240 11ff 	movw	r1, #511	; 0x1ff
    36c2:	4804      	ldr	r0, [pc, #16]	; (36d4 <z_setup_new_thread+0xa0>)
    36c4:	f004 fb78 	bl	7db8 <assert_post_action>
    36c8:	e7c3      	b.n	3652 <z_setup_new_thread+0x1e>
    36ca:	bf00      	nop
    36cc:	00003825 	.word	0x00003825
    36d0:	200009c4 	.word	0x200009c4
    36d4:	00009817 	.word	0x00009817
    36d8:	00008abd 	.word	0x00008abd

000036dc <z_init_static_threads>:
{
    36dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    36e0:	4f39      	ldr	r7, [pc, #228]	; (37c8 <z_init_static_threads+0xec>)
    36e2:	4d3a      	ldr	r5, [pc, #232]	; (37cc <z_init_static_threads+0xf0>)
    36e4:	463e      	mov	r6, r7
    36e6:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 37d4 <z_init_static_threads+0xf8>
{
    36ea:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    36ec:	42bd      	cmp	r5, r7
    36ee:	d90a      	bls.n	3706 <z_init_static_threads+0x2a>
    36f0:	4641      	mov	r1, r8
    36f2:	4837      	ldr	r0, [pc, #220]	; (37d0 <z_init_static_threads+0xf4>)
    36f4:	f240 22cf 	movw	r2, #719	; 0x2cf
    36f8:	f004 fad3 	bl	7ca2 <printk>
    36fc:	f240 21cf 	movw	r1, #719	; 0x2cf
    3700:	4640      	mov	r0, r8
    3702:	f004 fb59 	bl	7db8 <assert_post_action>
    3706:	42b5      	cmp	r5, r6
    3708:	f105 0430 	add.w	r4, r5, #48	; 0x30
    370c:	d31d      	bcc.n	374a <z_init_static_threads+0x6e>
	k_sched_lock();
    370e:	f000 fb65 	bl	3ddc <k_sched_lock>
		} else {
			return (t * to_hz + off) / from_hz;
    3712:	f240 38e7 	movw	r8, #999	; 0x3e7
    3716:	f04f 0900 	mov.w	r9, #0
	_FOREACH_STATIC_THREAD(thread_data) {
    371a:	4c2c      	ldr	r4, [pc, #176]	; (37cc <z_init_static_threads+0xf0>)
    371c:	4d2d      	ldr	r5, [pc, #180]	; (37d4 <z_init_static_threads+0xf8>)
    371e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 37d0 <z_init_static_threads+0xf4>
    3722:	42b4      	cmp	r4, r6
    3724:	d90a      	bls.n	373c <z_init_static_threads+0x60>
    3726:	4629      	mov	r1, r5
    3728:	4650      	mov	r0, sl
    372a:	f240 22ee 	movw	r2, #750	; 0x2ee
    372e:	f004 fab8 	bl	7ca2 <printk>
    3732:	f240 21ee 	movw	r1, #750	; 0x2ee
    3736:	4628      	mov	r0, r5
    3738:	f004 fb3e 	bl	7db8 <assert_post_action>
    373c:	42b4      	cmp	r4, r6
    373e:	d321      	bcc.n	3784 <z_init_static_threads+0xa8>
}
    3740:	b006      	add	sp, #24
    3742:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	k_sched_unlock();
    3746:	f000 bf7f 	b.w	4648 <k_sched_unlock>
		z_setup_new_thread(
    374a:	f854 3c04 	ldr.w	r3, [r4, #-4]
    374e:	9305      	str	r3, [sp, #20]
    3750:	f854 3c10 	ldr.w	r3, [r4, #-16]
    3754:	9304      	str	r3, [sp, #16]
    3756:	f854 3c14 	ldr.w	r3, [r4, #-20]
    375a:	9303      	str	r3, [sp, #12]
    375c:	f854 3c18 	ldr.w	r3, [r4, #-24]
    3760:	9302      	str	r3, [sp, #8]
    3762:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    3766:	9301      	str	r3, [sp, #4]
    3768:	f854 3c20 	ldr.w	r3, [r4, #-32]
    376c:	9300      	str	r3, [sp, #0]
    376e:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    3772:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    3776:	f7ff ff5d 	bl	3634 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    377a:	f854 3c30 	ldr.w	r3, [r4, #-48]
    377e:	655d      	str	r5, [r3, #84]	; 0x54
    3780:	4625      	mov	r5, r4
    3782:	e7b3      	b.n	36ec <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3784:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3786:	1c5a      	adds	r2, r3, #1
    3788:	d00f      	beq.n	37aa <z_init_static_threads+0xce>
    378a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    378e:	4640      	mov	r0, r8
    3790:	4649      	mov	r1, r9
					    K_MSEC(thread_data->init_delay));
    3792:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3796:	fbc2 0103 	smlal	r0, r1, r2, r3
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    379a:	4549      	cmp	r1, r9
    379c:	bf08      	it	eq
    379e:	4540      	cmpeq	r0, r8
			schedule_new_thread(thread_data->init_thread,
    37a0:	6827      	ldr	r7, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    37a2:	d104      	bne.n	37ae <z_init_static_threads+0xd2>
	z_sched_start(thread);
    37a4:	4638      	mov	r0, r7
    37a6:	f000 fd17 	bl	41d8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    37aa:	3430      	adds	r4, #48	; 0x30
    37ac:	e7b9      	b.n	3722 <z_init_static_threads+0x46>
    37ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    37b2:	2300      	movs	r3, #0
    37b4:	f7fc fd42 	bl	23c <__aeabi_uldivmod>
    37b8:	4602      	mov	r2, r0
    37ba:	460b      	mov	r3, r1

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    37bc:	f107 0018 	add.w	r0, r7, #24
    37c0:	4905      	ldr	r1, [pc, #20]	; (37d8 <z_init_static_threads+0xfc>)
    37c2:	f001 fa2f 	bl	4c24 <z_add_timeout>
    37c6:	e7f0      	b.n	37aa <z_init_static_threads+0xce>
    37c8:	200000dc 	.word	0x200000dc
    37cc:	200000dc 	.word	0x200000dc
    37d0:	00008abd 	.word	0x00008abd
    37d4:	00009817 	.word	0x00009817
    37d8:	0000425d 	.word	0x0000425d

000037dc <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    37dc:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    37de:	b138      	cbz	r0, 37f0 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    37e0:	4b04      	ldr	r3, [pc, #16]	; (37f4 <z_spin_lock_valid+0x18>)
    37e2:	f000 0003 	and.w	r0, r0, #3
    37e6:	7d1b      	ldrb	r3, [r3, #20]
    37e8:	1ac0      	subs	r0, r0, r3
    37ea:	bf18      	it	ne
    37ec:	2001      	movne	r0, #1
    37ee:	4770      	bx	lr
			return false;
		}
	}
	return true;
    37f0:	2001      	movs	r0, #1
}
    37f2:	4770      	bx	lr
    37f4:	200009c4 	.word	0x200009c4

000037f8 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    37f8:	4905      	ldr	r1, [pc, #20]	; (3810 <z_spin_unlock_valid+0x18>)
{
    37fa:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    37fc:	688a      	ldr	r2, [r1, #8]
    37fe:	7d08      	ldrb	r0, [r1, #20]
    3800:	6819      	ldr	r1, [r3, #0]
    3802:	4302      	orrs	r2, r0
    3804:	2000      	movs	r0, #0
    3806:	4291      	cmp	r1, r2
		return false;
	}
	l->thread_cpu = 0;
    3808:	bf04      	itt	eq
    380a:	6018      	streq	r0, [r3, #0]
	return true;
    380c:	2001      	moveq	r0, #1
}
    380e:	4770      	bx	lr
    3810:	200009c4 	.word	0x200009c4

00003814 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    3814:	4a02      	ldr	r2, [pc, #8]	; (3820 <z_spin_lock_set_owner+0xc>)
    3816:	7d11      	ldrb	r1, [r2, #20]
    3818:	6893      	ldr	r3, [r2, #8]
    381a:	430b      	orrs	r3, r1
    381c:	6003      	str	r3, [r0, #0]
}
    381e:	4770      	bx	lr
    3820:	200009c4 	.word	0x200009c4

00003824 <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    3824:	4c10      	ldr	r4, [pc, #64]	; (3868 <idle+0x44>)
{
    3826:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    3828:	68a2      	ldr	r2, [r4, #8]
    382a:	f992 200e 	ldrsb.w	r2, [r2, #14]
    382e:	2a00      	cmp	r2, #0
    3830:	da08      	bge.n	3844 <idle+0x20>
    3832:	490e      	ldr	r1, [pc, #56]	; (386c <idle+0x48>)
    3834:	480e      	ldr	r0, [pc, #56]	; (3870 <idle+0x4c>)
    3836:	2227      	movs	r2, #39	; 0x27
    3838:	f004 fa33 	bl	7ca2 <printk>
    383c:	2127      	movs	r1, #39	; 0x27
    383e:	480b      	ldr	r0, [pc, #44]	; (386c <idle+0x48>)
    3840:	f004 faba 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    3844:	f04f 0220 	mov.w	r2, #32
    3848:	f3ef 8311 	mrs	r3, BASEPRI
    384c:	f382 8812 	msr	BASEPRI_MAX, r2
    3850:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3854:	f001 fadc 	bl	4e10 <z_get_next_timeout_expiry>
    3858:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    385a:	f7fd fb55 	bl	f08 <pm_system_suspend>
    385e:	2800      	cmp	r0, #0
    3860:	d1f0      	bne.n	3844 <idle+0x20>
	arch_cpu_idle();
    3862:	f7fd feff 	bl	1664 <arch_cpu_idle>
}
    3866:	e7ed      	b.n	3844 <idle+0x20>
    3868:	200009c4 	.word	0x200009c4
    386c:	0000983a 	.word	0x0000983a
    3870:	00008abd 	.word	0x00008abd

00003874 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    3874:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3878:	4604      	mov	r4, r0
    387a:	4616      	mov	r6, r2
    387c:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    387e:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    3882:	b143      	cbz	r3, 3896 <z_impl_k_mutex_lock+0x22>
    3884:	4962      	ldr	r1, [pc, #392]	; (3a10 <z_impl_k_mutex_lock+0x19c>)
    3886:	4863      	ldr	r0, [pc, #396]	; (3a14 <z_impl_k_mutex_lock+0x1a0>)
    3888:	2265      	movs	r2, #101	; 0x65
    388a:	f004 fa0a 	bl	7ca2 <printk>
    388e:	2165      	movs	r1, #101	; 0x65
    3890:	485f      	ldr	r0, [pc, #380]	; (3a10 <z_impl_k_mutex_lock+0x19c>)
    3892:	f004 fa91 	bl	7db8 <assert_post_action>
    3896:	f04f 0320 	mov.w	r3, #32
    389a:	f3ef 8811 	mrs	r8, BASEPRI
    389e:	f383 8812 	msr	BASEPRI_MAX, r3
    38a2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    38a6:	485c      	ldr	r0, [pc, #368]	; (3a18 <z_impl_k_mutex_lock+0x1a4>)
    38a8:	f7ff ff98 	bl	37dc <z_spin_lock_valid>
    38ac:	b940      	cbnz	r0, 38c0 <z_impl_k_mutex_lock+0x4c>
    38ae:	495b      	ldr	r1, [pc, #364]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    38b0:	4858      	ldr	r0, [pc, #352]	; (3a14 <z_impl_k_mutex_lock+0x1a0>)
    38b2:	2281      	movs	r2, #129	; 0x81
    38b4:	f004 f9f5 	bl	7ca2 <printk>
    38b8:	2181      	movs	r1, #129	; 0x81
    38ba:	4858      	ldr	r0, [pc, #352]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    38bc:	f004 fa7c 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    38c0:	4855      	ldr	r0, [pc, #340]	; (3a18 <z_impl_k_mutex_lock+0x1a4>)
    38c2:	f7ff ffa7 	bl	3814 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    38c6:	68e3      	ldr	r3, [r4, #12]
    38c8:	4a55      	ldr	r2, [pc, #340]	; (3a20 <z_impl_k_mutex_lock+0x1ac>)
    38ca:	b1d3      	cbz	r3, 3902 <z_impl_k_mutex_lock+0x8e>
    38cc:	68a0      	ldr	r0, [r4, #8]
    38ce:	6891      	ldr	r1, [r2, #8]
    38d0:	4288      	cmp	r0, r1
    38d2:	d033      	beq.n	393c <z_impl_k_mutex_lock+0xc8>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    38d4:	ea56 0307 	orrs.w	r3, r6, r7
    38d8:	d132      	bne.n	3940 <z_impl_k_mutex_lock+0xcc>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    38da:	484f      	ldr	r0, [pc, #316]	; (3a18 <z_impl_k_mutex_lock+0x1a4>)
    38dc:	f7ff ff8c 	bl	37f8 <z_spin_unlock_valid>
    38e0:	b940      	cbnz	r0, 38f4 <z_impl_k_mutex_lock+0x80>
    38e2:	494e      	ldr	r1, [pc, #312]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    38e4:	484b      	ldr	r0, [pc, #300]	; (3a14 <z_impl_k_mutex_lock+0x1a0>)
    38e6:	22ac      	movs	r2, #172	; 0xac
    38e8:	f004 f9db 	bl	7ca2 <printk>
    38ec:	21ac      	movs	r1, #172	; 0xac
    38ee:	484b      	ldr	r0, [pc, #300]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    38f0:	f004 fa62 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    38f4:	f388 8811 	msr	BASEPRI, r8
    38f8:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    38fc:	f06f 000f 	mvn.w	r0, #15
    3900:	e019      	b.n	3936 <z_impl_k_mutex_lock+0xc2>
					_current->base.prio :
    3902:	6891      	ldr	r1, [r2, #8]
    3904:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
    3908:	3301      	adds	r3, #1
    390a:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    390c:	6893      	ldr	r3, [r2, #8]
    390e:	4842      	ldr	r0, [pc, #264]	; (3a18 <z_impl_k_mutex_lock+0x1a4>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    3910:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
    3912:	60a3      	str	r3, [r4, #8]
    3914:	f7ff ff70 	bl	37f8 <z_spin_unlock_valid>
    3918:	b940      	cbnz	r0, 392c <z_impl_k_mutex_lock+0xb8>
    391a:	4940      	ldr	r1, [pc, #256]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    391c:	483d      	ldr	r0, [pc, #244]	; (3a14 <z_impl_k_mutex_lock+0x1a0>)
    391e:	22ac      	movs	r2, #172	; 0xac
    3920:	f004 f9bf 	bl	7ca2 <printk>
    3924:	21ac      	movs	r1, #172	; 0xac
    3926:	483d      	ldr	r0, [pc, #244]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    3928:	f004 fa46 	bl	7db8 <assert_post_action>
    392c:	f388 8811 	msr	BASEPRI, r8
    3930:	f3bf 8f6f 	isb	sy
		return 0;
    3934:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    3936:	b002      	add	sp, #8
    3938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    393c:	6921      	ldr	r1, [r4, #16]
    393e:	e7e3      	b.n	3908 <z_impl_k_mutex_lock+0x94>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    3940:	f991 100e 	ldrsb.w	r1, [r1, #14]
    3944:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    3948:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    394c:	4299      	cmp	r1, r3
    394e:	bfa8      	it	ge
    3950:	4619      	movge	r1, r3
    3952:	4291      	cmp	r1, r2
    3954:	bfb8      	it	lt
    3956:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    3958:	428b      	cmp	r3, r1
    395a:	dd3f      	ble.n	39dc <z_impl_k_mutex_lock+0x168>
		return z_set_prio(mutex->owner, new_prio);
    395c:	f000 fd94 	bl	4488 <z_set_prio>
    3960:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    3962:	4622      	mov	r2, r4
    3964:	4641      	mov	r1, r8
    3966:	e9cd 6700 	strd	r6, r7, [sp]
    396a:	482b      	ldr	r0, [pc, #172]	; (3a18 <z_impl_k_mutex_lock+0x1a4>)
    396c:	f000 fd66 	bl	443c <z_pend_curr>
	if (got_mutex == 0) {
    3970:	2800      	cmp	r0, #0
    3972:	d0e0      	beq.n	3936 <z_impl_k_mutex_lock+0xc2>
	__asm__ volatile(
    3974:	f04f 0320 	mov.w	r3, #32
    3978:	f3ef 8611 	mrs	r6, BASEPRI
    397c:	f383 8812 	msr	BASEPRI_MAX, r3
    3980:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3984:	4824      	ldr	r0, [pc, #144]	; (3a18 <z_impl_k_mutex_lock+0x1a4>)
    3986:	f7ff ff29 	bl	37dc <z_spin_lock_valid>
    398a:	b940      	cbnz	r0, 399e <z_impl_k_mutex_lock+0x12a>
    398c:	4923      	ldr	r1, [pc, #140]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    398e:	4821      	ldr	r0, [pc, #132]	; (3a14 <z_impl_k_mutex_lock+0x1a0>)
    3990:	2281      	movs	r2, #129	; 0x81
    3992:	f004 f986 	bl	7ca2 <printk>
    3996:	2181      	movs	r1, #129	; 0x81
    3998:	4820      	ldr	r0, [pc, #128]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    399a:	f004 fa0d 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    399e:	481e      	ldr	r0, [pc, #120]	; (3a18 <z_impl_k_mutex_lock+0x1a4>)
    39a0:	f7ff ff38 	bl	3814 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    39a4:	6823      	ldr	r3, [r4, #0]
    39a6:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    39a8:	429c      	cmp	r4, r3
    39aa:	d00a      	beq.n	39c2 <z_impl_k_mutex_lock+0x14e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    39ac:	b14b      	cbz	r3, 39c2 <z_impl_k_mutex_lock+0x14e>
    39ae:	f993 300e 	ldrsb.w	r3, [r3, #14]
    39b2:	4299      	cmp	r1, r3
    39b4:	bfa8      	it	ge
    39b6:	4619      	movge	r1, r3
    39b8:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    39bc:	4299      	cmp	r1, r3
    39be:	bfb8      	it	lt
    39c0:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    39c2:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    39c4:	f990 300e 	ldrsb.w	r3, [r0, #14]
    39c8:	4299      	cmp	r1, r3
    39ca:	d109      	bne.n	39e0 <z_impl_k_mutex_lock+0x16c>
	if (resched) {
    39cc:	b16d      	cbz	r5, 39ea <z_impl_k_mutex_lock+0x176>
		z_reschedule(&lock, key);
    39ce:	4631      	mov	r1, r6
    39d0:	4811      	ldr	r0, [pc, #68]	; (3a18 <z_impl_k_mutex_lock+0x1a4>)
    39d2:	f000 f9cd 	bl	3d70 <z_reschedule>
	return -EAGAIN;
    39d6:	f06f 000a 	mvn.w	r0, #10
    39da:	e7ac      	b.n	3936 <z_impl_k_mutex_lock+0xc2>
	bool resched = false;
    39dc:	2500      	movs	r5, #0
    39de:	e7c0      	b.n	3962 <z_impl_k_mutex_lock+0xee>
		return z_set_prio(mutex->owner, new_prio);
    39e0:	f000 fd52 	bl	4488 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    39e4:	2800      	cmp	r0, #0
    39e6:	d1f2      	bne.n	39ce <z_impl_k_mutex_lock+0x15a>
    39e8:	e7f0      	b.n	39cc <z_impl_k_mutex_lock+0x158>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    39ea:	480b      	ldr	r0, [pc, #44]	; (3a18 <z_impl_k_mutex_lock+0x1a4>)
    39ec:	f7ff ff04 	bl	37f8 <z_spin_unlock_valid>
    39f0:	b940      	cbnz	r0, 3a04 <z_impl_k_mutex_lock+0x190>
    39f2:	490a      	ldr	r1, [pc, #40]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    39f4:	4807      	ldr	r0, [pc, #28]	; (3a14 <z_impl_k_mutex_lock+0x1a0>)
    39f6:	22ac      	movs	r2, #172	; 0xac
    39f8:	f004 f953 	bl	7ca2 <printk>
    39fc:	21ac      	movs	r1, #172	; 0xac
    39fe:	4807      	ldr	r0, [pc, #28]	; (3a1c <z_impl_k_mutex_lock+0x1a8>)
    3a00:	f004 f9da 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    3a04:	f386 8811 	msr	BASEPRI, r6
    3a08:	f3bf 8f6f 	isb	sy
    3a0c:	e7e3      	b.n	39d6 <z_impl_k_mutex_lock+0x162>
    3a0e:	bf00      	nop
    3a10:	0000985b 	.word	0x0000985b
    3a14:	00008abd 	.word	0x00008abd
    3a18:	200009ec 	.word	0x200009ec
    3a1c:	00008a9b 	.word	0x00008a9b
    3a20:	200009c4 	.word	0x200009c4

00003a24 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    3a24:	b538      	push	{r3, r4, r5, lr}
    3a26:	4604      	mov	r4, r0
    3a28:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    3a2c:	b143      	cbz	r3, 3a40 <z_impl_k_mutex_unlock+0x1c>
    3a2e:	4945      	ldr	r1, [pc, #276]	; (3b44 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xac>)
    3a30:	4845      	ldr	r0, [pc, #276]	; (3b48 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb0>)
    3a32:	22c7      	movs	r2, #199	; 0xc7
    3a34:	f004 f935 	bl	7ca2 <printk>
    3a38:	21c7      	movs	r1, #199	; 0xc7
    3a3a:	4842      	ldr	r0, [pc, #264]	; (3b44 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xac>)
    3a3c:	f004 f9bc 	bl	7db8 <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    3a40:	68a3      	ldr	r3, [r4, #8]
    3a42:	2b00      	cmp	r3, #0
    3a44:	d078      	beq.n	3b38 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa0>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    3a46:	4d41      	ldr	r5, [pc, #260]	; (3b4c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb4>)
    3a48:	68aa      	ldr	r2, [r5, #8]
    3a4a:	4293      	cmp	r3, r2
    3a4c:	d177      	bne.n	3b3e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa6>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    3a4e:	68e3      	ldr	r3, [r4, #12]
    3a50:	b943      	cbnz	r3, 3a64 <z_impl_k_mutex_unlock+0x40>
    3a52:	493c      	ldr	r1, [pc, #240]	; (3b44 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xac>)
    3a54:	483c      	ldr	r0, [pc, #240]	; (3b48 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb0>)
    3a56:	22df      	movs	r2, #223	; 0xdf
    3a58:	f004 f923 	bl	7ca2 <printk>
    3a5c:	21df      	movs	r1, #223	; 0xdf
    3a5e:	4839      	ldr	r0, [pc, #228]	; (3b44 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xac>)
    3a60:	f004 f9aa 	bl	7db8 <assert_post_action>
    3a64:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    3a68:	b143      	cbz	r3, 3a7c <z_impl_k_mutex_unlock+0x58>
    3a6a:	4939      	ldr	r1, [pc, #228]	; (3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>)
    3a6c:	4836      	ldr	r0, [pc, #216]	; (3b48 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb0>)
    3a6e:	22fd      	movs	r2, #253	; 0xfd
    3a70:	f004 f917 	bl	7ca2 <printk>
    3a74:	21fd      	movs	r1, #253	; 0xfd
    3a76:	4836      	ldr	r0, [pc, #216]	; (3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>)
    3a78:	f004 f99e 	bl	7db8 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    3a7c:	68ab      	ldr	r3, [r5, #8]
    3a7e:	7bdb      	ldrb	r3, [r3, #15]
    3a80:	2b01      	cmp	r3, #1
    3a82:	d108      	bne.n	3a96 <z_impl_k_mutex_unlock+0x72>
    3a84:	4932      	ldr	r1, [pc, #200]	; (3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>)
    3a86:	4830      	ldr	r0, [pc, #192]	; (3b48 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb0>)
    3a88:	22fe      	movs	r2, #254	; 0xfe
    3a8a:	f004 f90a 	bl	7ca2 <printk>
    3a8e:	21fe      	movs	r1, #254	; 0xfe
    3a90:	482f      	ldr	r0, [pc, #188]	; (3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>)
    3a92:	f004 f991 	bl	7db8 <assert_post_action>

	--_current->base.sched_locked;
    3a96:	68aa      	ldr	r2, [r5, #8]
    3a98:	7bd3      	ldrb	r3, [r2, #15]
    3a9a:	3b01      	subs	r3, #1
    3a9c:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    3a9e:	68e3      	ldr	r3, [r4, #12]
    3aa0:	2b01      	cmp	r3, #1
    3aa2:	d905      	bls.n	3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>
		mutex->lock_count--;
    3aa4:	3b01      	subs	r3, #1
    3aa6:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    3aa8:	f000 fdce 	bl	4648 <k_sched_unlock>

	return 0;
    3aac:	2000      	movs	r0, #0
}
    3aae:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    3ab0:	f04f 0320 	mov.w	r3, #32
    3ab4:	f3ef 8511 	mrs	r5, BASEPRI
    3ab8:	f383 8812 	msr	BASEPRI_MAX, r3
    3abc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3ac0:	4824      	ldr	r0, [pc, #144]	; (3b54 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xbc>)
    3ac2:	f7ff fe8b 	bl	37dc <z_spin_lock_valid>
    3ac6:	b940      	cbnz	r0, 3ada <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x42>
    3ac8:	4923      	ldr	r1, [pc, #140]	; (3b58 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc0>)
    3aca:	481f      	ldr	r0, [pc, #124]	; (3b48 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb0>)
    3acc:	2281      	movs	r2, #129	; 0x81
    3ace:	f004 f8e8 	bl	7ca2 <printk>
    3ad2:	2181      	movs	r1, #129	; 0x81
    3ad4:	4820      	ldr	r0, [pc, #128]	; (3b58 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc0>)
    3ad6:	f004 f96f 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    3ada:	481e      	ldr	r0, [pc, #120]	; (3b54 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xbc>)
    3adc:	f7ff fe9a 	bl	3814 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    3ae0:	68a0      	ldr	r0, [r4, #8]
    3ae2:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    3ae4:	f990 300e 	ldrsb.w	r3, [r0, #14]
    3ae8:	4299      	cmp	r1, r3
    3aea:	d001      	beq.n	3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>
		return z_set_prio(mutex->owner, new_prio);
    3aec:	f000 fccc 	bl	4488 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    3af0:	4620      	mov	r0, r4
    3af2:	f000 fe05 	bl	4700 <z_unpend_first_thread>
	mutex->owner = new_owner;
    3af6:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    3af8:	b158      	cbz	r0, 3b12 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x7a>
		mutex->owner_orig_prio = new_owner->base.prio;
    3afa:	f990 200e 	ldrsb.w	r2, [r0, #14]
    3afe:	6122      	str	r2, [r4, #16]
    3b00:	2200      	movs	r2, #0
    3b02:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    3b04:	f000 fb32 	bl	416c <z_ready_thread>
		z_reschedule(&lock, key);
    3b08:	4629      	mov	r1, r5
    3b0a:	4812      	ldr	r0, [pc, #72]	; (3b54 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xbc>)
    3b0c:	f000 f930 	bl	3d70 <z_reschedule>
    3b10:	e7ca      	b.n	3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>
		mutex->lock_count = 0U;
    3b12:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3b14:	480f      	ldr	r0, [pc, #60]	; (3b54 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xbc>)
    3b16:	f7ff fe6f 	bl	37f8 <z_spin_unlock_valid>
    3b1a:	b940      	cbnz	r0, 3b2e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x96>
    3b1c:	490e      	ldr	r1, [pc, #56]	; (3b58 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc0>)
    3b1e:	480a      	ldr	r0, [pc, #40]	; (3b48 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb0>)
    3b20:	22ac      	movs	r2, #172	; 0xac
    3b22:	f004 f8be 	bl	7ca2 <printk>
    3b26:	21ac      	movs	r1, #172	; 0xac
    3b28:	480b      	ldr	r0, [pc, #44]	; (3b58 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc0>)
    3b2a:	f004 f945 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    3b2e:	f385 8811 	msr	BASEPRI, r5
    3b32:	f3bf 8f6f 	isb	sy
    3b36:	e7b7      	b.n	3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>
		return -EINVAL;
    3b38:	f06f 0015 	mvn.w	r0, #21
    3b3c:	e7b7      	b.n	3aae <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x16>
		return -EPERM;
    3b3e:	f04f 30ff 	mov.w	r0, #4294967295
    3b42:	e7b4      	b.n	3aae <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x16>
    3b44:	0000985b 	.word	0x0000985b
    3b48:	00008abd 	.word	0x00008abd
    3b4c:	200009c4 	.word	0x200009c4
    3b50:	0000987d 	.word	0x0000987d
    3b54:	200009ec 	.word	0x200009ec
    3b58:	00008a9b 	.word	0x00008a9b

00003b5c <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3b5c:	b538      	push	{r3, r4, r5, lr}
    3b5e:	4604      	mov	r4, r0
	__asm__ volatile(
    3b60:	f04f 0320 	mov.w	r3, #32
    3b64:	f3ef 8511 	mrs	r5, BASEPRI
    3b68:	f383 8812 	msr	BASEPRI_MAX, r3
    3b6c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3b70:	4812      	ldr	r0, [pc, #72]	; (3bbc <z_impl_k_sem_give+0x60>)
    3b72:	f7ff fe33 	bl	37dc <z_spin_lock_valid>
    3b76:	b940      	cbnz	r0, 3b8a <z_impl_k_sem_give+0x2e>
    3b78:	4911      	ldr	r1, [pc, #68]	; (3bc0 <z_impl_k_sem_give+0x64>)
    3b7a:	4812      	ldr	r0, [pc, #72]	; (3bc4 <z_impl_k_sem_give+0x68>)
    3b7c:	2281      	movs	r2, #129	; 0x81
    3b7e:	f004 f890 	bl	7ca2 <printk>
    3b82:	2181      	movs	r1, #129	; 0x81
    3b84:	480e      	ldr	r0, [pc, #56]	; (3bc0 <z_impl_k_sem_give+0x64>)
    3b86:	f004 f917 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    3b8a:	480c      	ldr	r0, [pc, #48]	; (3bbc <z_impl_k_sem_give+0x60>)
    3b8c:	f7ff fe42 	bl	3814 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3b90:	4620      	mov	r0, r4
    3b92:	f000 fdb5 	bl	4700 <z_unpend_first_thread>

	if (thread != NULL) {
    3b96:	b148      	cbz	r0, 3bac <z_impl_k_sem_give+0x50>
    3b98:	2200      	movs	r2, #0
    3b9a:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3b9c:	f000 fae6 	bl	416c <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3ba0:	4629      	mov	r1, r5

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3ba2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    3ba6:	4805      	ldr	r0, [pc, #20]	; (3bbc <z_impl_k_sem_give+0x60>)
    3ba8:	f000 b8e2 	b.w	3d70 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3bac:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    3bb0:	429a      	cmp	r2, r3
    3bb2:	bf18      	it	ne
    3bb4:	3301      	addne	r3, #1
    3bb6:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    3bb8:	e7f2      	b.n	3ba0 <z_impl_k_sem_give+0x44>
    3bba:	bf00      	nop
    3bbc:	200009f0 	.word	0x200009f0
    3bc0:	00008a9b 	.word	0x00008a9b
    3bc4:	00008abd 	.word	0x00008abd

00003bc8 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3bc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3bca:	4604      	mov	r4, r0
    3bcc:	4616      	mov	r6, r2
    3bce:	461f      	mov	r7, r3
    3bd0:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    3bd4:	b15b      	cbz	r3, 3bee <z_impl_k_sem_take+0x26>
    3bd6:	ea56 0307 	orrs.w	r3, r6, r7
    3bda:	d008      	beq.n	3bee <z_impl_k_sem_take+0x26>
    3bdc:	492b      	ldr	r1, [pc, #172]	; (3c8c <z_impl_k_sem_take+0xc4>)
    3bde:	482c      	ldr	r0, [pc, #176]	; (3c90 <z_impl_k_sem_take+0xc8>)
    3be0:	2279      	movs	r2, #121	; 0x79
    3be2:	f004 f85e 	bl	7ca2 <printk>
    3be6:	2179      	movs	r1, #121	; 0x79
    3be8:	4828      	ldr	r0, [pc, #160]	; (3c8c <z_impl_k_sem_take+0xc4>)
    3bea:	f004 f8e5 	bl	7db8 <assert_post_action>
    3bee:	f04f 0320 	mov.w	r3, #32
    3bf2:	f3ef 8511 	mrs	r5, BASEPRI
    3bf6:	f383 8812 	msr	BASEPRI_MAX, r3
    3bfa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3bfe:	4825      	ldr	r0, [pc, #148]	; (3c94 <z_impl_k_sem_take+0xcc>)
    3c00:	f7ff fdec 	bl	37dc <z_spin_lock_valid>
    3c04:	b940      	cbnz	r0, 3c18 <z_impl_k_sem_take+0x50>
    3c06:	4924      	ldr	r1, [pc, #144]	; (3c98 <z_impl_k_sem_take+0xd0>)
    3c08:	4821      	ldr	r0, [pc, #132]	; (3c90 <z_impl_k_sem_take+0xc8>)
    3c0a:	2281      	movs	r2, #129	; 0x81
    3c0c:	f004 f849 	bl	7ca2 <printk>
    3c10:	2181      	movs	r1, #129	; 0x81
    3c12:	4821      	ldr	r0, [pc, #132]	; (3c98 <z_impl_k_sem_take+0xd0>)
    3c14:	f004 f8d0 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    3c18:	481e      	ldr	r0, [pc, #120]	; (3c94 <z_impl_k_sem_take+0xcc>)
    3c1a:	f7ff fdfb 	bl	3814 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3c1e:	68a3      	ldr	r3, [r4, #8]
    3c20:	b1ab      	cbz	r3, 3c4e <z_impl_k_sem_take+0x86>
		sem->count--;
    3c22:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3c24:	481b      	ldr	r0, [pc, #108]	; (3c94 <z_impl_k_sem_take+0xcc>)
    3c26:	60a3      	str	r3, [r4, #8]
    3c28:	f7ff fde6 	bl	37f8 <z_spin_unlock_valid>
    3c2c:	b940      	cbnz	r0, 3c40 <z_impl_k_sem_take+0x78>
    3c2e:	491a      	ldr	r1, [pc, #104]	; (3c98 <z_impl_k_sem_take+0xd0>)
    3c30:	4817      	ldr	r0, [pc, #92]	; (3c90 <z_impl_k_sem_take+0xc8>)
    3c32:	22ac      	movs	r2, #172	; 0xac
    3c34:	f004 f835 	bl	7ca2 <printk>
    3c38:	21ac      	movs	r1, #172	; 0xac
    3c3a:	4817      	ldr	r0, [pc, #92]	; (3c98 <z_impl_k_sem_take+0xd0>)
    3c3c:	f004 f8bc 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    3c40:	f385 8811 	msr	BASEPRI, r5
    3c44:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3c48:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3c4a:	b003      	add	sp, #12
    3c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3c4e:	ea56 0307 	orrs.w	r3, r6, r7
    3c52:	d113      	bne.n	3c7c <z_impl_k_sem_take+0xb4>
    3c54:	480f      	ldr	r0, [pc, #60]	; (3c94 <z_impl_k_sem_take+0xcc>)
    3c56:	f7ff fdcf 	bl	37f8 <z_spin_unlock_valid>
    3c5a:	b940      	cbnz	r0, 3c6e <z_impl_k_sem_take+0xa6>
    3c5c:	490e      	ldr	r1, [pc, #56]	; (3c98 <z_impl_k_sem_take+0xd0>)
    3c5e:	480c      	ldr	r0, [pc, #48]	; (3c90 <z_impl_k_sem_take+0xc8>)
    3c60:	22ac      	movs	r2, #172	; 0xac
    3c62:	f004 f81e 	bl	7ca2 <printk>
    3c66:	21ac      	movs	r1, #172	; 0xac
    3c68:	480b      	ldr	r0, [pc, #44]	; (3c98 <z_impl_k_sem_take+0xd0>)
    3c6a:	f004 f8a5 	bl	7db8 <assert_post_action>
    3c6e:	f385 8811 	msr	BASEPRI, r5
    3c72:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3c76:	f06f 000f 	mvn.w	r0, #15
    3c7a:	e7e6      	b.n	3c4a <z_impl_k_sem_take+0x82>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3c7c:	4622      	mov	r2, r4
    3c7e:	4629      	mov	r1, r5
    3c80:	e9cd 6700 	strd	r6, r7, [sp]
    3c84:	4803      	ldr	r0, [pc, #12]	; (3c94 <z_impl_k_sem_take+0xcc>)
    3c86:	f000 fbd9 	bl	443c <z_pend_curr>
	return ret;
    3c8a:	e7de      	b.n	3c4a <z_impl_k_sem_take+0x82>
    3c8c:	000098a4 	.word	0x000098a4
    3c90:	00008abd 	.word	0x00008abd
    3c94:	200009f0 	.word	0x200009f0
    3c98:	00008a9b 	.word	0x00008a9b

00003c9c <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    3c9c:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    3c9e:	4c08      	ldr	r4, [pc, #32]	; (3cc0 <z_reset_time_slice+0x24>)
    3ca0:	6823      	ldr	r3, [r4, #0]
    3ca2:	b15b      	cbz	r3, 3cbc <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    3ca4:	f7fe ffba 	bl	2c1c <sys_clock_elapsed>
    3ca8:	4603      	mov	r3, r0
    3caa:	6820      	ldr	r0, [r4, #0]
    3cac:	4a05      	ldr	r2, [pc, #20]	; (3cc4 <z_reset_time_slice+0x28>)
    3cae:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
    3cb0:	2100      	movs	r1, #0
	}
}
    3cb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    3cb6:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    3cb8:	f001 b8e0 	b.w	4e7c <z_set_timeout_expiry>
}
    3cbc:	bd10      	pop	{r4, pc}
    3cbe:	bf00      	nop
    3cc0:	20000a00 	.word	0x20000a00
    3cc4:	200009c4 	.word	0x200009c4

00003cc8 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    3cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3cca:	4604      	mov	r4, r0
    3ccc:	460d      	mov	r5, r1
	__asm__ volatile(
    3cce:	f04f 0320 	mov.w	r3, #32
    3cd2:	f3ef 8611 	mrs	r6, BASEPRI
    3cd6:	f383 8812 	msr	BASEPRI_MAX, r3
    3cda:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3cde:	481e      	ldr	r0, [pc, #120]	; (3d58 <k_sched_time_slice_set+0x90>)
    3ce0:	f7ff fd7c 	bl	37dc <z_spin_lock_valid>
    3ce4:	b940      	cbnz	r0, 3cf8 <k_sched_time_slice_set+0x30>
    3ce6:	491d      	ldr	r1, [pc, #116]	; (3d5c <k_sched_time_slice_set+0x94>)
    3ce8:	481d      	ldr	r0, [pc, #116]	; (3d60 <k_sched_time_slice_set+0x98>)
    3cea:	2281      	movs	r2, #129	; 0x81
    3cec:	f003 ffd9 	bl	7ca2 <printk>
    3cf0:	2181      	movs	r1, #129	; 0x81
    3cf2:	481a      	ldr	r0, [pc, #104]	; (3d5c <k_sched_time_slice_set+0x94>)
    3cf4:	f004 f860 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    3cf8:	4817      	ldr	r0, [pc, #92]	; (3d58 <k_sched_time_slice_set+0x90>)
    3cfa:	f7ff fd8b 	bl	3814 <z_spin_lock_set_owner>
			return (uint32_t)((t * to_hz + off) / from_hz);
    3cfe:	f44f 4700 	mov.w	r7, #32768	; 0x8000
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    3d02:	2200      	movs	r2, #0
    3d04:	f240 30e7 	movw	r0, #999	; 0x3e7
    3d08:	2100      	movs	r1, #0
    3d0a:	4b16      	ldr	r3, [pc, #88]	; (3d64 <k_sched_time_slice_set+0x9c>)
    3d0c:	fbe7 0104 	umlal	r0, r1, r7, r4
    3d10:	611a      	str	r2, [r3, #16]
    3d12:	2300      	movs	r3, #0
    3d14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3d18:	f7fc fa90 	bl	23c <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    3d1c:	2c00      	cmp	r4, #0
    3d1e:	4b12      	ldr	r3, [pc, #72]	; (3d68 <k_sched_time_slice_set+0xa0>)
    3d20:	dc16      	bgt.n	3d50 <k_sched_time_slice_set+0x88>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    3d22:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    3d24:	4b11      	ldr	r3, [pc, #68]	; (3d6c <k_sched_time_slice_set+0xa4>)
    3d26:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    3d28:	f7ff ffb8 	bl	3c9c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3d2c:	480a      	ldr	r0, [pc, #40]	; (3d58 <k_sched_time_slice_set+0x90>)
    3d2e:	f7ff fd63 	bl	37f8 <z_spin_unlock_valid>
    3d32:	b940      	cbnz	r0, 3d46 <k_sched_time_slice_set+0x7e>
    3d34:	4909      	ldr	r1, [pc, #36]	; (3d5c <k_sched_time_slice_set+0x94>)
    3d36:	480a      	ldr	r0, [pc, #40]	; (3d60 <k_sched_time_slice_set+0x98>)
    3d38:	22ac      	movs	r2, #172	; 0xac
    3d3a:	f003 ffb2 	bl	7ca2 <printk>
    3d3e:	21ac      	movs	r1, #172	; 0xac
    3d40:	4806      	ldr	r0, [pc, #24]	; (3d5c <k_sched_time_slice_set+0x94>)
    3d42:	f004 f839 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    3d46:	f386 8811 	msr	BASEPRI, r6
    3d4a:	f3bf 8f6f 	isb	sy
	}
}
    3d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    3d50:	2802      	cmp	r0, #2
    3d52:	bfb8      	it	lt
    3d54:	2002      	movlt	r0, #2
    3d56:	e7e4      	b.n	3d22 <k_sched_time_slice_set+0x5a>
    3d58:	200009f8 	.word	0x200009f8
    3d5c:	00008a9b 	.word	0x00008a9b
    3d60:	00008abd 	.word	0x00008abd
    3d64:	200009c4 	.word	0x200009c4
    3d68:	20000a00 	.word	0x20000a00
    3d6c:	200009fc 	.word	0x200009fc

00003d70 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    3d70:	b510      	push	{r4, lr}
    3d72:	4603      	mov	r3, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3d74:	460c      	mov	r4, r1
    3d76:	b9c1      	cbnz	r1, 3daa <z_reschedule+0x3a>
    3d78:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key.key) && need_swap()) {
    3d7c:	b9aa      	cbnz	r2, 3daa <z_reschedule+0x3a>
	new_thread = _kernel.ready_q.cache;
    3d7e:	4a14      	ldr	r2, [pc, #80]	; (3dd0 <z_reschedule+0x60>)
	if (resched(key.key) && need_swap()) {
    3d80:	69d1      	ldr	r1, [r2, #28]
    3d82:	6892      	ldr	r2, [r2, #8]
    3d84:	4291      	cmp	r1, r2
    3d86:	d010      	beq.n	3daa <z_reschedule+0x3a>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3d88:	f7ff fd36 	bl	37f8 <z_spin_unlock_valid>
    3d8c:	b940      	cbnz	r0, 3da0 <z_reschedule+0x30>
    3d8e:	4911      	ldr	r1, [pc, #68]	; (3dd4 <z_reschedule+0x64>)
    3d90:	4811      	ldr	r0, [pc, #68]	; (3dd8 <z_reschedule+0x68>)
    3d92:	22c3      	movs	r2, #195	; 0xc3
    3d94:	f003 ff85 	bl	7ca2 <printk>
    3d98:	21c3      	movs	r1, #195	; 0xc3
    3d9a:	480e      	ldr	r0, [pc, #56]	; (3dd4 <z_reschedule+0x64>)
    3d9c:	f004 f80c 	bl	7db8 <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    3da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ret = arch_swap(key);
    3da4:	2000      	movs	r0, #0
    3da6:	f7fd bcfd 	b.w	17a4 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3daa:	4618      	mov	r0, r3
    3dac:	f7ff fd24 	bl	37f8 <z_spin_unlock_valid>
    3db0:	b940      	cbnz	r0, 3dc4 <z_reschedule+0x54>
    3db2:	4908      	ldr	r1, [pc, #32]	; (3dd4 <z_reschedule+0x64>)
    3db4:	4808      	ldr	r0, [pc, #32]	; (3dd8 <z_reschedule+0x68>)
    3db6:	22ac      	movs	r2, #172	; 0xac
    3db8:	f003 ff73 	bl	7ca2 <printk>
    3dbc:	21ac      	movs	r1, #172	; 0xac
    3dbe:	4805      	ldr	r0, [pc, #20]	; (3dd4 <z_reschedule+0x64>)
    3dc0:	f003 fffa 	bl	7db8 <assert_post_action>
    3dc4:	f384 8811 	msr	BASEPRI, r4
    3dc8:	f3bf 8f6f 	isb	sy
    3dcc:	bd10      	pop	{r4, pc}
    3dce:	bf00      	nop
    3dd0:	200009c4 	.word	0x200009c4
    3dd4:	00008a9b 	.word	0x00008a9b
    3dd8:	00008abd 	.word	0x00008abd

00003ddc <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    3ddc:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    3dde:	f04f 0320 	mov.w	r3, #32
    3de2:	f3ef 8511 	mrs	r5, BASEPRI
    3de6:	f383 8812 	msr	BASEPRI_MAX, r3
    3dea:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3dee:	4820      	ldr	r0, [pc, #128]	; (3e70 <k_sched_lock+0x94>)
    3df0:	f7ff fcf4 	bl	37dc <z_spin_lock_valid>
    3df4:	b940      	cbnz	r0, 3e08 <k_sched_lock+0x2c>
    3df6:	491f      	ldr	r1, [pc, #124]	; (3e74 <k_sched_lock+0x98>)
    3df8:	481f      	ldr	r0, [pc, #124]	; (3e78 <k_sched_lock+0x9c>)
    3dfa:	2281      	movs	r2, #129	; 0x81
    3dfc:	f003 ff51 	bl	7ca2 <printk>
    3e00:	2181      	movs	r1, #129	; 0x81
    3e02:	481c      	ldr	r0, [pc, #112]	; (3e74 <k_sched_lock+0x98>)
    3e04:	f003 ffd8 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    3e08:	4819      	ldr	r0, [pc, #100]	; (3e70 <k_sched_lock+0x94>)
    3e0a:	f7ff fd03 	bl	3814 <z_spin_lock_set_owner>
    3e0e:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    3e12:	b143      	cbz	r3, 3e26 <k_sched_lock+0x4a>
    3e14:	4919      	ldr	r1, [pc, #100]	; (3e7c <k_sched_lock+0xa0>)
    3e16:	4818      	ldr	r0, [pc, #96]	; (3e78 <k_sched_lock+0x9c>)
    3e18:	22fd      	movs	r2, #253	; 0xfd
    3e1a:	f003 ff42 	bl	7ca2 <printk>
    3e1e:	21fd      	movs	r1, #253	; 0xfd
    3e20:	4816      	ldr	r0, [pc, #88]	; (3e7c <k_sched_lock+0xa0>)
    3e22:	f003 ffc9 	bl	7db8 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    3e26:	4c16      	ldr	r4, [pc, #88]	; (3e80 <k_sched_lock+0xa4>)
    3e28:	68a2      	ldr	r2, [r4, #8]
    3e2a:	7bd2      	ldrb	r2, [r2, #15]
    3e2c:	2a01      	cmp	r2, #1
    3e2e:	d108      	bne.n	3e42 <k_sched_lock+0x66>
    3e30:	4912      	ldr	r1, [pc, #72]	; (3e7c <k_sched_lock+0xa0>)
    3e32:	4811      	ldr	r0, [pc, #68]	; (3e78 <k_sched_lock+0x9c>)
    3e34:	22fe      	movs	r2, #254	; 0xfe
    3e36:	f003 ff34 	bl	7ca2 <printk>
    3e3a:	21fe      	movs	r1, #254	; 0xfe
    3e3c:	480f      	ldr	r0, [pc, #60]	; (3e7c <k_sched_lock+0xa0>)
    3e3e:	f003 ffbb 	bl	7db8 <assert_post_action>
	--_current->base.sched_locked;
    3e42:	68a2      	ldr	r2, [r4, #8]
    3e44:	7bd3      	ldrb	r3, [r2, #15]
    3e46:	3b01      	subs	r3, #1
    3e48:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3e4a:	4809      	ldr	r0, [pc, #36]	; (3e70 <k_sched_lock+0x94>)
    3e4c:	f7ff fcd4 	bl	37f8 <z_spin_unlock_valid>
    3e50:	b940      	cbnz	r0, 3e64 <k_sched_lock+0x88>
    3e52:	4908      	ldr	r1, [pc, #32]	; (3e74 <k_sched_lock+0x98>)
    3e54:	4808      	ldr	r0, [pc, #32]	; (3e78 <k_sched_lock+0x9c>)
    3e56:	22ac      	movs	r2, #172	; 0xac
    3e58:	f003 ff23 	bl	7ca2 <printk>
    3e5c:	21ac      	movs	r1, #172	; 0xac
    3e5e:	4805      	ldr	r0, [pc, #20]	; (3e74 <k_sched_lock+0x98>)
    3e60:	f003 ffaa 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    3e64:	f385 8811 	msr	BASEPRI, r5
    3e68:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    3e6c:	bd38      	pop	{r3, r4, r5, pc}
    3e6e:	bf00      	nop
    3e70:	200009f8 	.word	0x200009f8
    3e74:	00008a9b 	.word	0x00008a9b
    3e78:	00008abd 	.word	0x00008abd
    3e7c:	0000987d 	.word	0x0000987d
    3e80:	200009c4 	.word	0x200009c4

00003e84 <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    3e84:	4b0b      	ldr	r3, [pc, #44]	; (3eb4 <z_priq_dumb_remove+0x30>)
{
    3e86:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    3e88:	4299      	cmp	r1, r3
{
    3e8a:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    3e8c:	d10a      	bne.n	3ea4 <z_priq_dumb_remove+0x20>
    3e8e:	490a      	ldr	r1, [pc, #40]	; (3eb8 <z_priq_dumb_remove+0x34>)
    3e90:	480a      	ldr	r0, [pc, #40]	; (3ebc <z_priq_dumb_remove+0x38>)
    3e92:	f240 32e7 	movw	r2, #999	; 0x3e7
    3e96:	f003 ff04 	bl	7ca2 <printk>
    3e9a:	f240 31e7 	movw	r1, #999	; 0x3e7
    3e9e:	4806      	ldr	r0, [pc, #24]	; (3eb8 <z_priq_dumb_remove+0x34>)
    3ea0:	f003 ff8a 	bl	7db8 <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    3ea4:	e9d4 3200 	ldrd	r3, r2, [r4]

	prev->next = next;
    3ea8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    3eaa:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    3eac:	2300      	movs	r3, #0
	node->prev = NULL;
    3eae:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    3eb2:	bd10      	pop	{r4, pc}
    3eb4:	20000130 	.word	0x20000130
    3eb8:	000098c4 	.word	0x000098c4
    3ebc:	00008abd 	.word	0x00008abd

00003ec0 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    3ec0:	6883      	ldr	r3, [r0, #8]
{
    3ec2:	b510      	push	{r4, lr}
    3ec4:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    3ec6:	b953      	cbnz	r3, 3ede <unpend_thread_no_timeout+0x1e>
    3ec8:	490a      	ldr	r1, [pc, #40]	; (3ef4 <unpend_thread_no_timeout+0x34>)
    3eca:	480b      	ldr	r0, [pc, #44]	; (3ef8 <unpend_thread_no_timeout+0x38>)
    3ecc:	f240 2283 	movw	r2, #643	; 0x283
    3ed0:	f003 fee7 	bl	7ca2 <printk>
    3ed4:	f240 2183 	movw	r1, #643	; 0x283
    3ed8:	4806      	ldr	r0, [pc, #24]	; (3ef4 <unpend_thread_no_timeout+0x34>)
    3eda:	f003 ff6d 	bl	7db8 <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    3ede:	4621      	mov	r1, r4
    3ee0:	68a0      	ldr	r0, [r4, #8]
    3ee2:	f7ff ffcf 	bl	3e84 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    3ee6:	7b63      	ldrb	r3, [r4, #13]
    3ee8:	f023 0302 	bic.w	r3, r3, #2
    3eec:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    3eee:	2300      	movs	r3, #0
    3ef0:	60a3      	str	r3, [r4, #8]
}
    3ef2:	bd10      	pop	{r4, pc}
    3ef4:	000098c4 	.word	0x000098c4
    3ef8:	00008abd 	.word	0x00008abd

00003efc <update_cache>:
{
    3efc:	b538      	push	{r3, r4, r5, lr}
    3efe:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    3f00:	4812      	ldr	r0, [pc, #72]	; (3f4c <update_cache+0x50>)
    3f02:	f004 fa11 	bl	8328 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3f06:	4d12      	ldr	r5, [pc, #72]	; (3f50 <update_cache+0x54>)
    3f08:	4604      	mov	r4, r0
    3f0a:	b900      	cbnz	r0, 3f0e <update_cache+0x12>
    3f0c:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    3f0e:	b9aa      	cbnz	r2, 3f3c <update_cache+0x40>
	__ASSERT(_current != NULL, "");
    3f10:	68ab      	ldr	r3, [r5, #8]
    3f12:	b943      	cbnz	r3, 3f26 <update_cache+0x2a>
    3f14:	490f      	ldr	r1, [pc, #60]	; (3f54 <update_cache+0x58>)
    3f16:	4810      	ldr	r0, [pc, #64]	; (3f58 <update_cache+0x5c>)
    3f18:	2289      	movs	r2, #137	; 0x89
    3f1a:	f003 fec2 	bl	7ca2 <printk>
    3f1e:	2189      	movs	r1, #137	; 0x89
    3f20:	480c      	ldr	r0, [pc, #48]	; (3f54 <update_cache+0x58>)
    3f22:	f003 ff49 	bl	7db8 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    3f26:	68ab      	ldr	r3, [r5, #8]
    3f28:	7b5a      	ldrb	r2, [r3, #13]
    3f2a:	06d2      	lsls	r2, r2, #27
    3f2c:	d106      	bne.n	3f3c <update_cache+0x40>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3f2e:	69a2      	ldr	r2, [r4, #24]
    3f30:	b922      	cbnz	r2, 3f3c <update_cache+0x40>
	if (is_preempt(_current) || is_metairq(thread)) {
    3f32:	89da      	ldrh	r2, [r3, #14]
    3f34:	2a7f      	cmp	r2, #127	; 0x7f
    3f36:	d901      	bls.n	3f3c <update_cache+0x40>
		_kernel.ready_q.cache = _current;
    3f38:	61eb      	str	r3, [r5, #28]
}
    3f3a:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    3f3c:	68ab      	ldr	r3, [r5, #8]
    3f3e:	42a3      	cmp	r3, r4
    3f40:	d001      	beq.n	3f46 <update_cache+0x4a>
			z_reset_time_slice();
    3f42:	f7ff feab 	bl	3c9c <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    3f46:	61ec      	str	r4, [r5, #28]
}
    3f48:	e7f7      	b.n	3f3a <update_cache+0x3e>
    3f4a:	bf00      	nop
    3f4c:	200009e4 	.word	0x200009e4
    3f50:	200009c4 	.word	0x200009c4
    3f54:	000098c4 	.word	0x000098c4
    3f58:	00008abd 	.word	0x00008abd

00003f5c <move_thread_to_end_of_prio_q>:
{
    3f5c:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    3f5e:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
    3f62:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    3f64:	2a00      	cmp	r2, #0
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    3f66:	7b43      	ldrb	r3, [r0, #13]
    3f68:	da06      	bge.n	3f78 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3f6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    3f6e:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3f70:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    3f72:	481f      	ldr	r0, [pc, #124]	; (3ff0 <move_thread_to_end_of_prio_q+0x94>)
    3f74:	f7ff ff86 	bl	3e84 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    3f78:	7b63      	ldrb	r3, [r4, #13]
    3f7a:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3f7e:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    3f80:	4b1c      	ldr	r3, [pc, #112]	; (3ff4 <move_thread_to_end_of_prio_q+0x98>)
    3f82:	429c      	cmp	r4, r3
    3f84:	d108      	bne.n	3f98 <move_thread_to_end_of_prio_q+0x3c>
    3f86:	491c      	ldr	r1, [pc, #112]	; (3ff8 <move_thread_to_end_of_prio_q+0x9c>)
    3f88:	481c      	ldr	r0, [pc, #112]	; (3ffc <CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN>)
    3f8a:	22ba      	movs	r2, #186	; 0xba
    3f8c:	f003 fe89 	bl	7ca2 <printk>
    3f90:	21ba      	movs	r1, #186	; 0xba
    3f92:	4819      	ldr	r0, [pc, #100]	; (3ff8 <move_thread_to_end_of_prio_q+0x9c>)
    3f94:	f003 ff10 	bl	7db8 <assert_post_action>
	return list->head == list;
    3f98:	4a19      	ldr	r2, [pc, #100]	; (4000 <CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN+0x4>)
    3f9a:	4611      	mov	r1, r2
    3f9c:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3fa0:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3fa2:	428b      	cmp	r3, r1
    3fa4:	bf08      	it	eq
    3fa6:	2300      	moveq	r3, #0
    3fa8:	2b00      	cmp	r3, #0
    3faa:	bf38      	it	cc
    3fac:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3fae:	b1cb      	cbz	r3, 3fe4 <move_thread_to_end_of_prio_q+0x88>
	int32_t b1 = thread_1->base.prio;
    3fb0:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    3fb4:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    3fb8:	4286      	cmp	r6, r0
    3fba:	d00f      	beq.n	3fdc <move_thread_to_end_of_prio_q+0x80>
		return b2 - b1;
    3fbc:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    3fbe:	2800      	cmp	r0, #0
    3fc0:	dd0c      	ble.n	3fdc <move_thread_to_end_of_prio_q+0x80>
	sys_dnode_t *const prev = successor->prev;
    3fc2:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    3fc4:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    3fc8:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    3fca:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    3fcc:	6890      	ldr	r0, [r2, #8]
    3fce:	1b03      	subs	r3, r0, r4
    3fd0:	4258      	negs	r0, r3
    3fd2:	4158      	adcs	r0, r3
}
    3fd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    3fd8:	f7ff bf90 	b.w	3efc <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3fdc:	42ab      	cmp	r3, r5
    3fde:	d001      	beq.n	3fe4 <move_thread_to_end_of_prio_q+0x88>
    3fe0:	681b      	ldr	r3, [r3, #0]
    3fe2:	e7e4      	b.n	3fae <move_thread_to_end_of_prio_q+0x52>
	node->prev = tail;
    3fe4:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    3fe8:	602c      	str	r4, [r5, #0]
	list->tail = node;
    3fea:	6254      	str	r4, [r2, #36]	; 0x24
}
    3fec:	e7ee      	b.n	3fcc <move_thread_to_end_of_prio_q+0x70>
    3fee:	bf00      	nop
    3ff0:	200009e4 	.word	0x200009e4
    3ff4:	20000130 	.word	0x20000130
    3ff8:	000098c4 	.word	0x000098c4
    3ffc:	00008abd 	.word	0x00008abd
    4000:	200009c4 	.word	0x200009c4

00004004 <z_time_slice>:
{
    4004:	b570      	push	{r4, r5, r6, lr}
    4006:	4604      	mov	r4, r0
	__asm__ volatile(
    4008:	f04f 0320 	mov.w	r3, #32
    400c:	f3ef 8511 	mrs	r5, BASEPRI
    4010:	f383 8812 	msr	BASEPRI_MAX, r3
    4014:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4018:	4825      	ldr	r0, [pc, #148]	; (40b0 <z_time_slice+0xac>)
    401a:	f7ff fbdf 	bl	37dc <z_spin_lock_valid>
    401e:	b940      	cbnz	r0, 4032 <z_time_slice+0x2e>
    4020:	4924      	ldr	r1, [pc, #144]	; (40b4 <z_time_slice+0xb0>)
    4022:	4825      	ldr	r0, [pc, #148]	; (40b8 <z_time_slice+0xb4>)
    4024:	2281      	movs	r2, #129	; 0x81
    4026:	f003 fe3c 	bl	7ca2 <printk>
    402a:	2181      	movs	r1, #129	; 0x81
    402c:	4821      	ldr	r0, [pc, #132]	; (40b4 <z_time_slice+0xb0>)
    402e:	f003 fec3 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    4032:	481f      	ldr	r0, [pc, #124]	; (40b0 <z_time_slice+0xac>)
    4034:	f7ff fbee 	bl	3814 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    4038:	4b20      	ldr	r3, [pc, #128]	; (40bc <z_time_slice+0xb8>)
    403a:	4a21      	ldr	r2, [pc, #132]	; (40c0 <z_time_slice+0xbc>)
    403c:	6898      	ldr	r0, [r3, #8]
    403e:	6811      	ldr	r1, [r2, #0]
    4040:	4288      	cmp	r0, r1
    4042:	4619      	mov	r1, r3
    4044:	d113      	bne.n	406e <z_time_slice+0x6a>
			z_reset_time_slice();
    4046:	f7ff fe29 	bl	3c9c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    404a:	4819      	ldr	r0, [pc, #100]	; (40b0 <z_time_slice+0xac>)
    404c:	f7ff fbd4 	bl	37f8 <z_spin_unlock_valid>
    4050:	b940      	cbnz	r0, 4064 <z_time_slice+0x60>
    4052:	4918      	ldr	r1, [pc, #96]	; (40b4 <z_time_slice+0xb0>)
    4054:	4818      	ldr	r0, [pc, #96]	; (40b8 <z_time_slice+0xb4>)
    4056:	22ac      	movs	r2, #172	; 0xac
    4058:	f003 fe23 	bl	7ca2 <printk>
    405c:	21ac      	movs	r1, #172	; 0xac
    405e:	4815      	ldr	r0, [pc, #84]	; (40b4 <z_time_slice+0xb0>)
    4060:	f003 feaa 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4064:	f385 8811 	msr	BASEPRI, r5
    4068:	f3bf 8f6f 	isb	sy
}
    406c:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    406e:	2600      	movs	r6, #0
    4070:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    4072:	4a14      	ldr	r2, [pc, #80]	; (40c4 <z_time_slice+0xc0>)
    4074:	6812      	ldr	r2, [r2, #0]
    4076:	b1ba      	cbz	r2, 40a8 <z_time_slice+0xa4>
		&& !z_is_idle_thread_object(thread);
    4078:	89c2      	ldrh	r2, [r0, #14]
    407a:	2a7f      	cmp	r2, #127	; 0x7f
    407c:	d814      	bhi.n	40a8 <z_time_slice+0xa4>
		&& !z_is_thread_prevented_from_running(thread)
    407e:	7b42      	ldrb	r2, [r0, #13]
    4080:	06d2      	lsls	r2, r2, #27
    4082:	d111      	bne.n	40a8 <z_time_slice+0xa4>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    4084:	4a10      	ldr	r2, [pc, #64]	; (40c8 <z_time_slice+0xc4>)
    4086:	f990 600e 	ldrsb.w	r6, [r0, #14]
    408a:	6812      	ldr	r2, [r2, #0]
    408c:	4296      	cmp	r6, r2
    408e:	db0b      	blt.n	40a8 <z_time_slice+0xa4>
		&& !z_is_idle_thread_object(thread);
    4090:	4a0e      	ldr	r2, [pc, #56]	; (40cc <z_time_slice+0xc8>)
    4092:	4290      	cmp	r0, r2
    4094:	d008      	beq.n	40a8 <z_time_slice+0xa4>
		if (ticks >= _current_cpu->slice_ticks) {
    4096:	691a      	ldr	r2, [r3, #16]
    4098:	42a2      	cmp	r2, r4
    409a:	dc02      	bgt.n	40a2 <z_time_slice+0x9e>
			move_thread_to_end_of_prio_q(_current);
    409c:	f7ff ff5e 	bl	3f5c <move_thread_to_end_of_prio_q>
    40a0:	e7d1      	b.n	4046 <z_time_slice+0x42>
			_current_cpu->slice_ticks -= ticks;
    40a2:	1b12      	subs	r2, r2, r4
    40a4:	611a      	str	r2, [r3, #16]
    40a6:	e7d0      	b.n	404a <z_time_slice+0x46>
		_current_cpu->slice_ticks = 0;
    40a8:	2300      	movs	r3, #0
    40aa:	610b      	str	r3, [r1, #16]
    40ac:	e7cd      	b.n	404a <z_time_slice+0x46>
    40ae:	bf00      	nop
    40b0:	200009f8 	.word	0x200009f8
    40b4:	00008a9b 	.word	0x00008a9b
    40b8:	00008abd 	.word	0x00008abd
    40bc:	200009c4 	.word	0x200009c4
    40c0:	200009f4 	.word	0x200009f4
    40c4:	20000a00 	.word	0x20000a00
    40c8:	200009fc 	.word	0x200009fc
    40cc:	20000130 	.word	0x20000130

000040d0 <ready_thread>:
{
    40d0:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    40d2:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
    40d6:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    40d8:	2a00      	cmp	r2, #0
    40da:	7b43      	ldrb	r3, [r0, #13]
    40dc:	db3d      	blt.n	415a <ready_thread+0x8a>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    40de:	06da      	lsls	r2, r3, #27
    40e0:	d13b      	bne.n	415a <ready_thread+0x8a>
	return !sys_dnode_is_linked(&to->node);
    40e2:	6985      	ldr	r5, [r0, #24]
    40e4:	2d00      	cmp	r5, #0
    40e6:	d138      	bne.n	415a <ready_thread+0x8a>
	thread->base.thread_state |= _THREAD_QUEUED;
    40e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
    40ec:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    40ee:	4b1b      	ldr	r3, [pc, #108]	; (415c <ready_thread+0x8c>)
    40f0:	4298      	cmp	r0, r3
    40f2:	d108      	bne.n	4106 <ready_thread+0x36>
    40f4:	491a      	ldr	r1, [pc, #104]	; (4160 <ready_thread+0x90>)
    40f6:	481b      	ldr	r0, [pc, #108]	; (4164 <ready_thread+0x94>)
    40f8:	22ba      	movs	r2, #186	; 0xba
    40fa:	f003 fdd2 	bl	7ca2 <printk>
    40fe:	21ba      	movs	r1, #186	; 0xba
    4100:	4817      	ldr	r0, [pc, #92]	; (4160 <ready_thread+0x90>)
    4102:	f003 fe59 	bl	7db8 <assert_post_action>
	return list->head == list;
    4106:	4918      	ldr	r1, [pc, #96]	; (4168 <ready_thread+0x98>)
    4108:	460b      	mov	r3, r1
    410a:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    410e:	4298      	cmp	r0, r3
    4110:	bf18      	it	ne
    4112:	4605      	movne	r5, r0
    4114:	2d00      	cmp	r5, #0
    4116:	461a      	mov	r2, r3
    4118:	462b      	mov	r3, r5
    411a:	bf38      	it	cc
    411c:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    411e:	6a4d      	ldr	r5, [r1, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4120:	b1b3      	cbz	r3, 4150 <ready_thread+0x80>
	int32_t b1 = thread_1->base.prio;
    4122:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4126:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    412a:	4286      	cmp	r6, r0
    412c:	d00c      	beq.n	4148 <ready_thread+0x78>
		return b2 - b1;
    412e:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    4130:	2800      	cmp	r0, #0
    4132:	dd09      	ble.n	4148 <ready_thread+0x78>
	sys_dnode_t *const prev = successor->prev;
    4134:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4136:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    413a:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    413c:	605c      	str	r4, [r3, #4]
		update_cache(0);
    413e:	2000      	movs	r0, #0
}
    4140:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    4144:	f7ff beda 	b.w	3efc <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4148:	42ab      	cmp	r3, r5
    414a:	d001      	beq.n	4150 <ready_thread+0x80>
    414c:	681b      	ldr	r3, [r3, #0]
    414e:	e7e7      	b.n	4120 <ready_thread+0x50>
	node->prev = tail;
    4150:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    4154:	602c      	str	r4, [r5, #0]
	list->tail = node;
    4156:	624c      	str	r4, [r1, #36]	; 0x24
}
    4158:	e7f1      	b.n	413e <ready_thread+0x6e>
}
    415a:	bd70      	pop	{r4, r5, r6, pc}
    415c:	20000130 	.word	0x20000130
    4160:	000098c4 	.word	0x000098c4
    4164:	00008abd 	.word	0x00008abd
    4168:	200009c4 	.word	0x200009c4

0000416c <z_ready_thread>:
{
    416c:	b538      	push	{r3, r4, r5, lr}
    416e:	4604      	mov	r4, r0
	__asm__ volatile(
    4170:	f04f 0320 	mov.w	r3, #32
    4174:	f3ef 8511 	mrs	r5, BASEPRI
    4178:	f383 8812 	msr	BASEPRI_MAX, r3
    417c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4180:	4812      	ldr	r0, [pc, #72]	; (41cc <z_ready_thread+0x60>)
    4182:	f7ff fb2b 	bl	37dc <z_spin_lock_valid>
    4186:	b940      	cbnz	r0, 419a <z_ready_thread+0x2e>
    4188:	4911      	ldr	r1, [pc, #68]	; (41d0 <z_ready_thread+0x64>)
    418a:	4812      	ldr	r0, [pc, #72]	; (41d4 <z_ready_thread+0x68>)
    418c:	2281      	movs	r2, #129	; 0x81
    418e:	f003 fd88 	bl	7ca2 <printk>
    4192:	2181      	movs	r1, #129	; 0x81
    4194:	480e      	ldr	r0, [pc, #56]	; (41d0 <z_ready_thread+0x64>)
    4196:	f003 fe0f 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    419a:	480c      	ldr	r0, [pc, #48]	; (41cc <z_ready_thread+0x60>)
    419c:	f7ff fb3a 	bl	3814 <z_spin_lock_set_owner>
			ready_thread(thread);
    41a0:	4620      	mov	r0, r4
    41a2:	f7ff ff95 	bl	40d0 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    41a6:	4809      	ldr	r0, [pc, #36]	; (41cc <z_ready_thread+0x60>)
    41a8:	f7ff fb26 	bl	37f8 <z_spin_unlock_valid>
    41ac:	b940      	cbnz	r0, 41c0 <z_ready_thread+0x54>
    41ae:	4908      	ldr	r1, [pc, #32]	; (41d0 <z_ready_thread+0x64>)
    41b0:	4808      	ldr	r0, [pc, #32]	; (41d4 <z_ready_thread+0x68>)
    41b2:	22ac      	movs	r2, #172	; 0xac
    41b4:	f003 fd75 	bl	7ca2 <printk>
    41b8:	21ac      	movs	r1, #172	; 0xac
    41ba:	4805      	ldr	r0, [pc, #20]	; (41d0 <z_ready_thread+0x64>)
    41bc:	f003 fdfc 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    41c0:	f385 8811 	msr	BASEPRI, r5
    41c4:	f3bf 8f6f 	isb	sy
}
    41c8:	bd38      	pop	{r3, r4, r5, pc}
    41ca:	bf00      	nop
    41cc:	200009f8 	.word	0x200009f8
    41d0:	00008a9b 	.word	0x00008a9b
    41d4:	00008abd 	.word	0x00008abd

000041d8 <z_sched_start>:
{
    41d8:	b538      	push	{r3, r4, r5, lr}
    41da:	4604      	mov	r4, r0
	__asm__ volatile(
    41dc:	f04f 0320 	mov.w	r3, #32
    41e0:	f3ef 8511 	mrs	r5, BASEPRI
    41e4:	f383 8812 	msr	BASEPRI_MAX, r3
    41e8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    41ec:	4818      	ldr	r0, [pc, #96]	; (4250 <z_sched_start+0x78>)
    41ee:	f7ff faf5 	bl	37dc <z_spin_lock_valid>
    41f2:	b940      	cbnz	r0, 4206 <z_sched_start+0x2e>
    41f4:	4917      	ldr	r1, [pc, #92]	; (4254 <z_sched_start+0x7c>)
    41f6:	4818      	ldr	r0, [pc, #96]	; (4258 <z_sched_start+0x80>)
    41f8:	2281      	movs	r2, #129	; 0x81
    41fa:	f003 fd52 	bl	7ca2 <printk>
    41fe:	2181      	movs	r1, #129	; 0x81
    4200:	4814      	ldr	r0, [pc, #80]	; (4254 <z_sched_start+0x7c>)
    4202:	f003 fdd9 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    4206:	4812      	ldr	r0, [pc, #72]	; (4250 <z_sched_start+0x78>)
    4208:	f7ff fb04 	bl	3814 <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    420c:	7b63      	ldrb	r3, [r4, #13]
    420e:	075a      	lsls	r2, r3, #29
    4210:	d411      	bmi.n	4236 <z_sched_start+0x5e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4212:	480f      	ldr	r0, [pc, #60]	; (4250 <z_sched_start+0x78>)
    4214:	f7ff faf0 	bl	37f8 <z_spin_unlock_valid>
    4218:	b940      	cbnz	r0, 422c <z_sched_start+0x54>
    421a:	490e      	ldr	r1, [pc, #56]	; (4254 <z_sched_start+0x7c>)
    421c:	480e      	ldr	r0, [pc, #56]	; (4258 <z_sched_start+0x80>)
    421e:	22ac      	movs	r2, #172	; 0xac
    4220:	f003 fd3f 	bl	7ca2 <printk>
    4224:	21ac      	movs	r1, #172	; 0xac
    4226:	480b      	ldr	r0, [pc, #44]	; (4254 <z_sched_start+0x7c>)
    4228:	f003 fdc6 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    422c:	f385 8811 	msr	BASEPRI, r5
    4230:	f3bf 8f6f 	isb	sy
}
    4234:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4236:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    423a:	4620      	mov	r0, r4
    423c:	7363      	strb	r3, [r4, #13]
    423e:	f7ff ff47 	bl	40d0 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    4242:	4629      	mov	r1, r5
}
    4244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    4248:	4801      	ldr	r0, [pc, #4]	; (4250 <z_sched_start+0x78>)
    424a:	f7ff bd91 	b.w	3d70 <z_reschedule>
    424e:	bf00      	nop
    4250:	200009f8 	.word	0x200009f8
    4254:	00008a9b 	.word	0x00008a9b
    4258:	00008abd 	.word	0x00008abd

0000425c <z_thread_timeout>:
{
    425c:	b570      	push	{r4, r5, r6, lr}
    425e:	4604      	mov	r4, r0
	__asm__ volatile(
    4260:	f04f 0320 	mov.w	r3, #32
    4264:	f3ef 8611 	mrs	r6, BASEPRI
    4268:	f383 8812 	msr	BASEPRI_MAX, r3
    426c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4270:	481b      	ldr	r0, [pc, #108]	; (42e0 <z_thread_timeout+0x84>)
    4272:	f7ff fab3 	bl	37dc <z_spin_lock_valid>
    4276:	b940      	cbnz	r0, 428a <z_thread_timeout+0x2e>
    4278:	491a      	ldr	r1, [pc, #104]	; (42e4 <z_thread_timeout+0x88>)
    427a:	481b      	ldr	r0, [pc, #108]	; (42e8 <z_thread_timeout+0x8c>)
    427c:	2281      	movs	r2, #129	; 0x81
    427e:	f003 fd10 	bl	7ca2 <printk>
    4282:	2181      	movs	r1, #129	; 0x81
    4284:	4817      	ldr	r0, [pc, #92]	; (42e4 <z_thread_timeout+0x88>)
    4286:	f003 fd97 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    428a:	4815      	ldr	r0, [pc, #84]	; (42e0 <z_thread_timeout+0x84>)
    428c:	f7ff fac2 	bl	3814 <z_spin_lock_set_owner>
		if (!killed) {
    4290:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    4294:	f013 0f28 	tst.w	r3, #40	; 0x28
    4298:	d110      	bne.n	42bc <z_thread_timeout+0x60>
			if (thread->base.pended_on != NULL) {
    429a:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    429e:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    42a2:	b113      	cbz	r3, 42aa <z_thread_timeout+0x4e>
				unpend_thread_no_timeout(thread);
    42a4:	4628      	mov	r0, r5
    42a6:	f7ff fe0b 	bl	3ec0 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    42aa:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
			ready_thread(thread);
    42ae:	4628      	mov	r0, r5
    42b0:	f023 0314 	bic.w	r3, r3, #20
    42b4:	f804 3c0b 	strb.w	r3, [r4, #-11]
    42b8:	f7ff ff0a 	bl	40d0 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    42bc:	4808      	ldr	r0, [pc, #32]	; (42e0 <z_thread_timeout+0x84>)
    42be:	f7ff fa9b 	bl	37f8 <z_spin_unlock_valid>
    42c2:	b940      	cbnz	r0, 42d6 <z_thread_timeout+0x7a>
    42c4:	4907      	ldr	r1, [pc, #28]	; (42e4 <z_thread_timeout+0x88>)
    42c6:	4808      	ldr	r0, [pc, #32]	; (42e8 <z_thread_timeout+0x8c>)
    42c8:	22ac      	movs	r2, #172	; 0xac
    42ca:	f003 fcea 	bl	7ca2 <printk>
    42ce:	21ac      	movs	r1, #172	; 0xac
    42d0:	4804      	ldr	r0, [pc, #16]	; (42e4 <z_thread_timeout+0x88>)
    42d2:	f003 fd71 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    42d6:	f386 8811 	msr	BASEPRI, r6
    42da:	f3bf 8f6f 	isb	sy
}
    42de:	bd70      	pop	{r4, r5, r6, pc}
    42e0:	200009f8 	.word	0x200009f8
    42e4:	00008a9b 	.word	0x00008a9b
    42e8:	00008abd 	.word	0x00008abd

000042ec <unready_thread>:
{
    42ec:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    42ee:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
    42f2:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    42f4:	2a00      	cmp	r2, #0
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    42f6:	7b43      	ldrb	r3, [r0, #13]
    42f8:	da06      	bge.n	4308 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    42fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    42fe:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4300:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4302:	4806      	ldr	r0, [pc, #24]	; (431c <unready_thread+0x30>)
    4304:	f7ff fdbe 	bl	3e84 <z_priq_dumb_remove>
	update_cache(thread == _current);
    4308:	4b05      	ldr	r3, [pc, #20]	; (4320 <unready_thread+0x34>)
    430a:	6898      	ldr	r0, [r3, #8]
    430c:	1b03      	subs	r3, r0, r4
    430e:	4258      	negs	r0, r3
    4310:	4158      	adcs	r0, r3
}
    4312:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    4316:	f7ff bdf1 	b.w	3efc <update_cache>
    431a:	bf00      	nop
    431c:	200009e4 	.word	0x200009e4
    4320:	200009c4 	.word	0x200009c4

00004324 <add_to_waitq_locked>:
{
    4324:	b538      	push	{r3, r4, r5, lr}
    4326:	4604      	mov	r4, r0
    4328:	460d      	mov	r5, r1
	unready_thread(thread);
    432a:	f7ff ffdf 	bl	42ec <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    432e:	7b63      	ldrb	r3, [r4, #13]
    4330:	f043 0302 	orr.w	r3, r3, #2
    4334:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    4336:	b315      	cbz	r5, 437e <add_to_waitq_locked+0x5a>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4338:	4b17      	ldr	r3, [pc, #92]	; (4398 <add_to_waitq_locked+0x74>)
		thread->base.pended_on = wait_q;
    433a:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    433c:	429c      	cmp	r4, r3
    433e:	d108      	bne.n	4352 <add_to_waitq_locked+0x2e>
    4340:	4916      	ldr	r1, [pc, #88]	; (439c <add_to_waitq_locked+0x78>)
    4342:	4817      	ldr	r0, [pc, #92]	; (43a0 <add_to_waitq_locked+0x7c>)
    4344:	22ba      	movs	r2, #186	; 0xba
    4346:	f003 fcac 	bl	7ca2 <printk>
    434a:	21ba      	movs	r1, #186	; 0xba
    434c:	4813      	ldr	r0, [pc, #76]	; (439c <add_to_waitq_locked+0x78>)
    434e:	f003 fd33 	bl	7db8 <assert_post_action>
	return list->head == list;
    4352:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4354:	429d      	cmp	r5, r3
    4356:	bf08      	it	eq
    4358:	2300      	moveq	r3, #0
    435a:	2b00      	cmp	r3, #0
    435c:	bf38      	it	cc
    435e:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4360:	b19b      	cbz	r3, 438a <add_to_waitq_locked+0x66>
	int32_t b1 = thread_1->base.prio;
    4362:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4366:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    436a:	4291      	cmp	r1, r2
    436c:	d008      	beq.n	4380 <add_to_waitq_locked+0x5c>
		return b2 - b1;
    436e:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    4370:	2a00      	cmp	r2, #0
    4372:	dd05      	ble.n	4380 <add_to_waitq_locked+0x5c>
	sys_dnode_t *const prev = successor->prev;
    4374:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4376:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    437a:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    437c:	605c      	str	r4, [r3, #4]
}
    437e:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    4380:	686a      	ldr	r2, [r5, #4]
    4382:	4293      	cmp	r3, r2
    4384:	d001      	beq.n	438a <add_to_waitq_locked+0x66>
    4386:	681b      	ldr	r3, [r3, #0]
    4388:	e7ea      	b.n	4360 <add_to_waitq_locked+0x3c>
	sys_dnode_t *const tail = list->tail;
    438a:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    438c:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    4390:	601c      	str	r4, [r3, #0]
	list->tail = node;
    4392:	606c      	str	r4, [r5, #4]
    4394:	e7f3      	b.n	437e <add_to_waitq_locked+0x5a>
    4396:	bf00      	nop
    4398:	20000130 	.word	0x20000130
    439c:	000098c4 	.word	0x000098c4
    43a0:	00008abd 	.word	0x00008abd

000043a4 <pend>:
{
    43a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    43a8:	4604      	mov	r4, r0
    43aa:	460d      	mov	r5, r1
    43ac:	4616      	mov	r6, r2
    43ae:	461f      	mov	r7, r3
	__asm__ volatile(
    43b0:	f04f 0320 	mov.w	r3, #32
    43b4:	f3ef 8811 	mrs	r8, BASEPRI
    43b8:	f383 8812 	msr	BASEPRI_MAX, r3
    43bc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    43c0:	481a      	ldr	r0, [pc, #104]	; (442c <pend+0x88>)
    43c2:	f7ff fa0b 	bl	37dc <z_spin_lock_valid>
    43c6:	b940      	cbnz	r0, 43da <pend+0x36>
    43c8:	4919      	ldr	r1, [pc, #100]	; (4430 <pend+0x8c>)
    43ca:	481a      	ldr	r0, [pc, #104]	; (4434 <pend+0x90>)
    43cc:	2281      	movs	r2, #129	; 0x81
    43ce:	f003 fc68 	bl	7ca2 <printk>
    43d2:	2181      	movs	r1, #129	; 0x81
    43d4:	4816      	ldr	r0, [pc, #88]	; (4430 <pend+0x8c>)
    43d6:	f003 fcef 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    43da:	4814      	ldr	r0, [pc, #80]	; (442c <pend+0x88>)
    43dc:	f7ff fa1a 	bl	3814 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    43e0:	4620      	mov	r0, r4
    43e2:	4629      	mov	r1, r5
    43e4:	f7ff ff9e 	bl	4324 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    43e8:	4810      	ldr	r0, [pc, #64]	; (442c <pend+0x88>)
    43ea:	f7ff fa05 	bl	37f8 <z_spin_unlock_valid>
    43ee:	b940      	cbnz	r0, 4402 <pend+0x5e>
    43f0:	490f      	ldr	r1, [pc, #60]	; (4430 <pend+0x8c>)
    43f2:	4810      	ldr	r0, [pc, #64]	; (4434 <pend+0x90>)
    43f4:	22ac      	movs	r2, #172	; 0xac
    43f6:	f003 fc54 	bl	7ca2 <printk>
    43fa:	21ac      	movs	r1, #172	; 0xac
    43fc:	480c      	ldr	r0, [pc, #48]	; (4430 <pend+0x8c>)
    43fe:	f003 fcdb 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4402:	f388 8811 	msr	BASEPRI, r8
    4406:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    440a:	1c7b      	adds	r3, r7, #1
    440c:	bf08      	it	eq
    440e:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    4412:	d008      	beq.n	4426 <pend+0x82>
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4414:	4632      	mov	r2, r6
    4416:	463b      	mov	r3, r7
    4418:	f104 0018 	add.w	r0, r4, #24
    441c:	4906      	ldr	r1, [pc, #24]	; (4438 <pend+0x94>)
}
    441e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4422:	f000 bbff 	b.w	4c24 <z_add_timeout>
    4426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    442a:	bf00      	nop
    442c:	200009f8 	.word	0x200009f8
    4430:	00008a9b 	.word	0x00008a9b
    4434:	00008abd 	.word	0x00008abd
    4438:	0000425d 	.word	0x0000425d

0000443c <z_pend_curr>:
{
    443c:	b538      	push	{r3, r4, r5, lr}
    443e:	4605      	mov	r5, r0
	pending_current = _current;
    4440:	4b0d      	ldr	r3, [pc, #52]	; (4478 <z_pend_curr+0x3c>)
{
    4442:	460c      	mov	r4, r1
	pending_current = _current;
    4444:	6898      	ldr	r0, [r3, #8]
    4446:	4b0d      	ldr	r3, [pc, #52]	; (447c <z_pend_curr+0x40>)
{
    4448:	4611      	mov	r1, r2
	pending_current = _current;
    444a:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    444c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    4450:	f7ff ffa8 	bl	43a4 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4454:	4628      	mov	r0, r5
    4456:	f7ff f9cf 	bl	37f8 <z_spin_unlock_valid>
    445a:	b940      	cbnz	r0, 446e <z_pend_curr+0x32>
    445c:	4908      	ldr	r1, [pc, #32]	; (4480 <z_pend_curr+0x44>)
    445e:	4809      	ldr	r0, [pc, #36]	; (4484 <z_pend_curr+0x48>)
    4460:	22c3      	movs	r2, #195	; 0xc3
    4462:	f003 fc1e 	bl	7ca2 <printk>
    4466:	21c3      	movs	r1, #195	; 0xc3
    4468:	4805      	ldr	r0, [pc, #20]	; (4480 <z_pend_curr+0x44>)
    446a:	f003 fca5 	bl	7db8 <assert_post_action>
    446e:	4620      	mov	r0, r4
}
    4470:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    4474:	f7fd b996 	b.w	17a4 <arch_swap>
    4478:	200009c4 	.word	0x200009c4
    447c:	200009f4 	.word	0x200009f4
    4480:	00008a9b 	.word	0x00008a9b
    4484:	00008abd 	.word	0x00008abd

00004488 <z_set_prio>:
{
    4488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    448a:	4604      	mov	r4, r0
    448c:	460e      	mov	r6, r1
	__asm__ volatile(
    448e:	f04f 0320 	mov.w	r3, #32
    4492:	f3ef 8711 	mrs	r7, BASEPRI
    4496:	f383 8812 	msr	BASEPRI_MAX, r3
    449a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    449e:	4837      	ldr	r0, [pc, #220]	; (457c <z_set_prio+0xf4>)
    44a0:	f7ff f99c 	bl	37dc <z_spin_lock_valid>
    44a4:	b940      	cbnz	r0, 44b8 <z_set_prio+0x30>
    44a6:	4936      	ldr	r1, [pc, #216]	; (4580 <z_set_prio+0xf8>)
    44a8:	4836      	ldr	r0, [pc, #216]	; (4584 <z_set_prio+0xfc>)
    44aa:	2281      	movs	r2, #129	; 0x81
    44ac:	f003 fbf9 	bl	7ca2 <printk>
    44b0:	2181      	movs	r1, #129	; 0x81
    44b2:	4833      	ldr	r0, [pc, #204]	; (4580 <z_set_prio+0xf8>)
    44b4:	f003 fc80 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    44b8:	4830      	ldr	r0, [pc, #192]	; (457c <z_set_prio+0xf4>)
    44ba:	f7ff f9ab 	bl	3814 <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    44be:	7b63      	ldrb	r3, [r4, #13]
	return (state & (_THREAD_PENDING | _THREAD_PRESTART | _THREAD_DEAD |
    44c0:	b276      	sxtb	r6, r6
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    44c2:	06da      	lsls	r2, r3, #27
    44c4:	d156      	bne.n	4574 <z_set_prio+0xec>
	return !sys_dnode_is_linked(&to->node);
    44c6:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    44c8:	2d00      	cmp	r5, #0
    44ca:	d153      	bne.n	4574 <z_set_prio+0xec>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    44cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    44d0:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    44d2:	4621      	mov	r1, r4
    44d4:	482c      	ldr	r0, [pc, #176]	; (4588 <z_set_prio+0x100>)
    44d6:	f7ff fcd5 	bl	3e84 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    44da:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    44dc:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    44de:	f063 037f 	orn	r3, r3, #127	; 0x7f
    44e2:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    44e4:	4b29      	ldr	r3, [pc, #164]	; (458c <z_set_prio+0x104>)
    44e6:	429c      	cmp	r4, r3
    44e8:	d108      	bne.n	44fc <z_set_prio+0x74>
    44ea:	4929      	ldr	r1, [pc, #164]	; (4590 <z_set_prio+0x108>)
    44ec:	4825      	ldr	r0, [pc, #148]	; (4584 <z_set_prio+0xfc>)
    44ee:	22ba      	movs	r2, #186	; 0xba
    44f0:	f003 fbd7 	bl	7ca2 <printk>
    44f4:	21ba      	movs	r1, #186	; 0xba
    44f6:	4826      	ldr	r0, [pc, #152]	; (4590 <z_set_prio+0x108>)
    44f8:	f003 fc5e 	bl	7db8 <assert_post_action>
	return list->head == list;
    44fc:	4925      	ldr	r1, [pc, #148]	; (4594 <z_set_prio+0x10c>)
    44fe:	460b      	mov	r3, r1
    4500:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4504:	4298      	cmp	r0, r3
    4506:	bf18      	it	ne
    4508:	4605      	movne	r5, r0
    450a:	2d00      	cmp	r5, #0
    450c:	461a      	mov	r2, r3
    450e:	462b      	mov	r3, r5
    4510:	bf38      	it	cc
    4512:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4514:	6a4d      	ldr	r5, [r1, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4516:	b343      	cbz	r3, 456a <z_set_prio+0xe2>
	int32_t b1 = thread_1->base.prio;
    4518:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    451c:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    4520:	4286      	cmp	r6, r0
    4522:	d01e      	beq.n	4562 <z_set_prio+0xda>
		return b2 - b1;
    4524:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    4526:	2800      	cmp	r0, #0
    4528:	dd1b      	ble.n	4562 <z_set_prio+0xda>
	sys_dnode_t *const prev = successor->prev;
    452a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    452c:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    4530:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4532:	605c      	str	r4, [r3, #4]
			update_cache(1);
    4534:	2001      	movs	r0, #1
    4536:	f7ff fce1 	bl	3efc <update_cache>
    453a:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    453c:	480f      	ldr	r0, [pc, #60]	; (457c <z_set_prio+0xf4>)
    453e:	f7ff f95b 	bl	37f8 <z_spin_unlock_valid>
    4542:	b940      	cbnz	r0, 4556 <z_set_prio+0xce>
    4544:	490e      	ldr	r1, [pc, #56]	; (4580 <z_set_prio+0xf8>)
    4546:	480f      	ldr	r0, [pc, #60]	; (4584 <z_set_prio+0xfc>)
    4548:	22ac      	movs	r2, #172	; 0xac
    454a:	f003 fbaa 	bl	7ca2 <printk>
    454e:	21ac      	movs	r1, #172	; 0xac
    4550:	480b      	ldr	r0, [pc, #44]	; (4580 <z_set_prio+0xf8>)
    4552:	f003 fc31 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4556:	f387 8811 	msr	BASEPRI, r7
    455a:	f3bf 8f6f 	isb	sy
}
    455e:	4620      	mov	r0, r4
    4560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    4562:	42ab      	cmp	r3, r5
    4564:	d001      	beq.n	456a <z_set_prio+0xe2>
    4566:	681b      	ldr	r3, [r3, #0]
    4568:	e7d5      	b.n	4516 <z_set_prio+0x8e>
	node->prev = tail;
    456a:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    456e:	602c      	str	r4, [r5, #0]
	list->tail = node;
    4570:	624c      	str	r4, [r1, #36]	; 0x24
}
    4572:	e7df      	b.n	4534 <z_set_prio+0xac>
			thread->base.prio = prio;
    4574:	73a6      	strb	r6, [r4, #14]
    4576:	2400      	movs	r4, #0
    4578:	e7e0      	b.n	453c <z_set_prio+0xb4>
    457a:	bf00      	nop
    457c:	200009f8 	.word	0x200009f8
    4580:	00008a9b 	.word	0x00008a9b
    4584:	00008abd 	.word	0x00008abd
    4588:	200009e4 	.word	0x200009e4
    458c:	20000130 	.word	0x20000130
    4590:	000098c4 	.word	0x000098c4
    4594:	200009c4 	.word	0x200009c4

00004598 <z_impl_k_thread_suspend>:
{
    4598:	b570      	push	{r4, r5, r6, lr}
    459a:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    459c:	3018      	adds	r0, #24
    459e:	f000 fbfb 	bl	4d98 <z_abort_timeout>
	__asm__ volatile(
    45a2:	f04f 0320 	mov.w	r3, #32
    45a6:	f3ef 8611 	mrs	r6, BASEPRI
    45aa:	f383 8812 	msr	BASEPRI_MAX, r3
    45ae:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    45b2:	4820      	ldr	r0, [pc, #128]	; (4634 <z_impl_k_thread_suspend+0x9c>)
    45b4:	f7ff f912 	bl	37dc <z_spin_lock_valid>
    45b8:	b940      	cbnz	r0, 45cc <z_impl_k_thread_suspend+0x34>
    45ba:	491f      	ldr	r1, [pc, #124]	; (4638 <z_impl_k_thread_suspend+0xa0>)
    45bc:	481f      	ldr	r0, [pc, #124]	; (463c <z_impl_k_thread_suspend+0xa4>)
    45be:	2281      	movs	r2, #129	; 0x81
    45c0:	f003 fb6f 	bl	7ca2 <printk>
    45c4:	2181      	movs	r1, #129	; 0x81
    45c6:	481c      	ldr	r0, [pc, #112]	; (4638 <z_impl_k_thread_suspend+0xa0>)
    45c8:	f003 fbf6 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    45cc:	4819      	ldr	r0, [pc, #100]	; (4634 <z_impl_k_thread_suspend+0x9c>)
    45ce:	f7ff f921 	bl	3814 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    45d2:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    45d6:	7b63      	ldrb	r3, [r4, #13]
    45d8:	2a00      	cmp	r2, #0
    45da:	da06      	bge.n	45ea <z_impl_k_thread_suspend+0x52>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    45dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    45e0:	4621      	mov	r1, r4
    45e2:	4817      	ldr	r0, [pc, #92]	; (4640 <z_impl_k_thread_suspend+0xa8>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    45e4:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    45e6:	f7ff fc4d 	bl	3e84 <z_priq_dumb_remove>
		update_cache(thread == _current);
    45ea:	4d16      	ldr	r5, [pc, #88]	; (4644 <z_impl_k_thread_suspend+0xac>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    45ec:	7b63      	ldrb	r3, [r4, #13]
    45ee:	68a8      	ldr	r0, [r5, #8]
    45f0:	f043 0310 	orr.w	r3, r3, #16
    45f4:	7363      	strb	r3, [r4, #13]
    45f6:	1b03      	subs	r3, r0, r4
    45f8:	4258      	negs	r0, r3
    45fa:	4158      	adcs	r0, r3
    45fc:	f7ff fc7e 	bl	3efc <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4600:	480c      	ldr	r0, [pc, #48]	; (4634 <z_impl_k_thread_suspend+0x9c>)
    4602:	f7ff f8f9 	bl	37f8 <z_spin_unlock_valid>
    4606:	b940      	cbnz	r0, 461a <z_impl_k_thread_suspend+0x82>
    4608:	490b      	ldr	r1, [pc, #44]	; (4638 <z_impl_k_thread_suspend+0xa0>)
    460a:	480c      	ldr	r0, [pc, #48]	; (463c <z_impl_k_thread_suspend+0xa4>)
    460c:	22ac      	movs	r2, #172	; 0xac
    460e:	f003 fb48 	bl	7ca2 <printk>
    4612:	21ac      	movs	r1, #172	; 0xac
    4614:	4808      	ldr	r0, [pc, #32]	; (4638 <z_impl_k_thread_suspend+0xa0>)
    4616:	f003 fbcf 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    461a:	f386 8811 	msr	BASEPRI, r6
    461e:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    4622:	68ab      	ldr	r3, [r5, #8]
    4624:	42a3      	cmp	r3, r4
    4626:	d103      	bne.n	4630 <z_impl_k_thread_suspend+0x98>
}
    4628:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    462c:	f003 be72 	b.w	8314 <z_reschedule_unlocked>
}
    4630:	bd70      	pop	{r4, r5, r6, pc}
    4632:	bf00      	nop
    4634:	200009f8 	.word	0x200009f8
    4638:	00008a9b 	.word	0x00008a9b
    463c:	00008abd 	.word	0x00008abd
    4640:	200009e4 	.word	0x200009e4
    4644:	200009c4 	.word	0x200009c4

00004648 <k_sched_unlock>:
{
    4648:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    464a:	f04f 0320 	mov.w	r3, #32
    464e:	f3ef 8511 	mrs	r5, BASEPRI
    4652:	f383 8812 	msr	BASEPRI_MAX, r3
    4656:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    465a:	4824      	ldr	r0, [pc, #144]	; (46ec <k_sched_unlock+0xa4>)
    465c:	f7ff f8be 	bl	37dc <z_spin_lock_valid>
    4660:	b940      	cbnz	r0, 4674 <k_sched_unlock+0x2c>
    4662:	4923      	ldr	r1, [pc, #140]	; (46f0 <k_sched_unlock+0xa8>)
    4664:	4823      	ldr	r0, [pc, #140]	; (46f4 <k_sched_unlock+0xac>)
    4666:	2281      	movs	r2, #129	; 0x81
    4668:	f003 fb1b 	bl	7ca2 <printk>
    466c:	2181      	movs	r1, #129	; 0x81
    466e:	4820      	ldr	r0, [pc, #128]	; (46f0 <k_sched_unlock+0xa8>)
    4670:	f003 fba2 	bl	7db8 <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    4674:	4c20      	ldr	r4, [pc, #128]	; (46f8 <k_sched_unlock+0xb0>)
	z_spin_lock_set_owner(l);
    4676:	481d      	ldr	r0, [pc, #116]	; (46ec <k_sched_unlock+0xa4>)
    4678:	f7ff f8cc 	bl	3814 <z_spin_lock_set_owner>
    467c:	68a2      	ldr	r2, [r4, #8]
    467e:	7bd2      	ldrb	r2, [r2, #15]
    4680:	b952      	cbnz	r2, 4698 <k_sched_unlock+0x50>
    4682:	491e      	ldr	r1, [pc, #120]	; (46fc <k_sched_unlock+0xb4>)
    4684:	481b      	ldr	r0, [pc, #108]	; (46f4 <k_sched_unlock+0xac>)
    4686:	f240 3285 	movw	r2, #901	; 0x385
    468a:	f003 fb0a 	bl	7ca2 <printk>
    468e:	f240 3185 	movw	r1, #901	; 0x385
    4692:	481a      	ldr	r0, [pc, #104]	; (46fc <k_sched_unlock+0xb4>)
    4694:	f003 fb90 	bl	7db8 <assert_post_action>
    4698:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    469c:	b153      	cbz	r3, 46b4 <k_sched_unlock+0x6c>
    469e:	4917      	ldr	r1, [pc, #92]	; (46fc <k_sched_unlock+0xb4>)
    46a0:	4814      	ldr	r0, [pc, #80]	; (46f4 <k_sched_unlock+0xac>)
    46a2:	f240 3286 	movw	r2, #902	; 0x386
    46a6:	f003 fafc 	bl	7ca2 <printk>
    46aa:	f240 3186 	movw	r1, #902	; 0x386
    46ae:	4813      	ldr	r0, [pc, #76]	; (46fc <k_sched_unlock+0xb4>)
    46b0:	f003 fb82 	bl	7db8 <assert_post_action>
		++_current->base.sched_locked;
    46b4:	68a2      	ldr	r2, [r4, #8]
		update_cache(0);
    46b6:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    46b8:	7bd3      	ldrb	r3, [r2, #15]
    46ba:	3301      	adds	r3, #1
    46bc:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    46be:	f7ff fc1d 	bl	3efc <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    46c2:	480a      	ldr	r0, [pc, #40]	; (46ec <k_sched_unlock+0xa4>)
    46c4:	f7ff f898 	bl	37f8 <z_spin_unlock_valid>
    46c8:	b940      	cbnz	r0, 46dc <k_sched_unlock+0x94>
    46ca:	4909      	ldr	r1, [pc, #36]	; (46f0 <k_sched_unlock+0xa8>)
    46cc:	4809      	ldr	r0, [pc, #36]	; (46f4 <k_sched_unlock+0xac>)
    46ce:	22ac      	movs	r2, #172	; 0xac
    46d0:	f003 fae7 	bl	7ca2 <printk>
    46d4:	21ac      	movs	r1, #172	; 0xac
    46d6:	4806      	ldr	r0, [pc, #24]	; (46f0 <k_sched_unlock+0xa8>)
    46d8:	f003 fb6e 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    46dc:	f385 8811 	msr	BASEPRI, r5
    46e0:	f3bf 8f6f 	isb	sy
}
    46e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    46e8:	f003 be14 	b.w	8314 <z_reschedule_unlocked>
    46ec:	200009f8 	.word	0x200009f8
    46f0:	00008a9b 	.word	0x00008a9b
    46f4:	00008abd 	.word	0x00008abd
    46f8:	200009c4 	.word	0x200009c4
    46fc:	000098c4 	.word	0x000098c4

00004700 <z_unpend_first_thread>:
{
    4700:	b538      	push	{r3, r4, r5, lr}
    4702:	4604      	mov	r4, r0
	__asm__ volatile(
    4704:	f04f 0320 	mov.w	r3, #32
    4708:	f3ef 8511 	mrs	r5, BASEPRI
    470c:	f383 8812 	msr	BASEPRI_MAX, r3
    4710:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4714:	4816      	ldr	r0, [pc, #88]	; (4770 <z_unpend_first_thread+0x70>)
    4716:	f7ff f861 	bl	37dc <z_spin_lock_valid>
    471a:	b940      	cbnz	r0, 472e <z_unpend_first_thread+0x2e>
    471c:	4915      	ldr	r1, [pc, #84]	; (4774 <z_unpend_first_thread+0x74>)
    471e:	4816      	ldr	r0, [pc, #88]	; (4778 <z_unpend_first_thread+0x78>)
    4720:	2281      	movs	r2, #129	; 0x81
    4722:	f003 fabe 	bl	7ca2 <printk>
    4726:	2181      	movs	r1, #129	; 0x81
    4728:	4812      	ldr	r0, [pc, #72]	; (4774 <z_unpend_first_thread+0x74>)
    472a:	f003 fb45 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    472e:	4810      	ldr	r0, [pc, #64]	; (4770 <z_unpend_first_thread+0x70>)
    4730:	f7ff f870 	bl	3814 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    4734:	4620      	mov	r0, r4
    4736:	f003 fdf7 	bl	8328 <z_priq_dumb_best>
		if (thread != NULL) {
    473a:	4604      	mov	r4, r0
    473c:	b128      	cbz	r0, 474a <z_unpend_first_thread+0x4a>
			unpend_thread_no_timeout(thread);
    473e:	f7ff fbbf 	bl	3ec0 <unpend_thread_no_timeout>
    4742:	f104 0018 	add.w	r0, r4, #24
    4746:	f000 fb27 	bl	4d98 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    474a:	4809      	ldr	r0, [pc, #36]	; (4770 <z_unpend_first_thread+0x70>)
    474c:	f7ff f854 	bl	37f8 <z_spin_unlock_valid>
    4750:	b940      	cbnz	r0, 4764 <z_unpend_first_thread+0x64>
    4752:	4908      	ldr	r1, [pc, #32]	; (4774 <z_unpend_first_thread+0x74>)
    4754:	4808      	ldr	r0, [pc, #32]	; (4778 <z_unpend_first_thread+0x78>)
    4756:	22ac      	movs	r2, #172	; 0xac
    4758:	f003 faa3 	bl	7ca2 <printk>
    475c:	21ac      	movs	r1, #172	; 0xac
    475e:	4805      	ldr	r0, [pc, #20]	; (4774 <z_unpend_first_thread+0x74>)
    4760:	f003 fb2a 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4764:	f385 8811 	msr	BASEPRI, r5
    4768:	f3bf 8f6f 	isb	sy
}
    476c:	4620      	mov	r0, r4
    476e:	bd38      	pop	{r3, r4, r5, pc}
    4770:	200009f8 	.word	0x200009f8
    4774:	00008a9b 	.word	0x00008a9b
    4778:	00008abd 	.word	0x00008abd

0000477c <z_sched_init>:
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    477c:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    477e:	4b04      	ldr	r3, [pc, #16]	; (4790 <z_sched_init+0x14>)
    4780:	4608      	mov	r0, r1
    4782:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    4786:	e9c3 2208 	strd	r2, r2, [r3, #32]
    478a:	f7ff ba9d 	b.w	3cc8 <k_sched_time_slice_set>
    478e:	bf00      	nop
    4790:	200009c4 	.word	0x200009c4

00004794 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    4794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4796:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    479a:	b153      	cbz	r3, 47b2 <z_impl_k_yield+0x1e>
    479c:	4939      	ldr	r1, [pc, #228]	; (4884 <z_impl_k_yield+0xf0>)
    479e:	483a      	ldr	r0, [pc, #232]	; (4888 <z_impl_k_yield+0xf4>)
    47a0:	f240 42dc 	movw	r2, #1244	; 0x4dc
    47a4:	f003 fa7d 	bl	7ca2 <printk>
    47a8:	f240 41dc 	movw	r1, #1244	; 0x4dc
    47ac:	4835      	ldr	r0, [pc, #212]	; (4884 <z_impl_k_yield+0xf0>)
    47ae:	f003 fb03 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    47b2:	f04f 0320 	mov.w	r3, #32
    47b6:	f3ef 8611 	mrs	r6, BASEPRI
    47ba:	f383 8812 	msr	BASEPRI_MAX, r3
    47be:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    47c2:	4832      	ldr	r0, [pc, #200]	; (488c <z_impl_k_yield+0xf8>)
    47c4:	f7ff f80a 	bl	37dc <z_spin_lock_valid>
    47c8:	b940      	cbnz	r0, 47dc <z_impl_k_yield+0x48>
    47ca:	4931      	ldr	r1, [pc, #196]	; (4890 <z_impl_k_yield+0xfc>)
    47cc:	482e      	ldr	r0, [pc, #184]	; (4888 <z_impl_k_yield+0xf4>)
    47ce:	2281      	movs	r2, #129	; 0x81
    47d0:	f003 fa67 	bl	7ca2 <printk>
    47d4:	2181      	movs	r1, #129	; 0x81
    47d6:	482e      	ldr	r0, [pc, #184]	; (4890 <z_impl_k_yield+0xfc>)
    47d8:	f003 faee 	bl	7db8 <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    47dc:	4d2d      	ldr	r5, [pc, #180]	; (4894 <z_impl_k_yield+0x100>)
	z_spin_lock_set_owner(l);
    47de:	482b      	ldr	r0, [pc, #172]	; (488c <z_impl_k_yield+0xf8>)
    47e0:	f7ff f818 	bl	3814 <z_spin_lock_set_owner>
    47e4:	68a9      	ldr	r1, [r5, #8]
	_priq_run_remove(thread_runq(thread), thread);
    47e6:	f105 0020 	add.w	r0, r5, #32
	thread->base.thread_state &= ~_THREAD_QUEUED;
    47ea:	7b4b      	ldrb	r3, [r1, #13]
    47ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    47f0:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    47f2:	f7ff fb47 	bl	3e84 <z_priq_dumb_remove>
	}
	queue_thread(_current);
    47f6:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    47f8:	7b63      	ldrb	r3, [r4, #13]
    47fa:	f063 037f 	orn	r3, r3, #127	; 0x7f
    47fe:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4800:	4b25      	ldr	r3, [pc, #148]	; (4898 <z_impl_k_yield+0x104>)
    4802:	429c      	cmp	r4, r3
    4804:	d108      	bne.n	4818 <z_impl_k_yield+0x84>
    4806:	491f      	ldr	r1, [pc, #124]	; (4884 <z_impl_k_yield+0xf0>)
    4808:	481f      	ldr	r0, [pc, #124]	; (4888 <z_impl_k_yield+0xf4>)
    480a:	22ba      	movs	r2, #186	; 0xba
    480c:	f003 fa49 	bl	7ca2 <printk>
    4810:	21ba      	movs	r1, #186	; 0xba
    4812:	481c      	ldr	r0, [pc, #112]	; (4884 <z_impl_k_yield+0xf0>)
    4814:	f003 fad0 	bl	7db8 <assert_post_action>
	return list->head == list;
    4818:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    481a:	4820      	ldr	r0, [pc, #128]	; (489c <z_impl_k_yield+0x108>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    481c:	6a69      	ldr	r1, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    481e:	4283      	cmp	r3, r0
    4820:	bf08      	it	eq
    4822:	2300      	moveq	r3, #0
    4824:	2b00      	cmp	r3, #0
    4826:	bf38      	it	cc
    4828:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    482a:	b333      	cbz	r3, 487a <z_impl_k_yield+0xe6>
	int32_t b1 = thread_1->base.prio;
    482c:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4830:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    4834:	4297      	cmp	r7, r2
    4836:	d01c      	beq.n	4872 <z_impl_k_yield+0xde>
		return b2 - b1;
    4838:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    483a:	2a00      	cmp	r2, #0
    483c:	dd19      	ble.n	4872 <z_impl_k_yield+0xde>
	sys_dnode_t *const prev = successor->prev;
    483e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4840:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    4844:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4846:	605c      	str	r4, [r3, #4]
	update_cache(1);
    4848:	2001      	movs	r0, #1
    484a:	f7ff fb57 	bl	3efc <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    484e:	480f      	ldr	r0, [pc, #60]	; (488c <z_impl_k_yield+0xf8>)
    4850:	f7fe ffd2 	bl	37f8 <z_spin_unlock_valid>
    4854:	b940      	cbnz	r0, 4868 <z_impl_k_yield+0xd4>
    4856:	490e      	ldr	r1, [pc, #56]	; (4890 <z_impl_k_yield+0xfc>)
    4858:	480b      	ldr	r0, [pc, #44]	; (4888 <z_impl_k_yield+0xf4>)
    485a:	22c3      	movs	r2, #195	; 0xc3
    485c:	f003 fa21 	bl	7ca2 <printk>
    4860:	21c3      	movs	r1, #195	; 0xc3
    4862:	480b      	ldr	r0, [pc, #44]	; (4890 <z_impl_k_yield+0xfc>)
    4864:	f003 faa8 	bl	7db8 <assert_post_action>
    4868:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    486a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    486e:	f7fc bf99 	b.w	17a4 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    4872:	428b      	cmp	r3, r1
    4874:	d001      	beq.n	487a <z_impl_k_yield+0xe6>
    4876:	681b      	ldr	r3, [r3, #0]
    4878:	e7d7      	b.n	482a <z_impl_k_yield+0x96>
	node->prev = tail;
    487a:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    487e:	600c      	str	r4, [r1, #0]
	list->tail = node;
    4880:	626c      	str	r4, [r5, #36]	; 0x24
}
    4882:	e7e1      	b.n	4848 <z_impl_k_yield+0xb4>
    4884:	000098c4 	.word	0x000098c4
    4888:	00008abd 	.word	0x00008abd
    488c:	200009f8 	.word	0x200009f8
    4890:	00008a9b 	.word	0x00008a9b
    4894:	200009c4 	.word	0x200009c4
    4898:	20000130 	.word	0x20000130
    489c:	200009e4 	.word	0x200009e4

000048a0 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    48a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    48a4:	4604      	mov	r4, r0
    48a6:	460d      	mov	r5, r1
    48a8:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    48ac:	b153      	cbz	r3, 48c4 <z_tick_sleep+0x24>
    48ae:	493c      	ldr	r1, [pc, #240]	; (49a0 <z_tick_sleep+0x100>)
    48b0:	483c      	ldr	r0, [pc, #240]	; (49a4 <z_tick_sleep+0x104>)
    48b2:	f44f 629f 	mov.w	r2, #1272	; 0x4f8
    48b6:	f003 f9f4 	bl	7ca2 <printk>
    48ba:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
    48be:	4838      	ldr	r0, [pc, #224]	; (49a0 <z_tick_sleep+0x100>)
    48c0:	f003 fa7a 	bl	7db8 <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    48c4:	ea54 0305 	orrs.w	r3, r4, r5
    48c8:	d104      	bne.n	48d4 <z_tick_sleep+0x34>
	z_impl_k_yield();
    48ca:	f7ff ff63 	bl	4794 <z_impl_k_yield>
		k_yield();
		return 0;
    48ce:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    48d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    48d4:	f06f 0301 	mvn.w	r3, #1
    48d8:	1b1e      	subs	r6, r3, r4
    48da:	f04f 33ff 	mov.w	r3, #4294967295
    48de:	eb63 0705 	sbc.w	r7, r3, r5
    48e2:	2e01      	cmp	r6, #1
    48e4:	f177 0300 	sbcs.w	r3, r7, #0
    48e8:	da56      	bge.n	4998 <z_tick_sleep+0xf8>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    48ea:	f003 fd27 	bl	833c <sys_clock_tick_get_32>
    48ee:	1906      	adds	r6, r0, r4
    48f0:	f04f 0320 	mov.w	r3, #32
    48f4:	f3ef 8811 	mrs	r8, BASEPRI
    48f8:	f383 8812 	msr	BASEPRI_MAX, r3
    48fc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4900:	4829      	ldr	r0, [pc, #164]	; (49a8 <z_tick_sleep+0x108>)
    4902:	f7fe ff6b 	bl	37dc <z_spin_lock_valid>
    4906:	b940      	cbnz	r0, 491a <z_tick_sleep+0x7a>
    4908:	4928      	ldr	r1, [pc, #160]	; (49ac <z_tick_sleep+0x10c>)
    490a:	4826      	ldr	r0, [pc, #152]	; (49a4 <z_tick_sleep+0x104>)
    490c:	2281      	movs	r2, #129	; 0x81
    490e:	f003 f9c8 	bl	7ca2 <printk>
    4912:	2181      	movs	r1, #129	; 0x81
    4914:	4825      	ldr	r0, [pc, #148]	; (49ac <z_tick_sleep+0x10c>)
    4916:	f003 fa4f 	bl	7db8 <assert_post_action>
	pending_current = _current;
    491a:	4f25      	ldr	r7, [pc, #148]	; (49b0 <z_tick_sleep+0x110>)
	z_spin_lock_set_owner(l);
    491c:	4822      	ldr	r0, [pc, #136]	; (49a8 <z_tick_sleep+0x108>)
    491e:	f7fe ff79 	bl	3814 <z_spin_lock_set_owner>
    4922:	68b8      	ldr	r0, [r7, #8]
    4924:	4b23      	ldr	r3, [pc, #140]	; (49b4 <z_tick_sleep+0x114>)
    4926:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    4928:	f7ff fce0 	bl	42ec <unready_thread>
	z_add_thread_timeout(_current, timeout);
    492c:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    492e:	4622      	mov	r2, r4
    4930:	462b      	mov	r3, r5
    4932:	3018      	adds	r0, #24
    4934:	4920      	ldr	r1, [pc, #128]	; (49b8 <z_tick_sleep+0x118>)
    4936:	f000 f975 	bl	4c24 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    493a:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    493c:	481a      	ldr	r0, [pc, #104]	; (49a8 <z_tick_sleep+0x108>)
    493e:	7b53      	ldrb	r3, [r2, #13]
    4940:	f043 0310 	orr.w	r3, r3, #16
    4944:	7353      	strb	r3, [r2, #13]
    4946:	f7fe ff57 	bl	37f8 <z_spin_unlock_valid>
    494a:	b940      	cbnz	r0, 495e <z_tick_sleep+0xbe>
    494c:	4917      	ldr	r1, [pc, #92]	; (49ac <z_tick_sleep+0x10c>)
    494e:	4815      	ldr	r0, [pc, #84]	; (49a4 <z_tick_sleep+0x104>)
    4950:	22c3      	movs	r2, #195	; 0xc3
    4952:	f003 f9a6 	bl	7ca2 <printk>
    4956:	21c3      	movs	r1, #195	; 0xc3
    4958:	4814      	ldr	r0, [pc, #80]	; (49ac <z_tick_sleep+0x10c>)
    495a:	f003 fa2d 	bl	7db8 <assert_post_action>
    495e:	4640      	mov	r0, r8
    4960:	f7fc ff20 	bl	17a4 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    4964:	68bb      	ldr	r3, [r7, #8]
    4966:	7b5b      	ldrb	r3, [r3, #13]
    4968:	06db      	lsls	r3, r3, #27
    496a:	d50a      	bpl.n	4982 <z_tick_sleep+0xe2>
    496c:	490c      	ldr	r1, [pc, #48]	; (49a0 <z_tick_sleep+0x100>)
    496e:	480d      	ldr	r0, [pc, #52]	; (49a4 <z_tick_sleep+0x104>)
    4970:	f240 5219 	movw	r2, #1305	; 0x519
    4974:	f003 f995 	bl	7ca2 <printk>
    4978:	f240 5119 	movw	r1, #1305	; 0x519
    497c:	4808      	ldr	r0, [pc, #32]	; (49a0 <z_tick_sleep+0x100>)
    497e:	f003 fa1b 	bl	7db8 <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4982:	f003 fcdb 	bl	833c <sys_clock_tick_get_32>
    4986:	1a30      	subs	r0, r6, r0
    4988:	eb66 0106 	sbc.w	r1, r6, r6
		return ticks;
    498c:	2801      	cmp	r0, #1
    498e:	f171 0300 	sbcs.w	r3, r1, #0
    4992:	bfb8      	it	lt
    4994:	2000      	movlt	r0, #0
    4996:	e79b      	b.n	48d0 <z_tick_sleep+0x30>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    4998:	f06f 0601 	mvn.w	r6, #1
    499c:	1b36      	subs	r6, r6, r4
    499e:	e7a7      	b.n	48f0 <z_tick_sleep+0x50>
    49a0:	000098c4 	.word	0x000098c4
    49a4:	00008abd 	.word	0x00008abd
    49a8:	200009f8 	.word	0x200009f8
    49ac:	00008a9b 	.word	0x00008a9b
    49b0:	200009c4 	.word	0x200009c4
    49b4:	200009f4 	.word	0x200009f4
    49b8:	0000425d 	.word	0x0000425d

000049bc <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    49bc:	b538      	push	{r3, r4, r5, lr}
    49be:	4604      	mov	r4, r0
    49c0:	460d      	mov	r5, r1
    49c2:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    49c6:	b153      	cbz	r3, 49de <z_impl_k_sleep+0x22>
    49c8:	4911      	ldr	r1, [pc, #68]	; (4a10 <z_impl_k_sleep+0x54>)
    49ca:	4812      	ldr	r0, [pc, #72]	; (4a14 <z_impl_k_sleep+0x58>)
    49cc:	f44f 62a5 	mov.w	r2, #1320	; 0x528
    49d0:	f003 f967 	bl	7ca2 <printk>
    49d4:	f44f 61a5 	mov.w	r1, #1320	; 0x528
    49d8:	480d      	ldr	r0, [pc, #52]	; (4a10 <z_impl_k_sleep+0x54>)
    49da:	f003 f9ed 	bl	7db8 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    49de:	1c6b      	adds	r3, r5, #1
    49e0:	bf08      	it	eq
    49e2:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    49e6:	d106      	bne.n	49f6 <z_impl_k_sleep+0x3a>
		k_thread_suspend(_current);
    49e8:	4b0b      	ldr	r3, [pc, #44]	; (4a18 <z_impl_k_sleep+0x5c>)
    49ea:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    49ec:	f7ff fdd4 	bl	4598 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    49f0:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    49f4:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    49f6:	4620      	mov	r0, r4
    49f8:	4629      	mov	r1, r5
    49fa:	f7ff ff51 	bl	48a0 <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    49fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    4a02:	fb80 3403 	smull	r3, r4, r0, r3
    4a06:	0bd8      	lsrs	r0, r3, #15
    4a08:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    4a0c:	e7f2      	b.n	49f4 <z_impl_k_sleep+0x38>
    4a0e:	bf00      	nop
    4a10:	000098c4 	.word	0x000098c4
    4a14:	00008abd 	.word	0x00008abd
    4a18:	200009c4 	.word	0x200009c4

00004a1c <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    4a1c:	4b01      	ldr	r3, [pc, #4]	; (4a24 <z_impl_z_current_get+0x8>)
    4a1e:	6898      	ldr	r0, [r3, #8]
    4a20:	4770      	bx	lr
    4a22:	bf00      	nop
    4a24:	200009c4 	.word	0x200009c4

00004a28 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    4a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4a2c:	4604      	mov	r4, r0
    4a2e:	f04f 0320 	mov.w	r3, #32
    4a32:	f3ef 8611 	mrs	r6, BASEPRI
    4a36:	f383 8812 	msr	BASEPRI_MAX, r3
    4a3a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4a3e:	483e      	ldr	r0, [pc, #248]	; (4b38 <z_thread_abort+0x110>)
    4a40:	f7fe fecc 	bl	37dc <z_spin_lock_valid>
    4a44:	b940      	cbnz	r0, 4a58 <z_thread_abort+0x30>
    4a46:	493d      	ldr	r1, [pc, #244]	; (4b3c <z_thread_abort+0x114>)
    4a48:	483d      	ldr	r0, [pc, #244]	; (4b40 <z_thread_abort+0x118>)
    4a4a:	2281      	movs	r2, #129	; 0x81
    4a4c:	f003 f929 	bl	7ca2 <printk>
    4a50:	2181      	movs	r1, #129	; 0x81
    4a52:	483a      	ldr	r0, [pc, #232]	; (4b3c <z_thread_abort+0x114>)
    4a54:	f003 f9b0 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    4a58:	4837      	ldr	r0, [pc, #220]	; (4b38 <z_thread_abort+0x110>)
    4a5a:	f7fe fedb 	bl	3814 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4a5e:	7b63      	ldrb	r3, [r4, #13]
    4a60:	071a      	lsls	r2, r3, #28
    4a62:	d512      	bpl.n	4a8a <z_thread_abort+0x62>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4a64:	4834      	ldr	r0, [pc, #208]	; (4b38 <z_thread_abort+0x110>)
    4a66:	f7fe fec7 	bl	37f8 <z_spin_unlock_valid>
    4a6a:	b940      	cbnz	r0, 4a7e <z_thread_abort+0x56>
    4a6c:	4933      	ldr	r1, [pc, #204]	; (4b3c <z_thread_abort+0x114>)
    4a6e:	4834      	ldr	r0, [pc, #208]	; (4b40 <z_thread_abort+0x118>)
    4a70:	22ac      	movs	r2, #172	; 0xac
    4a72:	f003 f916 	bl	7ca2 <printk>
    4a76:	21ac      	movs	r1, #172	; 0xac
    4a78:	4830      	ldr	r0, [pc, #192]	; (4b3c <z_thread_abort+0x114>)
    4a7a:	f003 f99d 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4a7e:	f386 8811 	msr	BASEPRI, r6
    4a82:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4a8a:	f023 0220 	bic.w	r2, r3, #32
    4a8e:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    4a92:	09d2      	lsrs	r2, r2, #7
    4a94:	d138      	bne.n	4b08 <z_thread_abort+0xe0>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4a96:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    4a98:	68a3      	ldr	r3, [r4, #8]
    4a9a:	b113      	cbz	r3, 4aa2 <z_thread_abort+0x7a>
			unpend_thread_no_timeout(thread);
    4a9c:	4620      	mov	r0, r4
    4a9e:	f7ff fa0f 	bl	3ec0 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    4aa2:	f104 0018 	add.w	r0, r4, #24
    4aa6:	f000 f977 	bl	4d98 <z_abort_timeout>
    4aaa:	f04f 0800 	mov.w	r8, #0
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    4aae:	f104 0758 	add.w	r7, r4, #88	; 0x58
	return list->head == list;
    4ab2:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4ab4:	42bd      	cmp	r5, r7
    4ab6:	d000      	beq.n	4aba <z_thread_abort+0x92>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    4ab8:	bb85      	cbnz	r5, 4b1c <z_thread_abort+0xf4>
		update_cache(1);
    4aba:	2001      	movs	r0, #1
    4abc:	f7ff fa1e 	bl	3efc <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    4ac0:	4b20      	ldr	r3, [pc, #128]	; (4b44 <z_thread_abort+0x11c>)
    4ac2:	689b      	ldr	r3, [r3, #8]
    4ac4:	42a3      	cmp	r3, r4
    4ac6:	d1cd      	bne.n	4a64 <z_thread_abort+0x3c>
    4ac8:	f3ef 8305 	mrs	r3, IPSR
    4acc:	2b00      	cmp	r3, #0
    4ace:	d1c9      	bne.n	4a64 <z_thread_abort+0x3c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4ad0:	4819      	ldr	r0, [pc, #100]	; (4b38 <z_thread_abort+0x110>)
    4ad2:	f7fe fe91 	bl	37f8 <z_spin_unlock_valid>
    4ad6:	b940      	cbnz	r0, 4aea <z_thread_abort+0xc2>
    4ad8:	4918      	ldr	r1, [pc, #96]	; (4b3c <z_thread_abort+0x114>)
    4ada:	4819      	ldr	r0, [pc, #100]	; (4b40 <z_thread_abort+0x118>)
    4adc:	22c3      	movs	r2, #195	; 0xc3
    4ade:	f003 f8e0 	bl	7ca2 <printk>
    4ae2:	21c3      	movs	r1, #195	; 0xc3
    4ae4:	4815      	ldr	r0, [pc, #84]	; (4b3c <z_thread_abort+0x114>)
    4ae6:	f003 f967 	bl	7db8 <assert_post_action>
    4aea:	4630      	mov	r0, r6
    4aec:	f7fc fe5a 	bl	17a4 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    4af0:	f240 624b 	movw	r2, #1611	; 0x64b
    4af4:	4914      	ldr	r1, [pc, #80]	; (4b48 <z_thread_abort+0x120>)
    4af6:	4812      	ldr	r0, [pc, #72]	; (4b40 <z_thread_abort+0x118>)
    4af8:	f003 f8d3 	bl	7ca2 <printk>
    4afc:	f240 614b 	movw	r1, #1611	; 0x64b
    4b00:	4811      	ldr	r0, [pc, #68]	; (4b48 <z_thread_abort+0x120>)
    4b02:	f003 f959 	bl	7db8 <assert_post_action>
    4b06:	e7ad      	b.n	4a64 <z_thread_abort+0x3c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4b08:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    4b0c:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    4b10:	4621      	mov	r1, r4
    4b12:	480e      	ldr	r0, [pc, #56]	; (4b4c <z_thread_abort+0x124>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4b14:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4b16:	f7ff f9b5 	bl	3e84 <z_priq_dumb_remove>
}
    4b1a:	e7bd      	b.n	4a98 <z_thread_abort+0x70>
		unpend_thread_no_timeout(thread);
    4b1c:	4628      	mov	r0, r5
    4b1e:	f7ff f9cf 	bl	3ec0 <unpend_thread_no_timeout>
    4b22:	f105 0018 	add.w	r0, r5, #24
    4b26:	f000 f937 	bl	4d98 <z_abort_timeout>
		ready_thread(thread);
    4b2a:	4628      	mov	r0, r5
    4b2c:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
    4b30:	f7ff face 	bl	40d0 <ready_thread>
    4b34:	e7bd      	b.n	4ab2 <z_thread_abort+0x8a>
    4b36:	bf00      	nop
    4b38:	200009f8 	.word	0x200009f8
    4b3c:	00008a9b 	.word	0x00008a9b
    4b40:	00008abd 	.word	0x00008abd
    4b44:	200009c4 	.word	0x200009c4
    4b48:	000098c4 	.word	0x000098c4
    4b4c:	200009e4 	.word	0x200009e4

00004b50 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    4b50:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    4b52:	4806      	ldr	r0, [pc, #24]	; (4b6c <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    4b54:	4a06      	ldr	r2, [pc, #24]	; (4b70 <z_data_copy+0x20>)
    4b56:	4907      	ldr	r1, [pc, #28]	; (4b74 <z_data_copy+0x24>)
    4b58:	1a12      	subs	r2, r2, r0
    4b5a:	f003 f9dd 	bl	7f18 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    4b5e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    4b62:	4a05      	ldr	r2, [pc, #20]	; (4b78 <z_data_copy+0x28>)
    4b64:	4905      	ldr	r1, [pc, #20]	; (4b7c <z_data_copy+0x2c>)
    4b66:	4806      	ldr	r0, [pc, #24]	; (4b80 <z_data_copy+0x30>)
    4b68:	f003 b9d6 	b.w	7f18 <memcpy>
    4b6c:	20000000 	.word	0x20000000
    4b70:	2000012c 	.word	0x2000012c
    4b74:	00009944 	.word	0x00009944
    4b78:	00000000 	.word	0x00000000
    4b7c:	00009944 	.word	0x00009944
    4b80:	20000000 	.word	0x20000000

00004b84 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4b84:	4b03      	ldr	r3, [pc, #12]	; (4b94 <elapsed+0x10>)
    4b86:	681b      	ldr	r3, [r3, #0]
    4b88:	b90b      	cbnz	r3, 4b8e <elapsed+0xa>
    4b8a:	f7fe b847 	b.w	2c1c <sys_clock_elapsed>
}
    4b8e:	2000      	movs	r0, #0
    4b90:	4770      	bx	lr
    4b92:	bf00      	nop
    4b94:	20000a04 	.word	0x20000a04

00004b98 <remove_timeout>:
{
    4b98:	b530      	push	{r4, r5, lr}
    4b9a:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4b9c:	b168      	cbz	r0, 4bba <remove_timeout+0x22>
    4b9e:	4a0a      	ldr	r2, [pc, #40]	; (4bc8 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    4ba0:	6852      	ldr	r2, [r2, #4]
    4ba2:	4290      	cmp	r0, r2
    4ba4:	d009      	beq.n	4bba <remove_timeout+0x22>
	if (next(t) != NULL) {
    4ba6:	b143      	cbz	r3, 4bba <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    4ba8:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    4bac:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    4bb0:	1912      	adds	r2, r2, r4
    4bb2:	eb45 0101 	adc.w	r1, r5, r1
    4bb6:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    4bba:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    4bbc:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4bbe:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4bc0:	2300      	movs	r3, #0
	node->prev = NULL;
    4bc2:	e9c0 3300 	strd	r3, r3, [r0]
}
    4bc6:	bd30      	pop	{r4, r5, pc}
    4bc8:	20000054 	.word	0x20000054

00004bcc <next_timeout>:

static int32_t next_timeout(void)
{
    4bcc:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    4bce:	4b13      	ldr	r3, [pc, #76]	; (4c1c <next_timeout+0x50>)
    4bd0:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4bd2:	429c      	cmp	r4, r3
    4bd4:	bf08      	it	eq
    4bd6:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    4bd8:	f7ff ffd4 	bl	4b84 <elapsed>
    4bdc:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    4bde:	b1bc      	cbz	r4, 4c10 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    4be0:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    4be4:	1b40      	subs	r0, r0, r5
    4be6:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    4bea:	2801      	cmp	r0, #1
    4bec:	f171 0300 	sbcs.w	r3, r1, #0
    4bf0:	db11      	blt.n	4c16 <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    4bf2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    4bf6:	2300      	movs	r3, #0
    4bf8:	4282      	cmp	r2, r0
    4bfa:	eb73 0401 	sbcs.w	r4, r3, r1
    4bfe:	da00      	bge.n	4c02 <next_timeout+0x36>
    4c00:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4c02:	4b07      	ldr	r3, [pc, #28]	; (4c20 <next_timeout+0x54>)
    4c04:	691b      	ldr	r3, [r3, #16]
    4c06:	b113      	cbz	r3, 4c0e <next_timeout+0x42>
    4c08:	4298      	cmp	r0, r3
    4c0a:	bfa8      	it	ge
    4c0c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    4c0e:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    4c10:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    4c14:	e7f5      	b.n	4c02 <next_timeout+0x36>
    4c16:	2000      	movs	r0, #0
    4c18:	e7f3      	b.n	4c02 <next_timeout+0x36>
    4c1a:	bf00      	nop
    4c1c:	20000054 	.word	0x20000054
    4c20:	200009c4 	.word	0x200009c4

00004c24 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    4c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4c28:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4c2a:	1c6b      	adds	r3, r5, #1
    4c2c:	bf08      	it	eq
    4c2e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    4c32:	4682      	mov	sl, r0
    4c34:	468b      	mov	fp, r1
    4c36:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4c38:	f000 809c 	beq.w	4d74 <z_add_timeout+0x150>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    4c3c:	6803      	ldr	r3, [r0, #0]
    4c3e:	b143      	cbz	r3, 4c52 <z_add_timeout+0x2e>
    4c40:	494e      	ldr	r1, [pc, #312]	; (4d7c <z_add_timeout+0x158>)
    4c42:	484f      	ldr	r0, [pc, #316]	; (4d80 <z_add_timeout+0x15c>)
    4c44:	225d      	movs	r2, #93	; 0x5d
    4c46:	f003 f82c 	bl	7ca2 <printk>
    4c4a:	215d      	movs	r1, #93	; 0x5d
    4c4c:	484b      	ldr	r0, [pc, #300]	; (4d7c <z_add_timeout+0x158>)
    4c4e:	f003 f8b3 	bl	7db8 <assert_post_action>
	to->fn = fn;
    4c52:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    4c56:	f04f 0320 	mov.w	r3, #32
    4c5a:	f3ef 8b11 	mrs	fp, BASEPRI
    4c5e:	f383 8812 	msr	BASEPRI_MAX, r3
    4c62:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4c66:	4847      	ldr	r0, [pc, #284]	; (4d84 <z_add_timeout+0x160>)
    4c68:	f7fe fdb8 	bl	37dc <z_spin_lock_valid>
    4c6c:	b940      	cbnz	r0, 4c80 <z_add_timeout+0x5c>
    4c6e:	4946      	ldr	r1, [pc, #280]	; (4d88 <z_add_timeout+0x164>)
    4c70:	4843      	ldr	r0, [pc, #268]	; (4d80 <z_add_timeout+0x15c>)
    4c72:	2281      	movs	r2, #129	; 0x81
    4c74:	f003 f815 	bl	7ca2 <printk>
    4c78:	2181      	movs	r1, #129	; 0x81
    4c7a:	4843      	ldr	r0, [pc, #268]	; (4d88 <z_add_timeout+0x164>)
    4c7c:	f003 f89c 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    4c80:	4840      	ldr	r0, [pc, #256]	; (4d84 <z_add_timeout+0x160>)
    4c82:	f7fe fdc7 	bl	3814 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    4c86:	f06f 0301 	mvn.w	r3, #1
    4c8a:	f04f 32ff 	mov.w	r2, #4294967295
    4c8e:	ebb3 0804 	subs.w	r8, r3, r4
    4c92:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4c96:	f1b8 0f00 	cmp.w	r8, #0
    4c9a:	f179 0100 	sbcs.w	r1, r9, #0
    4c9e:	db1c      	blt.n	4cda <z_add_timeout+0xb6>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    4ca0:	483a      	ldr	r0, [pc, #232]	; (4d8c <z_add_timeout+0x168>)
    4ca2:	e9d0 1000 	ldrd	r1, r0, [r0]
    4ca6:	1a5b      	subs	r3, r3, r1
    4ca8:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    4cac:	1b1e      	subs	r6, r3, r4
    4cae:	eb62 0705 	sbc.w	r7, r2, r5
    4cb2:	2e01      	cmp	r6, #1
    4cb4:	f177 0300 	sbcs.w	r3, r7, #0
    4cb8:	bfbc      	itt	lt
    4cba:	2601      	movlt	r6, #1
    4cbc:	2700      	movlt	r7, #0
    4cbe:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    4cc2:	4a33      	ldr	r2, [pc, #204]	; (4d90 <z_add_timeout+0x16c>)
    4cc4:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4cc8:	4293      	cmp	r3, r2
    4cca:	d11d      	bne.n	4d08 <z_add_timeout+0xe4>
	node->prev = tail;
    4ccc:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    4cd0:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    4cd4:	f8c2 a004 	str.w	sl, [r2, #4]
}
    4cd8:	e02c      	b.n	4d34 <z_add_timeout+0x110>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    4cda:	f7ff ff53 	bl	4b84 <elapsed>
    4cde:	1c63      	adds	r3, r4, #1
    4ce0:	9300      	str	r3, [sp, #0]
    4ce2:	f145 0300 	adc.w	r3, r5, #0
    4ce6:	9301      	str	r3, [sp, #4]
    4ce8:	e9dd 2300 	ldrd	r2, r3, [sp]
    4cec:	1812      	adds	r2, r2, r0
    4cee:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    4cf2:	e9ca 2304 	strd	r2, r3, [sl, #16]
    4cf6:	e7e4      	b.n	4cc2 <z_add_timeout+0x9e>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    4cf8:	1be0      	subs	r0, r4, r7
    4cfa:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    4cfe:	42b3      	cmp	r3, r6
    4d00:	e9ca 0104 	strd	r0, r1, [sl, #16]
    4d04:	d0e2      	beq.n	4ccc <z_add_timeout+0xa8>
    4d06:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    4d08:	2b00      	cmp	r3, #0
    4d0a:	d0df      	beq.n	4ccc <z_add_timeout+0xa8>
			if (t->dticks > to->dticks) {
    4d0c:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    4d10:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    4d14:	42bc      	cmp	r4, r7
    4d16:	eb75 0108 	sbcs.w	r1, r5, r8
    4d1a:	daed      	bge.n	4cf8 <z_add_timeout+0xd4>
				t->dticks -= to->dticks;
    4d1c:	1b38      	subs	r0, r7, r4
    4d1e:	eb68 0105 	sbc.w	r1, r8, r5
    4d22:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    4d26:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    4d28:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    4d2c:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    4d30:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    4d34:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4d36:	4293      	cmp	r3, r2
    4d38:	d00b      	beq.n	4d52 <z_add_timeout+0x12e>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4d3a:	459a      	cmp	sl, r3
    4d3c:	d109      	bne.n	4d52 <z_add_timeout+0x12e>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    4d3e:	f7ff ff45 	bl	4bcc <next_timeout>

			if (next_time == 0 ||
    4d42:	b118      	cbz	r0, 4d4c <z_add_timeout+0x128>
			    _current_cpu->slice_ticks != next_time) {
    4d44:	4b13      	ldr	r3, [pc, #76]	; (4d94 <z_add_timeout+0x170>)
			if (next_time == 0 ||
    4d46:	691b      	ldr	r3, [r3, #16]
    4d48:	4283      	cmp	r3, r0
    4d4a:	d002      	beq.n	4d52 <z_add_timeout+0x12e>
				sys_clock_set_timeout(next_time, false);
    4d4c:	2100      	movs	r1, #0
    4d4e:	f7fd fedd 	bl	2b0c <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4d52:	480c      	ldr	r0, [pc, #48]	; (4d84 <z_add_timeout+0x160>)
    4d54:	f7fe fd50 	bl	37f8 <z_spin_unlock_valid>
    4d58:	b940      	cbnz	r0, 4d6c <z_add_timeout+0x148>
    4d5a:	490b      	ldr	r1, [pc, #44]	; (4d88 <z_add_timeout+0x164>)
    4d5c:	4808      	ldr	r0, [pc, #32]	; (4d80 <z_add_timeout+0x15c>)
    4d5e:	22ac      	movs	r2, #172	; 0xac
    4d60:	f002 ff9f 	bl	7ca2 <printk>
    4d64:	21ac      	movs	r1, #172	; 0xac
    4d66:	4808      	ldr	r0, [pc, #32]	; (4d88 <z_add_timeout+0x164>)
    4d68:	f003 f826 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4d6c:	f38b 8811 	msr	BASEPRI, fp
    4d70:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4d74:	b003      	add	sp, #12
    4d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4d7a:	bf00      	nop
    4d7c:	000098e6 	.word	0x000098e6
    4d80:	00008abd 	.word	0x00008abd
    4d84:	20000a08 	.word	0x20000a08
    4d88:	00008a9b 	.word	0x00008a9b
    4d8c:	20000230 	.word	0x20000230
    4d90:	20000054 	.word	0x20000054
    4d94:	200009c4 	.word	0x200009c4

00004d98 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    4d98:	b538      	push	{r3, r4, r5, lr}
    4d9a:	4604      	mov	r4, r0
	__asm__ volatile(
    4d9c:	f04f 0320 	mov.w	r3, #32
    4da0:	f3ef 8511 	mrs	r5, BASEPRI
    4da4:	f383 8812 	msr	BASEPRI_MAX, r3
    4da8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4dac:	4815      	ldr	r0, [pc, #84]	; (4e04 <z_abort_timeout+0x6c>)
    4dae:	f7fe fd15 	bl	37dc <z_spin_lock_valid>
    4db2:	b940      	cbnz	r0, 4dc6 <z_abort_timeout+0x2e>
    4db4:	4914      	ldr	r1, [pc, #80]	; (4e08 <z_abort_timeout+0x70>)
    4db6:	4815      	ldr	r0, [pc, #84]	; (4e0c <z_abort_timeout+0x74>)
    4db8:	2281      	movs	r2, #129	; 0x81
    4dba:	f002 ff72 	bl	7ca2 <printk>
    4dbe:	2181      	movs	r1, #129	; 0x81
    4dc0:	4811      	ldr	r0, [pc, #68]	; (4e08 <z_abort_timeout+0x70>)
    4dc2:	f002 fff9 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    4dc6:	480f      	ldr	r0, [pc, #60]	; (4e04 <z_abort_timeout+0x6c>)
    4dc8:	f7fe fd24 	bl	3814 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    4dcc:	6823      	ldr	r3, [r4, #0]
    4dce:	b1b3      	cbz	r3, 4dfe <z_abort_timeout+0x66>
			remove_timeout(to);
    4dd0:	4620      	mov	r0, r4
    4dd2:	f7ff fee1 	bl	4b98 <remove_timeout>
			ret = 0;
    4dd6:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4dd8:	480a      	ldr	r0, [pc, #40]	; (4e04 <z_abort_timeout+0x6c>)
    4dda:	f7fe fd0d 	bl	37f8 <z_spin_unlock_valid>
    4dde:	b940      	cbnz	r0, 4df2 <z_abort_timeout+0x5a>
    4de0:	4909      	ldr	r1, [pc, #36]	; (4e08 <z_abort_timeout+0x70>)
    4de2:	480a      	ldr	r0, [pc, #40]	; (4e0c <z_abort_timeout+0x74>)
    4de4:	22ac      	movs	r2, #172	; 0xac
    4de6:	f002 ff5c 	bl	7ca2 <printk>
    4dea:	21ac      	movs	r1, #172	; 0xac
    4dec:	4806      	ldr	r0, [pc, #24]	; (4e08 <z_abort_timeout+0x70>)
    4dee:	f002 ffe3 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4df2:	f385 8811 	msr	BASEPRI, r5
    4df6:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    4dfa:	4620      	mov	r0, r4
    4dfc:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    4dfe:	f06f 0415 	mvn.w	r4, #21
    4e02:	e7e9      	b.n	4dd8 <z_abort_timeout+0x40>
    4e04:	20000a08 	.word	0x20000a08
    4e08:	00008a9b 	.word	0x00008a9b
    4e0c:	00008abd 	.word	0x00008abd

00004e10 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    4e10:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    4e12:	f04f 0320 	mov.w	r3, #32
    4e16:	f3ef 8511 	mrs	r5, BASEPRI
    4e1a:	f383 8812 	msr	BASEPRI_MAX, r3
    4e1e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4e22:	4813      	ldr	r0, [pc, #76]	; (4e70 <z_get_next_timeout_expiry+0x60>)
    4e24:	f7fe fcda 	bl	37dc <z_spin_lock_valid>
    4e28:	b940      	cbnz	r0, 4e3c <z_get_next_timeout_expiry+0x2c>
    4e2a:	4912      	ldr	r1, [pc, #72]	; (4e74 <z_get_next_timeout_expiry+0x64>)
    4e2c:	4812      	ldr	r0, [pc, #72]	; (4e78 <z_get_next_timeout_expiry+0x68>)
    4e2e:	2281      	movs	r2, #129	; 0x81
    4e30:	f002 ff37 	bl	7ca2 <printk>
    4e34:	2181      	movs	r1, #129	; 0x81
    4e36:	480f      	ldr	r0, [pc, #60]	; (4e74 <z_get_next_timeout_expiry+0x64>)
    4e38:	f002 ffbe 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    4e3c:	480c      	ldr	r0, [pc, #48]	; (4e70 <z_get_next_timeout_expiry+0x60>)
    4e3e:	f7fe fce9 	bl	3814 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    4e42:	f7ff fec3 	bl	4bcc <next_timeout>
    4e46:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4e48:	4809      	ldr	r0, [pc, #36]	; (4e70 <z_get_next_timeout_expiry+0x60>)
    4e4a:	f7fe fcd5 	bl	37f8 <z_spin_unlock_valid>
    4e4e:	b940      	cbnz	r0, 4e62 <z_get_next_timeout_expiry+0x52>
    4e50:	4908      	ldr	r1, [pc, #32]	; (4e74 <z_get_next_timeout_expiry+0x64>)
    4e52:	4809      	ldr	r0, [pc, #36]	; (4e78 <z_get_next_timeout_expiry+0x68>)
    4e54:	22ac      	movs	r2, #172	; 0xac
    4e56:	f002 ff24 	bl	7ca2 <printk>
    4e5a:	21ac      	movs	r1, #172	; 0xac
    4e5c:	4805      	ldr	r0, [pc, #20]	; (4e74 <z_get_next_timeout_expiry+0x64>)
    4e5e:	f002 ffab 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4e62:	f385 8811 	msr	BASEPRI, r5
    4e66:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    4e6a:	4620      	mov	r0, r4
    4e6c:	bd38      	pop	{r3, r4, r5, pc}
    4e6e:	bf00      	nop
    4e70:	20000a08 	.word	0x20000a08
    4e74:	00008a9b 	.word	0x00008a9b
    4e78:	00008abd 	.word	0x00008abd

00004e7c <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    4e7c:	b570      	push	{r4, r5, r6, lr}
    4e7e:	4604      	mov	r4, r0
    4e80:	460d      	mov	r5, r1
	__asm__ volatile(
    4e82:	f04f 0320 	mov.w	r3, #32
    4e86:	f3ef 8611 	mrs	r6, BASEPRI
    4e8a:	f383 8812 	msr	BASEPRI_MAX, r3
    4e8e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4e92:	4816      	ldr	r0, [pc, #88]	; (4eec <z_set_timeout_expiry+0x70>)
    4e94:	f7fe fca2 	bl	37dc <z_spin_lock_valid>
    4e98:	b940      	cbnz	r0, 4eac <z_set_timeout_expiry+0x30>
    4e9a:	4915      	ldr	r1, [pc, #84]	; (4ef0 <z_set_timeout_expiry+0x74>)
    4e9c:	4815      	ldr	r0, [pc, #84]	; (4ef4 <z_set_timeout_expiry+0x78>)
    4e9e:	2281      	movs	r2, #129	; 0x81
    4ea0:	f002 feff 	bl	7ca2 <printk>
    4ea4:	2181      	movs	r1, #129	; 0x81
    4ea6:	4812      	ldr	r0, [pc, #72]	; (4ef0 <z_set_timeout_expiry+0x74>)
    4ea8:	f002 ff86 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    4eac:	480f      	ldr	r0, [pc, #60]	; (4eec <z_set_timeout_expiry+0x70>)
    4eae:	f7fe fcb1 	bl	3814 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    4eb2:	f7ff fe8b 	bl	4bcc <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    4eb6:	2801      	cmp	r0, #1
    4eb8:	dd05      	ble.n	4ec6 <z_set_timeout_expiry+0x4a>
    4eba:	42a0      	cmp	r0, r4
    4ebc:	db03      	blt.n	4ec6 <z_set_timeout_expiry+0x4a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    4ebe:	4629      	mov	r1, r5
    4ec0:	4620      	mov	r0, r4
    4ec2:	f7fd fe23 	bl	2b0c <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4ec6:	4809      	ldr	r0, [pc, #36]	; (4eec <z_set_timeout_expiry+0x70>)
    4ec8:	f7fe fc96 	bl	37f8 <z_spin_unlock_valid>
    4ecc:	b940      	cbnz	r0, 4ee0 <z_set_timeout_expiry+0x64>
    4ece:	4908      	ldr	r1, [pc, #32]	; (4ef0 <z_set_timeout_expiry+0x74>)
    4ed0:	4808      	ldr	r0, [pc, #32]	; (4ef4 <z_set_timeout_expiry+0x78>)
    4ed2:	22ac      	movs	r2, #172	; 0xac
    4ed4:	f002 fee5 	bl	7ca2 <printk>
    4ed8:	21ac      	movs	r1, #172	; 0xac
    4eda:	4805      	ldr	r0, [pc, #20]	; (4ef0 <z_set_timeout_expiry+0x74>)
    4edc:	f002 ff6c 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4ee0:	f386 8811 	msr	BASEPRI, r6
    4ee4:	f3bf 8f6f 	isb	sy
		}
	}
}
    4ee8:	bd70      	pop	{r4, r5, r6, pc}
    4eea:	bf00      	nop
    4eec:	20000a08 	.word	0x20000a08
    4ef0:	00008a9b 	.word	0x00008a9b
    4ef4:	00008abd 	.word	0x00008abd

00004ef8 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    4ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4efc:	b085      	sub	sp, #20
    4efe:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    4f00:	f7ff f880 	bl	4004 <z_time_slice>
	__asm__ volatile(
    4f04:	f04f 0320 	mov.w	r3, #32
    4f08:	f3ef 8911 	mrs	r9, BASEPRI
    4f0c:	f383 8812 	msr	BASEPRI_MAX, r3
    4f10:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4f14:	484c      	ldr	r0, [pc, #304]	; (5048 <sys_clock_announce+0x150>)
    4f16:	f7fe fc61 	bl	37dc <z_spin_lock_valid>
    4f1a:	b940      	cbnz	r0, 4f2e <sys_clock_announce+0x36>
    4f1c:	494b      	ldr	r1, [pc, #300]	; (504c <sys_clock_announce+0x154>)
    4f1e:	484c      	ldr	r0, [pc, #304]	; (5050 <sys_clock_announce+0x158>)
    4f20:	2281      	movs	r2, #129	; 0x81
    4f22:	f002 febe 	bl	7ca2 <printk>
    4f26:	2181      	movs	r1, #129	; 0x81
    4f28:	4848      	ldr	r0, [pc, #288]	; (504c <sys_clock_announce+0x154>)
    4f2a:	f002 ff45 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    4f2e:	4f49      	ldr	r7, [pc, #292]	; (5054 <sys_clock_announce+0x15c>)
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    4f30:	4e49      	ldr	r6, [pc, #292]	; (5058 <sys_clock_announce+0x160>)
    4f32:	46bb      	mov	fp, r7
    4f34:	4844      	ldr	r0, [pc, #272]	; (5048 <sys_clock_announce+0x150>)
	return list->head == list;
    4f36:	f8df a124 	ldr.w	sl, [pc, #292]	; 505c <sys_clock_announce+0x164>
    4f3a:	f7fe fc6b 	bl	3814 <z_spin_lock_set_owner>
    4f3e:	6034      	str	r4, [r6, #0]
    4f40:	f8d6 c000 	ldr.w	ip, [r6]
    4f44:	f8da 8000 	ldr.w	r8, [sl]
    4f48:	4662      	mov	r2, ip
    4f4a:	e9d7 3400 	ldrd	r3, r4, [r7]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4f4e:	45d0      	cmp	r8, sl
    4f50:	e9cd 3402 	strd	r3, r4, [sp, #8]
    4f54:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4f58:	e9cd 2300 	strd	r2, r3, [sp]
    4f5c:	d011      	beq.n	4f82 <sys_clock_announce+0x8a>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    4f5e:	f1b8 0f00 	cmp.w	r8, #0
    4f62:	d00e      	beq.n	4f82 <sys_clock_announce+0x8a>
    4f64:	e9d8 1204 	ldrd	r1, r2, [r8, #16]
    4f68:	e9dd 3400 	ldrd	r3, r4, [sp]
    4f6c:	428b      	cmp	r3, r1
    4f6e:	eb74 0302 	sbcs.w	r3, r4, r2
    4f72:	da2a      	bge.n	4fca <sys_clock_announce+0xd2>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    4f74:	9b00      	ldr	r3, [sp, #0]
    4f76:	1ac8      	subs	r0, r1, r3
    4f78:	9b01      	ldr	r3, [sp, #4]
    4f7a:	eb62 0103 	sbc.w	r1, r2, r3
    4f7e:	e9c8 0104 	strd	r0, r1, [r8, #16]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
    4f82:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    4f84:	9b00      	ldr	r3, [sp, #0]
    4f86:	9a02      	ldr	r2, [sp, #8]
    4f88:	9903      	ldr	r1, [sp, #12]
    4f8a:	189a      	adds	r2, r3, r2
    4f8c:	9b01      	ldr	r3, [sp, #4]
	announce_remaining = 0;
    4f8e:	6034      	str	r4, [r6, #0]
	curr_tick += announce_remaining;
    4f90:	eb41 0303 	adc.w	r3, r1, r3
    4f94:	e9cb 2300 	strd	r2, r3, [fp]

	sys_clock_set_timeout(next_timeout(), false);
    4f98:	f7ff fe18 	bl	4bcc <next_timeout>
    4f9c:	4621      	mov	r1, r4
    4f9e:	f7fd fdb5 	bl	2b0c <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4fa2:	4829      	ldr	r0, [pc, #164]	; (5048 <sys_clock_announce+0x150>)
    4fa4:	f7fe fc28 	bl	37f8 <z_spin_unlock_valid>
    4fa8:	b940      	cbnz	r0, 4fbc <sys_clock_announce+0xc4>
    4faa:	4928      	ldr	r1, [pc, #160]	; (504c <sys_clock_announce+0x154>)
    4fac:	4828      	ldr	r0, [pc, #160]	; (5050 <sys_clock_announce+0x158>)
    4fae:	22ac      	movs	r2, #172	; 0xac
    4fb0:	f002 fe77 	bl	7ca2 <printk>
    4fb4:	21ac      	movs	r1, #172	; 0xac
    4fb6:	4825      	ldr	r0, [pc, #148]	; (504c <sys_clock_announce+0x154>)
    4fb8:	f002 fefe 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    4fbc:	f389 8811 	msr	BASEPRI, r9
    4fc0:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4fc4:	b005      	add	sp, #20
    4fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		t->dticks = 0;
    4fca:	2200      	movs	r2, #0
		curr_tick += dt;
    4fcc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
		t->dticks = 0;
    4fd0:	2300      	movs	r3, #0
		curr_tick += dt;
    4fd2:	1864      	adds	r4, r4, r1
		announce_remaining -= dt;
    4fd4:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    4fd8:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
		announce_remaining -= dt;
    4fdc:	6030      	str	r0, [r6, #0]
		t->dticks = 0;
    4fde:	e9c8 2304 	strd	r2, r3, [r8, #16]
		remove_timeout(t);
    4fe2:	4640      	mov	r0, r8
		curr_tick += dt;
    4fe4:	e9c7 4500 	strd	r4, r5, [r7]
		remove_timeout(t);
    4fe8:	f7ff fdd6 	bl	4b98 <remove_timeout>
    4fec:	4816      	ldr	r0, [pc, #88]	; (5048 <sys_clock_announce+0x150>)
    4fee:	f7fe fc03 	bl	37f8 <z_spin_unlock_valid>
    4ff2:	b940      	cbnz	r0, 5006 <sys_clock_announce+0x10e>
    4ff4:	4915      	ldr	r1, [pc, #84]	; (504c <sys_clock_announce+0x154>)
    4ff6:	4816      	ldr	r0, [pc, #88]	; (5050 <sys_clock_announce+0x158>)
    4ff8:	22ac      	movs	r2, #172	; 0xac
    4ffa:	f002 fe52 	bl	7ca2 <printk>
    4ffe:	21ac      	movs	r1, #172	; 0xac
    5000:	4812      	ldr	r0, [pc, #72]	; (504c <sys_clock_announce+0x154>)
    5002:	f002 fed9 	bl	7db8 <assert_post_action>
    5006:	f389 8811 	msr	BASEPRI, r9
    500a:	f3bf 8f6f 	isb	sy
		t->fn(t);
    500e:	4640      	mov	r0, r8
    5010:	f8d8 3008 	ldr.w	r3, [r8, #8]
    5014:	4798      	blx	r3
	__asm__ volatile(
    5016:	f04f 0320 	mov.w	r3, #32
    501a:	f3ef 8911 	mrs	r9, BASEPRI
    501e:	f383 8812 	msr	BASEPRI_MAX, r3
    5022:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5026:	4808      	ldr	r0, [pc, #32]	; (5048 <sys_clock_announce+0x150>)
    5028:	f7fe fbd8 	bl	37dc <z_spin_lock_valid>
    502c:	b940      	cbnz	r0, 5040 <sys_clock_announce+0x148>
    502e:	4907      	ldr	r1, [pc, #28]	; (504c <sys_clock_announce+0x154>)
    5030:	4807      	ldr	r0, [pc, #28]	; (5050 <sys_clock_announce+0x158>)
    5032:	2281      	movs	r2, #129	; 0x81
    5034:	f002 fe35 	bl	7ca2 <printk>
    5038:	2181      	movs	r1, #129	; 0x81
    503a:	4804      	ldr	r0, [pc, #16]	; (504c <sys_clock_announce+0x154>)
    503c:	f002 febc 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    5040:	4801      	ldr	r0, [pc, #4]	; (5048 <sys_clock_announce+0x150>)
    5042:	f7fe fbe7 	bl	3814 <z_spin_lock_set_owner>
	return k;
    5046:	e77b      	b.n	4f40 <sys_clock_announce+0x48>
    5048:	20000a08 	.word	0x20000a08
    504c:	00008a9b 	.word	0x00008a9b
    5050:	00008abd 	.word	0x00008abd
    5054:	20000230 	.word	0x20000230
    5058:	20000a04 	.word	0x20000a04
    505c:	20000054 	.word	0x20000054

00005060 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    5060:	b570      	push	{r4, r5, r6, lr}
    5062:	f04f 0320 	mov.w	r3, #32
    5066:	f3ef 8611 	mrs	r6, BASEPRI
    506a:	f383 8812 	msr	BASEPRI_MAX, r3
    506e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5072:	4816      	ldr	r0, [pc, #88]	; (50cc <sys_clock_tick_get+0x6c>)
    5074:	f7fe fbb2 	bl	37dc <z_spin_lock_valid>
    5078:	b940      	cbnz	r0, 508c <sys_clock_tick_get+0x2c>
    507a:	4915      	ldr	r1, [pc, #84]	; (50d0 <sys_clock_tick_get+0x70>)
    507c:	4815      	ldr	r0, [pc, #84]	; (50d4 <sys_clock_tick_get+0x74>)
    507e:	2281      	movs	r2, #129	; 0x81
    5080:	f002 fe0f 	bl	7ca2 <printk>
    5084:	2181      	movs	r1, #129	; 0x81
    5086:	4812      	ldr	r0, [pc, #72]	; (50d0 <sys_clock_tick_get+0x70>)
    5088:	f002 fe96 	bl	7db8 <assert_post_action>
	z_spin_lock_set_owner(l);
    508c:	480f      	ldr	r0, [pc, #60]	; (50cc <sys_clock_tick_get+0x6c>)
    508e:	f7fe fbc1 	bl	3814 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    5092:	f7fd fdc3 	bl	2c1c <sys_clock_elapsed>
    5096:	4b10      	ldr	r3, [pc, #64]	; (50d8 <sys_clock_tick_get+0x78>)
    5098:	e9d3 4500 	ldrd	r4, r5, [r3]
    509c:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    509e:	480b      	ldr	r0, [pc, #44]	; (50cc <sys_clock_tick_get+0x6c>)
    50a0:	f145 0500 	adc.w	r5, r5, #0
    50a4:	f7fe fba8 	bl	37f8 <z_spin_unlock_valid>
    50a8:	b940      	cbnz	r0, 50bc <sys_clock_tick_get+0x5c>
    50aa:	4909      	ldr	r1, [pc, #36]	; (50d0 <sys_clock_tick_get+0x70>)
    50ac:	4809      	ldr	r0, [pc, #36]	; (50d4 <sys_clock_tick_get+0x74>)
    50ae:	22ac      	movs	r2, #172	; 0xac
    50b0:	f002 fdf7 	bl	7ca2 <printk>
    50b4:	21ac      	movs	r1, #172	; 0xac
    50b6:	4806      	ldr	r0, [pc, #24]	; (50d0 <sys_clock_tick_get+0x70>)
    50b8:	f002 fe7e 	bl	7db8 <assert_post_action>
	__asm__ volatile(
    50bc:	f386 8811 	msr	BASEPRI, r6
    50c0:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    50c4:	4620      	mov	r0, r4
    50c6:	4629      	mov	r1, r5
    50c8:	bd70      	pop	{r4, r5, r6, pc}
    50ca:	bf00      	nop
    50cc:	20000a08 	.word	0x20000a08
    50d0:	00008a9b 	.word	0x00008a9b
    50d4:	00008abd 	.word	0x00008abd
    50d8:	20000230 	.word	0x20000230

000050dc <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    50dc:	4a02      	ldr	r2, [pc, #8]	; (50e8 <boot_banner+0xc>)
    50de:	4903      	ldr	r1, [pc, #12]	; (50ec <boot_banner+0x10>)
    50e0:	4803      	ldr	r0, [pc, #12]	; (50f0 <boot_banner+0x14>)
    50e2:	f002 bdde 	b.w	7ca2 <printk>
    50e6:	bf00      	nop
    50e8:	00008ae0 	.word	0x00008ae0
    50ec:	0000990a 	.word	0x0000990a
    50f0:	00009919 	.word	0x00009919

000050f4 <nrf_cc3xx_platform_init>:
    50f4:	b510      	push	{r4, lr}
    50f6:	4c0c      	ldr	r4, [pc, #48]	; (5128 <nrf_cc3xx_platform_init+0x34>)
    50f8:	6823      	ldr	r3, [r4, #0]
    50fa:	b113      	cbz	r3, 5102 <nrf_cc3xx_platform_init+0xe>
    50fc:	4b0b      	ldr	r3, [pc, #44]	; (512c <nrf_cc3xx_platform_init+0x38>)
    50fe:	681b      	ldr	r3, [r3, #0]
    5100:	b92b      	cbnz	r3, 510e <nrf_cc3xx_platform_init+0x1a>
    5102:	f000 fe73 	bl	5dec <CC_LibInit>
    5106:	b930      	cbnz	r0, 5116 <nrf_cc3xx_platform_init+0x22>
    5108:	2201      	movs	r2, #1
    510a:	4b08      	ldr	r3, [pc, #32]	; (512c <nrf_cc3xx_platform_init+0x38>)
    510c:	601a      	str	r2, [r3, #0]
    510e:	2301      	movs	r3, #1
    5110:	2000      	movs	r0, #0
    5112:	6023      	str	r3, [r4, #0]
    5114:	bd10      	pop	{r4, pc}
    5116:	3801      	subs	r0, #1
    5118:	2806      	cmp	r0, #6
    511a:	d901      	bls.n	5120 <nrf_cc3xx_platform_init+0x2c>
    511c:	4804      	ldr	r0, [pc, #16]	; (5130 <nrf_cc3xx_platform_init+0x3c>)
    511e:	bd10      	pop	{r4, pc}
    5120:	4b04      	ldr	r3, [pc, #16]	; (5134 <nrf_cc3xx_platform_init+0x40>)
    5122:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    5126:	bd10      	pop	{r4, pc}
    5128:	20000a0c 	.word	0x20000a0c
    512c:	20000a10 	.word	0x20000a10
    5130:	ffff8ffe 	.word	0xffff8ffe
    5134:	000088e0 	.word	0x000088e0

00005138 <nrf_cc3xx_platform_abort>:
    5138:	f3bf 8f4f 	dsb	sy
    513c:	4905      	ldr	r1, [pc, #20]	; (5154 <nrf_cc3xx_platform_abort+0x1c>)
    513e:	4b06      	ldr	r3, [pc, #24]	; (5158 <nrf_cc3xx_platform_abort+0x20>)
    5140:	68ca      	ldr	r2, [r1, #12]
    5142:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5146:	4313      	orrs	r3, r2
    5148:	60cb      	str	r3, [r1, #12]
    514a:	f3bf 8f4f 	dsb	sy
    514e:	bf00      	nop
    5150:	e7fd      	b.n	514e <nrf_cc3xx_platform_abort+0x16>
    5152:	bf00      	nop
    5154:	e000ed00 	.word	0xe000ed00
    5158:	05fa0004 	.word	0x05fa0004

0000515c <CC_PalAbort>:
    515c:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    5160:	2100      	movs	r1, #0
    5162:	b430      	push	{r4, r5}
    5164:	4a06      	ldr	r2, [pc, #24]	; (5180 <CC_PalAbort+0x24>)
    5166:	4d07      	ldr	r5, [pc, #28]	; (5184 <CC_PalAbort+0x28>)
    5168:	4c07      	ldr	r4, [pc, #28]	; (5188 <CC_PalAbort+0x2c>)
    516a:	602b      	str	r3, [r5, #0]
    516c:	6013      	str	r3, [r2, #0]
    516e:	6023      	str	r3, [r4, #0]
    5170:	4a06      	ldr	r2, [pc, #24]	; (518c <CC_PalAbort+0x30>)
    5172:	4c07      	ldr	r4, [pc, #28]	; (5190 <CC_PalAbort+0x34>)
    5174:	60eb      	str	r3, [r5, #12]
    5176:	6863      	ldr	r3, [r4, #4]
    5178:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    517c:	bc30      	pop	{r4, r5}
    517e:	4718      	bx	r3
    5180:	50841404 	.word	0x50841404
    5184:	50841400 	.word	0x50841400
    5188:	50841408 	.word	0x50841408
    518c:	50840000 	.word	0x50840000
    5190:	2000005c 	.word	0x2000005c

00005194 <nrf_cc3xx_platform_set_abort>:
    5194:	4b02      	ldr	r3, [pc, #8]	; (51a0 <nrf_cc3xx_platform_set_abort+0xc>)
    5196:	e9d0 1200 	ldrd	r1, r2, [r0]
    519a:	e9c3 1200 	strd	r1, r2, [r3]
    519e:	4770      	bx	lr
    51a0:	2000005c 	.word	0x2000005c

000051a4 <nrf_cc3xx_platform_ctr_drbg_init>:
    51a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    51a8:	4c15      	ldr	r4, [pc, #84]	; (5200 <nrf_cc3xx_platform_ctr_drbg_init+0x5c>)
    51aa:	f8df 805c 	ldr.w	r8, [pc, #92]	; 5208 <nrf_cc3xx_platform_ctr_drbg_init+0x64>
    51ae:	2800      	cmp	r0, #0
    51b0:	bf18      	it	ne
    51b2:	4604      	movne	r4, r0
    51b4:	6820      	ldr	r0, [r4, #0]
    51b6:	b083      	sub	sp, #12
    51b8:	4540      	cmp	r0, r8
    51ba:	d01d      	beq.n	51f8 <nrf_cc3xx_platform_ctr_drbg_init+0x54>
    51bc:	4616      	mov	r6, r2
    51be:	460d      	mov	r5, r1
    51c0:	4620      	mov	r0, r4
    51c2:	f44f 71de 	mov.w	r1, #444	; 0x1bc
    51c6:	f104 0904 	add.w	r9, r4, #4
    51ca:	f000 f8d3 	bl	5374 <mbedtls_platform_zeroize>
    51ce:	f504 778c 	add.w	r7, r4, #280	; 0x118
    51d2:	4648      	mov	r0, r9
    51d4:	f000 fcf2 	bl	5bbc <cc_mbedtls_entropy_init>
    51d8:	4638      	mov	r0, r7
    51da:	f000 fb1d 	bl	5818 <cc_mbedtls_ctr_drbg_init>
    51de:	464a      	mov	r2, r9
    51e0:	4638      	mov	r0, r7
    51e2:	462b      	mov	r3, r5
    51e4:	4907      	ldr	r1, [pc, #28]	; (5204 <nrf_cc3xx_platform_ctr_drbg_init+0x60>)
    51e6:	9600      	str	r6, [sp, #0]
    51e8:	f000 fb2c 	bl	5844 <cc_mbedtls_ctr_drbg_seed>
    51ec:	b908      	cbnz	r0, 51f2 <nrf_cc3xx_platform_ctr_drbg_init+0x4e>
    51ee:	f8c4 8000 	str.w	r8, [r4]
    51f2:	b003      	add	sp, #12
    51f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    51f8:	2000      	movs	r0, #0
    51fa:	b003      	add	sp, #12
    51fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5200:	200013e8 	.word	0x200013e8
    5204:	00005c3d 	.word	0x00005c3d
    5208:	5ac9bca5 	.word	0x5ac9bca5

0000520c <nrf_cc3xx_platform_ctr_drbg_get>:
    520c:	b5f0      	push	{r4, r5, r6, r7, lr}
    520e:	4c0d      	ldr	r4, [pc, #52]	; (5244 <nrf_cc3xx_platform_ctr_drbg_get+0x38>)
    5210:	4e0d      	ldr	r6, [pc, #52]	; (5248 <nrf_cc3xx_platform_ctr_drbg_get+0x3c>)
    5212:	2800      	cmp	r0, #0
    5214:	bf08      	it	eq
    5216:	4620      	moveq	r0, r4
    5218:	6807      	ldr	r7, [r0, #0]
    521a:	b083      	sub	sp, #12
    521c:	42b7      	cmp	r7, r6
    521e:	d10e      	bne.n	523e <nrf_cc3xx_platform_ctr_drbg_get+0x32>
    5220:	2600      	movs	r6, #0
    5222:	461d      	mov	r5, r3
    5224:	f500 708c 	add.w	r0, r0, #280	; 0x118
    5228:	4633      	mov	r3, r6
    522a:	9600      	str	r6, [sp, #0]
    522c:	4614      	mov	r4, r2
    522e:	f000 fb57 	bl	58e0 <cc_mbedtls_ctr_drbg_random_with_add>
    5232:	2800      	cmp	r0, #0
    5234:	bf18      	it	ne
    5236:	4634      	movne	r4, r6
    5238:	602c      	str	r4, [r5, #0]
    523a:	b003      	add	sp, #12
    523c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    523e:	4803      	ldr	r0, [pc, #12]	; (524c <nrf_cc3xx_platform_ctr_drbg_get+0x40>)
    5240:	e7fb      	b.n	523a <nrf_cc3xx_platform_ctr_drbg_get+0x2e>
    5242:	bf00      	nop
    5244:	200013e8 	.word	0x200013e8
    5248:	5ac9bca5 	.word	0x5ac9bca5
    524c:	ffff8fe8 	.word	0xffff8fe8

00005250 <mutex_free>:
    5250:	b510      	push	{r4, lr}
    5252:	4604      	mov	r4, r0
    5254:	b130      	cbz	r0, 5264 <mutex_free+0x14>
    5256:	6863      	ldr	r3, [r4, #4]
    5258:	06db      	lsls	r3, r3, #27
    525a:	d502      	bpl.n	5262 <mutex_free+0x12>
    525c:	2300      	movs	r3, #0
    525e:	6023      	str	r3, [r4, #0]
    5260:	6063      	str	r3, [r4, #4]
    5262:	bd10      	pop	{r4, pc}
    5264:	4b02      	ldr	r3, [pc, #8]	; (5270 <mutex_free+0x20>)
    5266:	4803      	ldr	r0, [pc, #12]	; (5274 <mutex_free+0x24>)
    5268:	685b      	ldr	r3, [r3, #4]
    526a:	4798      	blx	r3
    526c:	e7f3      	b.n	5256 <mutex_free+0x6>
    526e:	bf00      	nop
    5270:	2000005c 	.word	0x2000005c
    5274:	000088fc 	.word	0x000088fc

00005278 <mutex_unlock>:
    5278:	b168      	cbz	r0, 5296 <mutex_unlock+0x1e>
    527a:	6843      	ldr	r3, [r0, #4]
    527c:	b13b      	cbz	r3, 528e <mutex_unlock+0x16>
    527e:	06db      	lsls	r3, r3, #27
    5280:	d507      	bpl.n	5292 <mutex_unlock+0x1a>
    5282:	f3bf 8f5f 	dmb	sy
    5286:	2300      	movs	r3, #0
    5288:	6003      	str	r3, [r0, #0]
    528a:	4618      	mov	r0, r3
    528c:	4770      	bx	lr
    528e:	4803      	ldr	r0, [pc, #12]	; (529c <mutex_unlock+0x24>)
    5290:	4770      	bx	lr
    5292:	4803      	ldr	r0, [pc, #12]	; (52a0 <mutex_unlock+0x28>)
    5294:	4770      	bx	lr
    5296:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    529a:	4770      	bx	lr
    529c:	ffff8fea 	.word	0xffff8fea
    52a0:	ffff8fe9 	.word	0xffff8fe9

000052a4 <mutex_init>:
    52a4:	b510      	push	{r4, lr}
    52a6:	4604      	mov	r4, r0
    52a8:	b120      	cbz	r0, 52b4 <mutex_init+0x10>
    52aa:	2200      	movs	r2, #0
    52ac:	2311      	movs	r3, #17
    52ae:	6022      	str	r2, [r4, #0]
    52b0:	6063      	str	r3, [r4, #4]
    52b2:	bd10      	pop	{r4, pc}
    52b4:	4801      	ldr	r0, [pc, #4]	; (52bc <mutex_init+0x18>)
    52b6:	f7ff ff51 	bl	515c <CC_PalAbort>
    52ba:	e7f6      	b.n	52aa <mutex_init+0x6>
    52bc:	00008924 	.word	0x00008924

000052c0 <mutex_lock>:
    52c0:	b1a0      	cbz	r0, 52ec <mutex_lock+0x2c>
    52c2:	6843      	ldr	r3, [r0, #4]
    52c4:	b183      	cbz	r3, 52e8 <mutex_lock+0x28>
    52c6:	06db      	lsls	r3, r3, #27
    52c8:	d50c      	bpl.n	52e4 <mutex_lock+0x24>
    52ca:	2201      	movs	r2, #1
    52cc:	e8d0 3fef 	ldaex	r3, [r0]
    52d0:	e8c0 2fe1 	stlex	r1, r2, [r0]
    52d4:	2900      	cmp	r1, #0
    52d6:	d1f9      	bne.n	52cc <mutex_lock+0xc>
    52d8:	2b01      	cmp	r3, #1
    52da:	d0f7      	beq.n	52cc <mutex_lock+0xc>
    52dc:	f3bf 8f5f 	dmb	sy
    52e0:	2000      	movs	r0, #0
    52e2:	4770      	bx	lr
    52e4:	4803      	ldr	r0, [pc, #12]	; (52f4 <mutex_lock+0x34>)
    52e6:	4770      	bx	lr
    52e8:	4803      	ldr	r0, [pc, #12]	; (52f8 <mutex_lock+0x38>)
    52ea:	4770      	bx	lr
    52ec:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    52f0:	4770      	bx	lr
    52f2:	bf00      	nop
    52f4:	ffff8fe9 	.word	0xffff8fe9
    52f8:	ffff8fea 	.word	0xffff8fea

000052fc <nrf_cc3xx_platform_set_mutexes>:
    52fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5300:	4c14      	ldr	r4, [pc, #80]	; (5354 <nrf_cc3xx_platform_set_mutexes+0x58>)
    5302:	6802      	ldr	r2, [r0, #0]
    5304:	68c3      	ldr	r3, [r0, #12]
    5306:	e9d0 5601 	ldrd	r5, r6, [r0, #4]
    530a:	e9c4 6302 	strd	r6, r3, [r4, #8]
    530e:	e9c4 2500 	strd	r2, r5, [r4]
    5312:	4b11      	ldr	r3, [pc, #68]	; (5358 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    5314:	680e      	ldr	r6, [r1, #0]
    5316:	6848      	ldr	r0, [r1, #4]
    5318:	4d10      	ldr	r5, [pc, #64]	; (535c <nrf_cc3xx_platform_set_mutexes+0x60>)
    531a:	e9c3 6000 	strd	r6, r0, [r3]
    531e:	e9d1 7602 	ldrd	r7, r6, [r1, #8]
    5322:	6908      	ldr	r0, [r1, #16]
    5324:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    5328:	e9c3 7602 	strd	r7, r6, [r3, #8]
    532c:	6118      	str	r0, [r3, #16]
    532e:	06cb      	lsls	r3, r1, #27
    5330:	d50d      	bpl.n	534e <nrf_cc3xx_platform_set_mutexes+0x52>
    5332:	2300      	movs	r3, #0
    5334:	f505 7088 	add.w	r0, r5, #272	; 0x110
    5338:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    533c:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    5340:	4790      	blx	r2
    5342:	6823      	ldr	r3, [r4, #0]
    5344:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    5348:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    534c:	4718      	bx	r3
    534e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5352:	bf00      	nop
    5354:	2000006c 	.word	0x2000006c
    5358:	2000007c 	.word	0x2000007c
    535c:	200013e8 	.word	0x200013e8

00005360 <mbedtls_zeroize_internal>:
    5360:	b138      	cbz	r0, 5372 <mbedtls_zeroize_internal+0x12>
    5362:	b131      	cbz	r1, 5372 <mbedtls_zeroize_internal+0x12>
    5364:	2200      	movs	r2, #0
    5366:	4401      	add	r1, r0
    5368:	4603      	mov	r3, r0
    536a:	3001      	adds	r0, #1
    536c:	4281      	cmp	r1, r0
    536e:	701a      	strb	r2, [r3, #0]
    5370:	d1fa      	bne.n	5368 <mbedtls_zeroize_internal+0x8>
    5372:	4770      	bx	lr

00005374 <mbedtls_platform_zeroize>:
    5374:	b138      	cbz	r0, 5386 <mbedtls_platform_zeroize+0x12>
    5376:	b131      	cbz	r1, 5386 <mbedtls_platform_zeroize+0x12>
    5378:	2200      	movs	r2, #0
    537a:	4401      	add	r1, r0
    537c:	4603      	mov	r3, r0
    537e:	3001      	adds	r0, #1
    5380:	4288      	cmp	r0, r1
    5382:	701a      	strb	r2, [r3, #0]
    5384:	d1fa      	bne.n	537c <mbedtls_platform_zeroize+0x8>
    5386:	4770      	bx	lr

00005388 <block_cipher_df>:
    5388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    538c:	f5b2 7fc0 	cmp.w	r2, #384	; 0x180
    5390:	b0af      	sub	sp, #188	; 0xbc
    5392:	f200 812c 	bhi.w	55ee <block_cipher_df+0x266>
    5396:	f8df 926c 	ldr.w	r9, [pc, #620]	; 5604 <block_cipher_df+0x27c>
    539a:	4690      	mov	r8, r2
    539c:	460c      	mov	r4, r1
    539e:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    53a2:	2100      	movs	r1, #0
    53a4:	4682      	mov	sl, r0
    53a6:	4648      	mov	r0, r9
    53a8:	f002 fdc1 	bl	7f2e <memset>
    53ac:	a811      	add	r0, sp, #68	; 0x44
    53ae:	f001 f9e9 	bl	6784 <cc_mbedtls_aes_init>
    53b2:	2200      	movs	r2, #0
    53b4:	2320      	movs	r3, #32
    53b6:	4621      	mov	r1, r4
    53b8:	f8a9 2010 	strh.w	r2, [r9, #16]
    53bc:	fa98 f498 	rev16.w	r4, r8
    53c0:	4642      	mov	r2, r8
    53c2:	f109 0018 	add.w	r0, r9, #24
    53c6:	f8a9 4012 	strh.w	r4, [r9, #18]
    53ca:	f889 3017 	strb.w	r3, [r9, #23]
    53ce:	f002 fda3 	bl	7f18 <memcpy>
    53d2:	2280      	movs	r2, #128	; 0x80
    53d4:	4b87      	ldr	r3, [pc, #540]	; (55f4 <block_cipher_df+0x26c>)
    53d6:	4988      	ldr	r1, [pc, #544]	; (55f8 <block_cipher_df+0x270>)
    53d8:	4c88      	ldr	r4, [pc, #544]	; (55fc <block_cipher_df+0x274>)
    53da:	eb09 0008 	add.w	r0, r9, r8
    53de:	e9cd 4102 	strd	r4, r1, [sp, #8]
    53e2:	7602      	strb	r2, [r0, #24]
    53e4:	9301      	str	r3, [sp, #4]
    53e6:	a811      	add	r0, sp, #68	; 0x44
    53e8:	f103 330c 	add.w	r3, r3, #202116108	; 0xc0c0c0c
    53ec:	a901      	add	r1, sp, #4
    53ee:	9304      	str	r3, [sp, #16]
    53f0:	f001 f9de 	bl	67b0 <cc_mbedtls_aes_setkey_enc>
    53f4:	4607      	mov	r7, r0
    53f6:	2800      	cmp	r0, #0
    53f8:	f040 80d8 	bne.w	55ac <block_cipher_df+0x224>
    53fc:	f108 0819 	add.w	r8, r8, #25
    5400:	ae05      	add	r6, sp, #20
    5402:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
    5406:	2210      	movs	r2, #16
    5408:	2100      	movs	r1, #0
    540a:	4630      	mov	r0, r6
    540c:	f002 fd8f 	bl	7f2e <memset>
    5410:	4645      	mov	r5, r8
    5412:	4c7b      	ldr	r4, [pc, #492]	; (5600 <block_cipher_df+0x278>)
    5414:	f89d 2014 	ldrb.w	r2, [sp, #20]
    5418:	f814 3c10 	ldrb.w	r3, [r4, #-16]
    541c:	f89d c015 	ldrb.w	ip, [sp, #21]
    5420:	f814 1c0f 	ldrb.w	r1, [r4, #-15]
    5424:	f89d 0016 	ldrb.w	r0, [sp, #22]
    5428:	4053      	eors	r3, r2
    542a:	f814 2c0e 	ldrb.w	r2, [r4, #-14]
    542e:	ea8c 0c01 	eor.w	ip, ip, r1
    5432:	4050      	eors	r0, r2
    5434:	f89d 1017 	ldrb.w	r1, [sp, #23]
    5438:	f814 2c0d 	ldrb.w	r2, [r4, #-13]
    543c:	f89d e018 	ldrb.w	lr, [sp, #24]
    5440:	4051      	eors	r1, r2
    5442:	f814 2c0c 	ldrb.w	r2, [r4, #-12]
    5446:	f88d 3014 	strb.w	r3, [sp, #20]
    544a:	ea8e 0202 	eor.w	r2, lr, r2
    544e:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    5452:	f89d e019 	ldrb.w	lr, [sp, #25]
    5456:	f88d c015 	strb.w	ip, [sp, #21]
    545a:	ea8e 0303 	eor.w	r3, lr, r3
    545e:	f814 cc0a 	ldrb.w	ip, [r4, #-10]
    5462:	f89d e01a 	ldrb.w	lr, [sp, #26]
    5466:	f88d 0016 	strb.w	r0, [sp, #22]
    546a:	ea8e 0c0c 	eor.w	ip, lr, ip
    546e:	f814 0c09 	ldrb.w	r0, [r4, #-9]
    5472:	f89d e01b 	ldrb.w	lr, [sp, #27]
    5476:	f88d 1017 	strb.w	r1, [sp, #23]
    547a:	ea8e 0000 	eor.w	r0, lr, r0
    547e:	f814 1c08 	ldrb.w	r1, [r4, #-8]
    5482:	f89d e01c 	ldrb.w	lr, [sp, #28]
    5486:	f88d 2018 	strb.w	r2, [sp, #24]
    548a:	ea8e 0101 	eor.w	r1, lr, r1
    548e:	f814 2c07 	ldrb.w	r2, [r4, #-7]
    5492:	f89d e01d 	ldrb.w	lr, [sp, #29]
    5496:	f88d 3019 	strb.w	r3, [sp, #25]
    549a:	ea8e 0202 	eor.w	r2, lr, r2
    549e:	f89d 301e 	ldrb.w	r3, [sp, #30]
    54a2:	f814 ec06 	ldrb.w	lr, [r4, #-6]
    54a6:	f88d c01a 	strb.w	ip, [sp, #26]
    54aa:	ea83 030e 	eor.w	r3, r3, lr
    54ae:	f88d 001b 	strb.w	r0, [sp, #27]
    54b2:	f88d 101c 	strb.w	r1, [sp, #28]
    54b6:	f88d 201d 	strb.w	r2, [sp, #29]
    54ba:	f88d 301e 	strb.w	r3, [sp, #30]
    54be:	f89d 101f 	ldrb.w	r1, [sp, #31]
    54c2:	f814 3c05 	ldrb.w	r3, [r4, #-5]
    54c6:	f89d c020 	ldrb.w	ip, [sp, #32]
    54ca:	f89d 0021 	ldrb.w	r0, [sp, #33]	; 0x21
    54ce:	404b      	eors	r3, r1
    54d0:	f814 2c04 	ldrb.w	r2, [r4, #-4]
    54d4:	f814 1c03 	ldrb.w	r1, [r4, #-3]
    54d8:	ea8c 0202 	eor.w	r2, ip, r2
    54dc:	4041      	eors	r1, r0
    54de:	f89d c022 	ldrb.w	ip, [sp, #34]	; 0x22
    54e2:	f814 0c02 	ldrb.w	r0, [r4, #-2]
    54e6:	f89d e023 	ldrb.w	lr, [sp, #35]	; 0x23
    54ea:	ea8c 0000 	eor.w	r0, ip, r0
    54ee:	f814 cc01 	ldrb.w	ip, [r4, #-1]
    54f2:	f88d 301f 	strb.w	r3, [sp, #31]
    54f6:	ea8e 0c0c 	eor.w	ip, lr, ip
    54fa:	f88d 2020 	strb.w	r2, [sp, #32]
    54fe:	f88d 1021 	strb.w	r1, [sp, #33]	; 0x21
    5502:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
    5506:	4633      	mov	r3, r6
    5508:	4632      	mov	r2, r6
    550a:	2101      	movs	r1, #1
    550c:	a811      	add	r0, sp, #68	; 0x44
    550e:	f88d c023 	strb.w	ip, [sp, #35]	; 0x23
    5512:	f001 f967 	bl	67e4 <cc_mbedtls_aes_crypt_ecb>
    5516:	2d10      	cmp	r5, #16
    5518:	bf94      	ite	ls
    551a:	1b6d      	subls	r5, r5, r5
    551c:	3d10      	subhi	r5, #16
    551e:	2800      	cmp	r0, #0
    5520:	d163      	bne.n	55ea <block_cipher_df+0x262>
    5522:	3410      	adds	r4, #16
    5524:	2d00      	cmp	r5, #0
    5526:	f47f af75 	bne.w	5414 <block_cipher_df+0x8c>
    552a:	eb0b 0007 	add.w	r0, fp, r7
    552e:	2210      	movs	r2, #16
    5530:	4631      	mov	r1, r6
    5532:	f002 fcf1 	bl	7f18 <memcpy>
    5536:	f899 3003 	ldrb.w	r3, [r9, #3]
    553a:	3710      	adds	r7, #16
    553c:	3301      	adds	r3, #1
    553e:	2f20      	cmp	r7, #32
    5540:	f889 3003 	strb.w	r3, [r9, #3]
    5544:	f47f af5f 	bne.w	5406 <block_cipher_df+0x7e>
    5548:	2280      	movs	r2, #128	; 0x80
    554a:	4659      	mov	r1, fp
    554c:	a811      	add	r0, sp, #68	; 0x44
    554e:	f001 f92f 	bl	67b0 <cc_mbedtls_aes_setkey_enc>
    5552:	4607      	mov	r7, r0
    5554:	bb68      	cbnz	r0, 55b2 <block_cipher_df+0x22a>
    5556:	4654      	mov	r4, sl
    5558:	f10a 0520 	add.w	r5, sl, #32
    555c:	ab0d      	add	r3, sp, #52	; 0x34
    555e:	461a      	mov	r2, r3
    5560:	2101      	movs	r1, #1
    5562:	a811      	add	r0, sp, #68	; 0x44
    5564:	f001 f93e 	bl	67e4 <cc_mbedtls_aes_crypt_ecb>
    5568:	4607      	mov	r7, r0
    556a:	bb10      	cbnz	r0, 55b2 <block_cipher_df+0x22a>
    556c:	2210      	movs	r2, #16
    556e:	4620      	mov	r0, r4
    5570:	a90d      	add	r1, sp, #52	; 0x34
    5572:	4414      	add	r4, r2
    5574:	f002 fcd0 	bl	7f18 <memcpy>
    5578:	42ac      	cmp	r4, r5
    557a:	d1ef      	bne.n	555c <block_cipher_df+0x1d4>
    557c:	a811      	add	r0, sp, #68	; 0x44
    557e:	f001 f911 	bl	67a4 <cc_mbedtls_aes_free>
    5582:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
    5586:	481f      	ldr	r0, [pc, #124]	; (5604 <block_cipher_df+0x27c>)
    5588:	f7ff fef4 	bl	5374 <mbedtls_platform_zeroize>
    558c:	4658      	mov	r0, fp
    558e:	2120      	movs	r1, #32
    5590:	f7ff fef0 	bl	5374 <mbedtls_platform_zeroize>
    5594:	a801      	add	r0, sp, #4
    5596:	2110      	movs	r1, #16
    5598:	f7ff feec 	bl	5374 <mbedtls_platform_zeroize>
    559c:	4630      	mov	r0, r6
    559e:	2110      	movs	r1, #16
    55a0:	f7ff fee8 	bl	5374 <mbedtls_platform_zeroize>
    55a4:	4638      	mov	r0, r7
    55a6:	b02f      	add	sp, #188	; 0xbc
    55a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    55ac:	ae05      	add	r6, sp, #20
    55ae:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
    55b2:	a811      	add	r0, sp, #68	; 0x44
    55b4:	f001 f8f6 	bl	67a4 <cc_mbedtls_aes_free>
    55b8:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
    55bc:	4811      	ldr	r0, [pc, #68]	; (5604 <block_cipher_df+0x27c>)
    55be:	f7ff fed9 	bl	5374 <mbedtls_platform_zeroize>
    55c2:	4658      	mov	r0, fp
    55c4:	2120      	movs	r1, #32
    55c6:	f7ff fed5 	bl	5374 <mbedtls_platform_zeroize>
    55ca:	2110      	movs	r1, #16
    55cc:	a801      	add	r0, sp, #4
    55ce:	f7ff fed1 	bl	5374 <mbedtls_platform_zeroize>
    55d2:	4630      	mov	r0, r6
    55d4:	2110      	movs	r1, #16
    55d6:	f7ff fecd 	bl	5374 <mbedtls_platform_zeroize>
    55da:	4650      	mov	r0, sl
    55dc:	2120      	movs	r1, #32
    55de:	f7ff fec9 	bl	5374 <mbedtls_platform_zeroize>
    55e2:	4638      	mov	r0, r7
    55e4:	b02f      	add	sp, #188	; 0xbc
    55e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    55ea:	4607      	mov	r7, r0
    55ec:	e7e1      	b.n	55b2 <block_cipher_df+0x22a>
    55ee:	f06f 0737 	mvn.w	r7, #55	; 0x37
    55f2:	e7f6      	b.n	55e2 <block_cipher_df+0x25a>
    55f4:	03020100 	.word	0x03020100
    55f8:	0b0a0908 	.word	0x0b0a0908
    55fc:	07060504 	.word	0x07060504
    5600:	20000a34 	.word	0x20000a34
    5604:	20000a24 	.word	0x20000a24

00005608 <ctr_drbg_update_internal>:
    5608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    560c:	2220      	movs	r2, #32
    560e:	4604      	mov	r4, r0
    5610:	b088      	sub	sp, #32
    5612:	460d      	mov	r5, r1
    5614:	4668      	mov	r0, sp
    5616:	2100      	movs	r1, #0
    5618:	18a6      	adds	r6, r4, r2
    561a:	466f      	mov	r7, sp
    561c:	f002 fc87 	bl	7f2e <memset>
    5620:	7be2      	ldrb	r2, [r4, #15]
    5622:	3201      	adds	r2, #1
    5624:	b2d2      	uxtb	r2, r2
    5626:	73e2      	strb	r2, [r4, #15]
    5628:	2a00      	cmp	r2, #0
    562a:	d14d      	bne.n	56c8 <ctr_drbg_update_internal+0xc0>
    562c:	7ba2      	ldrb	r2, [r4, #14]
    562e:	3201      	adds	r2, #1
    5630:	b2d2      	uxtb	r2, r2
    5632:	73a2      	strb	r2, [r4, #14]
    5634:	2a00      	cmp	r2, #0
    5636:	d147      	bne.n	56c8 <ctr_drbg_update_internal+0xc0>
    5638:	7b63      	ldrb	r3, [r4, #13]
    563a:	3301      	adds	r3, #1
    563c:	b2db      	uxtb	r3, r3
    563e:	7363      	strb	r3, [r4, #13]
    5640:	2b00      	cmp	r3, #0
    5642:	d141      	bne.n	56c8 <ctr_drbg_update_internal+0xc0>
    5644:	7b23      	ldrb	r3, [r4, #12]
    5646:	3301      	adds	r3, #1
    5648:	b2db      	uxtb	r3, r3
    564a:	7323      	strb	r3, [r4, #12]
    564c:	2b00      	cmp	r3, #0
    564e:	d13b      	bne.n	56c8 <ctr_drbg_update_internal+0xc0>
    5650:	7ae3      	ldrb	r3, [r4, #11]
    5652:	3301      	adds	r3, #1
    5654:	b2db      	uxtb	r3, r3
    5656:	72e3      	strb	r3, [r4, #11]
    5658:	2b00      	cmp	r3, #0
    565a:	d135      	bne.n	56c8 <ctr_drbg_update_internal+0xc0>
    565c:	7aa3      	ldrb	r3, [r4, #10]
    565e:	3301      	adds	r3, #1
    5660:	b2db      	uxtb	r3, r3
    5662:	72a3      	strb	r3, [r4, #10]
    5664:	2b00      	cmp	r3, #0
    5666:	d12f      	bne.n	56c8 <ctr_drbg_update_internal+0xc0>
    5668:	7a63      	ldrb	r3, [r4, #9]
    566a:	3301      	adds	r3, #1
    566c:	b2db      	uxtb	r3, r3
    566e:	7263      	strb	r3, [r4, #9]
    5670:	bb53      	cbnz	r3, 56c8 <ctr_drbg_update_internal+0xc0>
    5672:	7a23      	ldrb	r3, [r4, #8]
    5674:	3301      	adds	r3, #1
    5676:	b2db      	uxtb	r3, r3
    5678:	7223      	strb	r3, [r4, #8]
    567a:	bb2b      	cbnz	r3, 56c8 <ctr_drbg_update_internal+0xc0>
    567c:	79e3      	ldrb	r3, [r4, #7]
    567e:	3301      	adds	r3, #1
    5680:	b2db      	uxtb	r3, r3
    5682:	71e3      	strb	r3, [r4, #7]
    5684:	bb03      	cbnz	r3, 56c8 <ctr_drbg_update_internal+0xc0>
    5686:	79a3      	ldrb	r3, [r4, #6]
    5688:	3301      	adds	r3, #1
    568a:	b2db      	uxtb	r3, r3
    568c:	71a3      	strb	r3, [r4, #6]
    568e:	b9db      	cbnz	r3, 56c8 <ctr_drbg_update_internal+0xc0>
    5690:	7963      	ldrb	r3, [r4, #5]
    5692:	3301      	adds	r3, #1
    5694:	b2db      	uxtb	r3, r3
    5696:	7163      	strb	r3, [r4, #5]
    5698:	b9b3      	cbnz	r3, 56c8 <ctr_drbg_update_internal+0xc0>
    569a:	7923      	ldrb	r3, [r4, #4]
    569c:	3301      	adds	r3, #1
    569e:	b2db      	uxtb	r3, r3
    56a0:	7123      	strb	r3, [r4, #4]
    56a2:	b98b      	cbnz	r3, 56c8 <ctr_drbg_update_internal+0xc0>
    56a4:	78e3      	ldrb	r3, [r4, #3]
    56a6:	3301      	adds	r3, #1
    56a8:	b2db      	uxtb	r3, r3
    56aa:	70e3      	strb	r3, [r4, #3]
    56ac:	b963      	cbnz	r3, 56c8 <ctr_drbg_update_internal+0xc0>
    56ae:	78a3      	ldrb	r3, [r4, #2]
    56b0:	3301      	adds	r3, #1
    56b2:	b2db      	uxtb	r3, r3
    56b4:	70a3      	strb	r3, [r4, #2]
    56b6:	b93b      	cbnz	r3, 56c8 <ctr_drbg_update_internal+0xc0>
    56b8:	7863      	ldrb	r3, [r4, #1]
    56ba:	3301      	adds	r3, #1
    56bc:	b2db      	uxtb	r3, r3
    56be:	7063      	strb	r3, [r4, #1]
    56c0:	b913      	cbnz	r3, 56c8 <ctr_drbg_update_internal+0xc0>
    56c2:	7823      	ldrb	r3, [r4, #0]
    56c4:	3301      	adds	r3, #1
    56c6:	7023      	strb	r3, [r4, #0]
    56c8:	463b      	mov	r3, r7
    56ca:	4622      	mov	r2, r4
    56cc:	2101      	movs	r1, #1
    56ce:	4630      	mov	r0, r6
    56d0:	f001 f888 	bl	67e4 <cc_mbedtls_aes_crypt_ecb>
    56d4:	4680      	mov	r8, r0
    56d6:	2800      	cmp	r0, #0
    56d8:	d12a      	bne.n	5730 <ctr_drbg_update_internal+0x128>
    56da:	3710      	adds	r7, #16
    56dc:	ab08      	add	r3, sp, #32
    56de:	429f      	cmp	r7, r3
    56e0:	d19e      	bne.n	5620 <ctr_drbg_update_internal+0x18>
    56e2:	9900      	ldr	r1, [sp, #0]
    56e4:	682b      	ldr	r3, [r5, #0]
    56e6:	686a      	ldr	r2, [r5, #4]
    56e8:	404b      	eors	r3, r1
    56ea:	9901      	ldr	r1, [sp, #4]
    56ec:	4630      	mov	r0, r6
    56ee:	404a      	eors	r2, r1
    56f0:	68ae      	ldr	r6, [r5, #8]
    56f2:	9902      	ldr	r1, [sp, #8]
    56f4:	9300      	str	r3, [sp, #0]
    56f6:	4071      	eors	r1, r6
    56f8:	68eb      	ldr	r3, [r5, #12]
    56fa:	9e03      	ldr	r6, [sp, #12]
    56fc:	9201      	str	r2, [sp, #4]
    56fe:	4073      	eors	r3, r6
    5700:	692a      	ldr	r2, [r5, #16]
    5702:	9e04      	ldr	r6, [sp, #16]
    5704:	9102      	str	r1, [sp, #8]
    5706:	4056      	eors	r6, r2
    5708:	9905      	ldr	r1, [sp, #20]
    570a:	696a      	ldr	r2, [r5, #20]
    570c:	9303      	str	r3, [sp, #12]
    570e:	4051      	eors	r1, r2
    5710:	e9d5 2306 	ldrd	r2, r3, [r5, #24]
    5714:	9d06      	ldr	r5, [sp, #24]
    5716:	9105      	str	r1, [sp, #20]
    5718:	4055      	eors	r5, r2
    571a:	9a07      	ldr	r2, [sp, #28]
    571c:	4669      	mov	r1, sp
    571e:	4053      	eors	r3, r2
    5720:	2280      	movs	r2, #128	; 0x80
    5722:	e9cd 5306 	strd	r5, r3, [sp, #24]
    5726:	9604      	str	r6, [sp, #16]
    5728:	f001 f842 	bl	67b0 <cc_mbedtls_aes_setkey_enc>
    572c:	4680      	mov	r8, r0
    572e:	b138      	cbz	r0, 5740 <ctr_drbg_update_internal+0x138>
    5730:	4668      	mov	r0, sp
    5732:	2120      	movs	r1, #32
    5734:	f7ff fe1e 	bl	5374 <mbedtls_platform_zeroize>
    5738:	4640      	mov	r0, r8
    573a:	b008      	add	sp, #32
    573c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5740:	2210      	movs	r2, #16
    5742:	4620      	mov	r0, r4
    5744:	eb0d 0102 	add.w	r1, sp, r2
    5748:	f002 fbe6 	bl	7f18 <memcpy>
    574c:	e7f0      	b.n	5730 <ctr_drbg_update_internal+0x128>
    574e:	bf00      	nop

00005750 <mbedtls_ctr_drbg_reseed_internal>:
    5750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5754:	4604      	mov	r4, r0
    5756:	6980      	ldr	r0, [r0, #24]
    5758:	f5b0 7fc0 	cmp.w	r0, #384	; 0x180
    575c:	d854      	bhi.n	5808 <mbedtls_ctr_drbg_reseed_internal+0xb8>
    575e:	461d      	mov	r5, r3
    5760:	f5c0 73c0 	rsb	r3, r0, #384	; 0x180
    5764:	42ab      	cmp	r3, r5
    5766:	d34f      	bcc.n	5808 <mbedtls_ctr_drbg_reseed_internal+0xb8>
    5768:	f5c5 73c0 	rsb	r3, r5, #384	; 0x180
    576c:	1a18      	subs	r0, r3, r0
    576e:	4290      	cmp	r0, r2
    5770:	4616      	mov	r6, r2
    5772:	d349      	bcc.n	5808 <mbedtls_ctr_drbg_reseed_internal+0xb8>
    5774:	f8df 909c 	ldr.w	r9, [pc, #156]	; 5814 <mbedtls_ctr_drbg_reseed_internal+0xc4>
    5778:	f44f 72c0 	mov.w	r2, #384	; 0x180
    577c:	460f      	mov	r7, r1
    577e:	4648      	mov	r0, r9
    5780:	2100      	movs	r1, #0
    5782:	f002 fbd4 	bl	7f2e <memset>
    5786:	4649      	mov	r1, r9
    5788:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
    578c:	69a2      	ldr	r2, [r4, #24]
    578e:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
    5792:	4798      	blx	r3
    5794:	2800      	cmp	r0, #0
    5796:	d13a      	bne.n	580e <mbedtls_ctr_drbg_reseed_internal+0xbe>
    5798:	f8d4 8018 	ldr.w	r8, [r4, #24]
    579c:	b14d      	cbz	r5, 57b2 <mbedtls_ctr_drbg_reseed_internal+0x62>
    579e:	462a      	mov	r2, r5
    57a0:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
    57a4:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
    57a8:	eb09 0108 	add.w	r1, r9, r8
    57ac:	4798      	blx	r3
    57ae:	bb70      	cbnz	r0, 580e <mbedtls_ctr_drbg_reseed_internal+0xbe>
    57b0:	44a8      	add	r8, r5
    57b2:	b107      	cbz	r7, 57b6 <mbedtls_ctr_drbg_reseed_internal+0x66>
    57b4:	b9c6      	cbnz	r6, 57e8 <mbedtls_ctr_drbg_reseed_internal+0x98>
    57b6:	4917      	ldr	r1, [pc, #92]	; (5814 <mbedtls_ctr_drbg_reseed_internal+0xc4>)
    57b8:	4642      	mov	r2, r8
    57ba:	4608      	mov	r0, r1
    57bc:	f7ff fde4 	bl	5388 <block_cipher_df>
    57c0:	4605      	mov	r5, r0
    57c2:	b138      	cbz	r0, 57d4 <mbedtls_ctr_drbg_reseed_internal+0x84>
    57c4:	f44f 71c0 	mov.w	r1, #384	; 0x180
    57c8:	4812      	ldr	r0, [pc, #72]	; (5814 <mbedtls_ctr_drbg_reseed_internal+0xc4>)
    57ca:	f7ff fdd3 	bl	5374 <mbedtls_platform_zeroize>
    57ce:	4628      	mov	r0, r5
    57d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    57d4:	4620      	mov	r0, r4
    57d6:	490f      	ldr	r1, [pc, #60]	; (5814 <mbedtls_ctr_drbg_reseed_internal+0xc4>)
    57d8:	f7ff ff16 	bl	5608 <ctr_drbg_update_internal>
    57dc:	4605      	mov	r5, r0
    57de:	2800      	cmp	r0, #0
    57e0:	d1f0      	bne.n	57c4 <mbedtls_ctr_drbg_reseed_internal+0x74>
    57e2:	2301      	movs	r3, #1
    57e4:	6123      	str	r3, [r4, #16]
    57e6:	e7ed      	b.n	57c4 <mbedtls_ctr_drbg_reseed_internal+0x74>
    57e8:	4639      	mov	r1, r7
    57ea:	4632      	mov	r2, r6
    57ec:	eb09 0008 	add.w	r0, r9, r8
    57f0:	f002 fb92 	bl	7f18 <memcpy>
    57f4:	4907      	ldr	r1, [pc, #28]	; (5814 <mbedtls_ctr_drbg_reseed_internal+0xc4>)
    57f6:	44b0      	add	r8, r6
    57f8:	4642      	mov	r2, r8
    57fa:	4608      	mov	r0, r1
    57fc:	f7ff fdc4 	bl	5388 <block_cipher_df>
    5800:	4605      	mov	r5, r0
    5802:	2800      	cmp	r0, #0
    5804:	d1de      	bne.n	57c4 <mbedtls_ctr_drbg_reseed_internal+0x74>
    5806:	e7e5      	b.n	57d4 <mbedtls_ctr_drbg_reseed_internal+0x84>
    5808:	f06f 0537 	mvn.w	r5, #55	; 0x37
    580c:	e7df      	b.n	57ce <mbedtls_ctr_drbg_reseed_internal+0x7e>
    580e:	f06f 0533 	mvn.w	r5, #51	; 0x33
    5812:	e7dc      	b.n	57ce <mbedtls_ctr_drbg_reseed_internal+0x7e>
    5814:	20000bc4 	.word	0x20000bc4

00005818 <cc_mbedtls_ctr_drbg_init>:
    5818:	b510      	push	{r4, lr}
    581a:	22a4      	movs	r2, #164	; 0xa4
    581c:	2100      	movs	r1, #0
    581e:	4604      	mov	r4, r0
    5820:	f002 fb85 	bl	7f2e <memset>
    5824:	f04f 31ff 	mov.w	r1, #4294967295
    5828:	f64f 72f0 	movw	r2, #65520	; 0xfff0
    582c:	4b04      	ldr	r3, [pc, #16]	; (5840 <cc_mbedtls_ctr_drbg_init+0x28>)
    582e:	6121      	str	r1, [r4, #16]
    5830:	61e2      	str	r2, [r4, #28]
    5832:	f104 009c 	add.w	r0, r4, #156	; 0x9c
    5836:	681b      	ldr	r3, [r3, #0]
    5838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    583c:	4718      	bx	r3
    583e:	bf00      	nop
    5840:	200000c0 	.word	0x200000c0

00005844 <cc_mbedtls_ctr_drbg_seed>:
    5844:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5848:	4605      	mov	r5, r0
    584a:	b085      	sub	sp, #20
    584c:	460f      	mov	r7, r1
    584e:	4616      	mov	r6, r2
    5850:	4668      	mov	r0, sp
    5852:	2210      	movs	r2, #16
    5854:	2100      	movs	r1, #0
    5856:	4699      	mov	r9, r3
    5858:	f002 fb69 	bl	7f2e <memset>
    585c:	4b1e      	ldr	r3, [pc, #120]	; (58d8 <cc_mbedtls_ctr_drbg_seed+0x94>)
    585e:	f105 089c 	add.w	r8, r5, #156	; 0x9c
    5862:	4640      	mov	r0, r8
    5864:	681b      	ldr	r3, [r3, #0]
    5866:	4798      	blx	r3
    5868:	b120      	cbz	r0, 5874 <cc_mbedtls_ctr_drbg_seed+0x30>
    586a:	4604      	mov	r4, r0
    586c:	4620      	mov	r0, r4
    586e:	b005      	add	sp, #20
    5870:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5874:	f105 0420 	add.w	r4, r5, #32
    5878:	4620      	mov	r0, r4
    587a:	f000 ff83 	bl	6784 <cc_mbedtls_aes_init>
    587e:	69aa      	ldr	r2, [r5, #24]
    5880:	e9c5 7625 	strd	r7, r6, [r5, #148]	; 0x94
    5884:	b9ea      	cbnz	r2, 58c2 <cc_mbedtls_ctr_drbg_seed+0x7e>
    5886:	2220      	movs	r2, #32
    5888:	692e      	ldr	r6, [r5, #16]
    588a:	61aa      	str	r2, [r5, #24]
    588c:	2e00      	cmp	r6, #0
    588e:	db20      	blt.n	58d2 <cc_mbedtls_ctr_drbg_seed+0x8e>
    5890:	4620      	mov	r0, r4
    5892:	4669      	mov	r1, sp
    5894:	2280      	movs	r2, #128	; 0x80
    5896:	f000 ff8b 	bl	67b0 <cc_mbedtls_aes_setkey_enc>
    589a:	4604      	mov	r4, r0
    589c:	b930      	cbnz	r0, 58ac <cc_mbedtls_ctr_drbg_seed+0x68>
    589e:	4633      	mov	r3, r6
    58a0:	4649      	mov	r1, r9
    58a2:	4628      	mov	r0, r5
    58a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    58a6:	f7ff ff53 	bl	5750 <mbedtls_ctr_drbg_reseed_internal>
    58aa:	4604      	mov	r4, r0
    58ac:	4b0b      	ldr	r3, [pc, #44]	; (58dc <cc_mbedtls_ctr_drbg_seed+0x98>)
    58ae:	4640      	mov	r0, r8
    58b0:	681b      	ldr	r3, [r3, #0]
    58b2:	4798      	blx	r3
    58b4:	2800      	cmp	r0, #0
    58b6:	bf18      	it	ne
    58b8:	4604      	movne	r4, r0
    58ba:	4620      	mov	r0, r4
    58bc:	b005      	add	sp, #20
    58be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    58c2:	692e      	ldr	r6, [r5, #16]
    58c4:	2e00      	cmp	r6, #0
    58c6:	dae3      	bge.n	5890 <cc_mbedtls_ctr_drbg_seed+0x4c>
    58c8:	2a17      	cmp	r2, #23
    58ca:	d802      	bhi.n	58d2 <cc_mbedtls_ctr_drbg_seed+0x8e>
    58cc:	1c53      	adds	r3, r2, #1
    58ce:	085e      	lsrs	r6, r3, #1
    58d0:	e7de      	b.n	5890 <cc_mbedtls_ctr_drbg_seed+0x4c>
    58d2:	2600      	movs	r6, #0
    58d4:	e7dc      	b.n	5890 <cc_mbedtls_ctr_drbg_seed+0x4c>
    58d6:	bf00      	nop
    58d8:	200000c4 	.word	0x200000c4
    58dc:	200000c8 	.word	0x200000c8

000058e0 <cc_mbedtls_ctr_drbg_random_with_add>:
    58e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    58e4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    58e8:	b08d      	sub	sp, #52	; 0x34
    58ea:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
    58ee:	f200 80e4 	bhi.w	5aba <cc_mbedtls_ctr_drbg_random_with_add+0x1da>
    58f2:	f5b8 7f80 	cmp.w	r8, #256	; 0x100
    58f6:	f200 80dd 	bhi.w	5ab4 <cc_mbedtls_ctr_drbg_random_with_add+0x1d4>
    58fa:	4604      	mov	r4, r0
    58fc:	4615      	mov	r5, r2
    58fe:	460e      	mov	r6, r1
    5900:	2220      	movs	r2, #32
    5902:	2100      	movs	r1, #0
    5904:	a804      	add	r0, sp, #16
    5906:	461f      	mov	r7, r3
    5908:	f002 fb11 	bl	7f2e <memset>
    590c:	4b6c      	ldr	r3, [pc, #432]	; (5ac0 <cc_mbedtls_ctr_drbg_random_with_add+0x1e0>)
    590e:	f104 099c 	add.w	r9, r4, #156	; 0x9c
    5912:	4648      	mov	r0, r9
    5914:	681b      	ldr	r3, [r3, #0]
    5916:	4798      	blx	r3
    5918:	4683      	mov	fp, r0
    591a:	2800      	cmp	r0, #0
    591c:	f040 8093 	bne.w	5a46 <cc_mbedtls_ctr_drbg_random_with_add+0x166>
    5920:	6922      	ldr	r2, [r4, #16]
    5922:	69e3      	ldr	r3, [r4, #28]
    5924:	429a      	cmp	r2, r3
    5926:	f300 8092 	bgt.w	5a4e <cc_mbedtls_ctr_drbg_random_with_add+0x16e>
    592a:	6963      	ldr	r3, [r4, #20]
    592c:	2b00      	cmp	r3, #0
    592e:	f040 808e 	bne.w	5a4e <cc_mbedtls_ctr_drbg_random_with_add+0x16e>
    5932:	f1b8 0f00 	cmp.w	r8, #0
    5936:	f040 80a9 	bne.w	5a8c <cc_mbedtls_ctr_drbg_random_with_add+0x1ac>
    593a:	f8df a188 	ldr.w	sl, [pc, #392]	; 5ac4 <cc_mbedtls_ctr_drbg_random_with_add+0x1e4>
    593e:	466f      	mov	r7, sp
    5940:	2d00      	cmp	r5, #0
    5942:	f000 8098 	beq.w	5a76 <cc_mbedtls_ctr_drbg_random_with_add+0x196>
    5946:	466f      	mov	r7, sp
    5948:	f104 0820 	add.w	r8, r4, #32
    594c:	e00e      	b.n	596c <cc_mbedtls_ctr_drbg_random_with_add+0x8c>
    594e:	2d10      	cmp	r5, #16
    5950:	46ab      	mov	fp, r5
    5952:	bf28      	it	cs
    5954:	f04f 0b10 	movcs.w	fp, #16
    5958:	4630      	mov	r0, r6
    595a:	4639      	mov	r1, r7
    595c:	465a      	mov	r2, fp
    595e:	f002 fadb 	bl	7f18 <memcpy>
    5962:	ebb5 050b 	subs.w	r5, r5, fp
    5966:	445e      	add	r6, fp
    5968:	f000 8085 	beq.w	5a76 <cc_mbedtls_ctr_drbg_random_with_add+0x196>
    596c:	7be3      	ldrb	r3, [r4, #15]
    596e:	3301      	adds	r3, #1
    5970:	b2db      	uxtb	r3, r3
    5972:	73e3      	strb	r3, [r4, #15]
    5974:	2b00      	cmp	r3, #0
    5976:	d14d      	bne.n	5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    5978:	7ba3      	ldrb	r3, [r4, #14]
    597a:	3301      	adds	r3, #1
    597c:	b2db      	uxtb	r3, r3
    597e:	73a3      	strb	r3, [r4, #14]
    5980:	2b00      	cmp	r3, #0
    5982:	d147      	bne.n	5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    5984:	7b63      	ldrb	r3, [r4, #13]
    5986:	3301      	adds	r3, #1
    5988:	b2db      	uxtb	r3, r3
    598a:	7363      	strb	r3, [r4, #13]
    598c:	2b00      	cmp	r3, #0
    598e:	d141      	bne.n	5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    5990:	7b23      	ldrb	r3, [r4, #12]
    5992:	3301      	adds	r3, #1
    5994:	b2db      	uxtb	r3, r3
    5996:	7323      	strb	r3, [r4, #12]
    5998:	2b00      	cmp	r3, #0
    599a:	d13b      	bne.n	5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    599c:	7ae3      	ldrb	r3, [r4, #11]
    599e:	3301      	adds	r3, #1
    59a0:	b2db      	uxtb	r3, r3
    59a2:	72e3      	strb	r3, [r4, #11]
    59a4:	2b00      	cmp	r3, #0
    59a6:	d135      	bne.n	5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    59a8:	7aa3      	ldrb	r3, [r4, #10]
    59aa:	3301      	adds	r3, #1
    59ac:	b2db      	uxtb	r3, r3
    59ae:	72a3      	strb	r3, [r4, #10]
    59b0:	2b00      	cmp	r3, #0
    59b2:	d12f      	bne.n	5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    59b4:	7a63      	ldrb	r3, [r4, #9]
    59b6:	3301      	adds	r3, #1
    59b8:	b2db      	uxtb	r3, r3
    59ba:	7263      	strb	r3, [r4, #9]
    59bc:	bb53      	cbnz	r3, 5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    59be:	7a23      	ldrb	r3, [r4, #8]
    59c0:	3301      	adds	r3, #1
    59c2:	b2db      	uxtb	r3, r3
    59c4:	7223      	strb	r3, [r4, #8]
    59c6:	bb2b      	cbnz	r3, 5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    59c8:	79e3      	ldrb	r3, [r4, #7]
    59ca:	3301      	adds	r3, #1
    59cc:	b2db      	uxtb	r3, r3
    59ce:	71e3      	strb	r3, [r4, #7]
    59d0:	bb03      	cbnz	r3, 5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    59d2:	79a3      	ldrb	r3, [r4, #6]
    59d4:	3301      	adds	r3, #1
    59d6:	b2db      	uxtb	r3, r3
    59d8:	71a3      	strb	r3, [r4, #6]
    59da:	b9db      	cbnz	r3, 5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    59dc:	7963      	ldrb	r3, [r4, #5]
    59de:	3301      	adds	r3, #1
    59e0:	b2db      	uxtb	r3, r3
    59e2:	7163      	strb	r3, [r4, #5]
    59e4:	b9b3      	cbnz	r3, 5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    59e6:	7923      	ldrb	r3, [r4, #4]
    59e8:	3301      	adds	r3, #1
    59ea:	b2db      	uxtb	r3, r3
    59ec:	7123      	strb	r3, [r4, #4]
    59ee:	b98b      	cbnz	r3, 5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    59f0:	78e3      	ldrb	r3, [r4, #3]
    59f2:	3301      	adds	r3, #1
    59f4:	b2db      	uxtb	r3, r3
    59f6:	70e3      	strb	r3, [r4, #3]
    59f8:	b963      	cbnz	r3, 5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    59fa:	78a3      	ldrb	r3, [r4, #2]
    59fc:	3301      	adds	r3, #1
    59fe:	b2db      	uxtb	r3, r3
    5a00:	70a3      	strb	r3, [r4, #2]
    5a02:	b93b      	cbnz	r3, 5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    5a04:	7863      	ldrb	r3, [r4, #1]
    5a06:	3301      	adds	r3, #1
    5a08:	b2db      	uxtb	r3, r3
    5a0a:	7063      	strb	r3, [r4, #1]
    5a0c:	b913      	cbnz	r3, 5a14 <cc_mbedtls_ctr_drbg_random_with_add+0x134>
    5a0e:	7823      	ldrb	r3, [r4, #0]
    5a10:	3301      	adds	r3, #1
    5a12:	7023      	strb	r3, [r4, #0]
    5a14:	463b      	mov	r3, r7
    5a16:	4622      	mov	r2, r4
    5a18:	2101      	movs	r1, #1
    5a1a:	4640      	mov	r0, r8
    5a1c:	f000 fee2 	bl	67e4 <cc_mbedtls_aes_crypt_ecb>
    5a20:	4683      	mov	fp, r0
    5a22:	2800      	cmp	r0, #0
    5a24:	d093      	beq.n	594e <cc_mbedtls_ctr_drbg_random_with_add+0x6e>
    5a26:	f8da 3000 	ldr.w	r3, [sl]
    5a2a:	4648      	mov	r0, r9
    5a2c:	4798      	blx	r3
    5a2e:	4603      	mov	r3, r0
    5a30:	2120      	movs	r1, #32
    5a32:	a804      	add	r0, sp, #16
    5a34:	2b00      	cmp	r3, #0
    5a36:	bf18      	it	ne
    5a38:	469b      	movne	fp, r3
    5a3a:	f7ff fc9b 	bl	5374 <mbedtls_platform_zeroize>
    5a3e:	4638      	mov	r0, r7
    5a40:	2110      	movs	r1, #16
    5a42:	f7ff fc97 	bl	5374 <mbedtls_platform_zeroize>
    5a46:	4658      	mov	r0, fp
    5a48:	b00d      	add	sp, #52	; 0x34
    5a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5a4e:	4642      	mov	r2, r8
    5a50:	4639      	mov	r1, r7
    5a52:	2300      	movs	r3, #0
    5a54:	4620      	mov	r0, r4
    5a56:	f7ff fe7b 	bl	5750 <mbedtls_ctr_drbg_reseed_internal>
    5a5a:	f8df a068 	ldr.w	sl, [pc, #104]	; 5ac4 <cc_mbedtls_ctr_drbg_random_with_add+0x1e4>
    5a5e:	2800      	cmp	r0, #0
    5a60:	f43f af6d 	beq.w	593e <cc_mbedtls_ctr_drbg_random_with_add+0x5e>
    5a64:	4648      	mov	r0, r9
    5a66:	f8da 3000 	ldr.w	r3, [sl]
    5a6a:	4798      	blx	r3
    5a6c:	4683      	mov	fp, r0
    5a6e:	2800      	cmp	r0, #0
    5a70:	f43f af65 	beq.w	593e <cc_mbedtls_ctr_drbg_random_with_add+0x5e>
    5a74:	e7e7      	b.n	5a46 <cc_mbedtls_ctr_drbg_random_with_add+0x166>
    5a76:	4620      	mov	r0, r4
    5a78:	a904      	add	r1, sp, #16
    5a7a:	f7ff fdc5 	bl	5608 <ctr_drbg_update_internal>
    5a7e:	4683      	mov	fp, r0
    5a80:	2800      	cmp	r0, #0
    5a82:	d1d0      	bne.n	5a26 <cc_mbedtls_ctr_drbg_random_with_add+0x146>
    5a84:	6923      	ldr	r3, [r4, #16]
    5a86:	3301      	adds	r3, #1
    5a88:	6123      	str	r3, [r4, #16]
    5a8a:	e7cc      	b.n	5a26 <cc_mbedtls_ctr_drbg_random_with_add+0x146>
    5a8c:	4642      	mov	r2, r8
    5a8e:	4639      	mov	r1, r7
    5a90:	a804      	add	r0, sp, #16
    5a92:	f7ff fc79 	bl	5388 <block_cipher_df>
    5a96:	4683      	mov	fp, r0
    5a98:	b118      	cbz	r0, 5aa2 <cc_mbedtls_ctr_drbg_random_with_add+0x1c2>
    5a9a:	466f      	mov	r7, sp
    5a9c:	f8df a024 	ldr.w	sl, [pc, #36]	; 5ac4 <cc_mbedtls_ctr_drbg_random_with_add+0x1e4>
    5aa0:	e7c1      	b.n	5a26 <cc_mbedtls_ctr_drbg_random_with_add+0x146>
    5aa2:	4620      	mov	r0, r4
    5aa4:	a904      	add	r1, sp, #16
    5aa6:	f7ff fdaf 	bl	5608 <ctr_drbg_update_internal>
    5aaa:	4683      	mov	fp, r0
    5aac:	2800      	cmp	r0, #0
    5aae:	f43f af44 	beq.w	593a <cc_mbedtls_ctr_drbg_random_with_add+0x5a>
    5ab2:	e7f2      	b.n	5a9a <cc_mbedtls_ctr_drbg_random_with_add+0x1ba>
    5ab4:	f06f 0b37 	mvn.w	fp, #55	; 0x37
    5ab8:	e7c5      	b.n	5a46 <cc_mbedtls_ctr_drbg_random_with_add+0x166>
    5aba:	f06f 0b35 	mvn.w	fp, #53	; 0x35
    5abe:	e7c2      	b.n	5a46 <cc_mbedtls_ctr_drbg_random_with_add+0x166>
    5ac0:	200000c4 	.word	0x200000c4
    5ac4:	200000c8 	.word	0x200000c8

00005ac8 <entropy_update>:
    5ac8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5acc:	2b20      	cmp	r3, #32
    5ace:	461d      	mov	r5, r3
    5ad0:	4606      	mov	r6, r0
    5ad2:	4689      	mov	r9, r1
    5ad4:	4690      	mov	r8, r2
    5ad6:	b08b      	sub	sp, #44	; 0x2c
    5ad8:	d826      	bhi.n	5b28 <entropy_update+0x60>
    5ada:	b2db      	uxtb	r3, r3
    5adc:	af02      	add	r7, sp, #8
    5ade:	6831      	ldr	r1, [r6, #0]
    5ae0:	f88d 9004 	strb.w	r9, [sp, #4]
    5ae4:	f88d 3005 	strb.w	r3, [sp, #5]
    5ae8:	f106 0904 	add.w	r9, r6, #4
    5aec:	b921      	cbnz	r1, 5af8 <entropy_update+0x30>
    5aee:	4648      	mov	r0, r9
    5af0:	f000 febc 	bl	686c <cc_mbedtls_sha256_starts>
    5af4:	4604      	mov	r4, r0
    5af6:	b940      	cbnz	r0, 5b0a <entropy_update+0x42>
    5af8:	2301      	movs	r3, #1
    5afa:	2202      	movs	r2, #2
    5afc:	4648      	mov	r0, r9
    5afe:	6033      	str	r3, [r6, #0]
    5b00:	a901      	add	r1, sp, #4
    5b02:	f000 fec7 	bl	6894 <cc_mbedtls_sha256_update>
    5b06:	4604      	mov	r4, r0
    5b08:	b138      	cbz	r0, 5b1a <entropy_update+0x52>
    5b0a:	4638      	mov	r0, r7
    5b0c:	2120      	movs	r1, #32
    5b0e:	f7ff fc31 	bl	5374 <mbedtls_platform_zeroize>
    5b12:	4620      	mov	r0, r4
    5b14:	b00b      	add	sp, #44	; 0x2c
    5b16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5b1a:	462a      	mov	r2, r5
    5b1c:	4641      	mov	r1, r8
    5b1e:	4648      	mov	r0, r9
    5b20:	f000 feb8 	bl	6894 <cc_mbedtls_sha256_update>
    5b24:	4604      	mov	r4, r0
    5b26:	e7f0      	b.n	5b0a <entropy_update+0x42>
    5b28:	af02      	add	r7, sp, #8
    5b2a:	4619      	mov	r1, r3
    5b2c:	4610      	mov	r0, r2
    5b2e:	2300      	movs	r3, #0
    5b30:	463a      	mov	r2, r7
    5b32:	f000 ffb1 	bl	6a98 <cc_mbedtls_sha256>
    5b36:	4604      	mov	r4, r0
    5b38:	2800      	cmp	r0, #0
    5b3a:	d1e6      	bne.n	5b0a <entropy_update+0x42>
    5b3c:	2320      	movs	r3, #32
    5b3e:	46b8      	mov	r8, r7
    5b40:	461d      	mov	r5, r3
    5b42:	e7cc      	b.n	5ade <entropy_update+0x16>

00005b44 <entropy_gather_internal.part.0>:
    5b44:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b46:	f8d0 30f4 	ldr.w	r3, [r0, #244]	; 0xf4
    5b4a:	b0a7      	sub	sp, #156	; 0x9c
    5b4c:	2b00      	cmp	r3, #0
    5b4e:	bfd8      	it	le
    5b50:	ae02      	addle	r6, sp, #8
    5b52:	dd2c      	ble.n	5bae <entropy_gather_internal.part.0+0x6a>
    5b54:	4605      	mov	r5, r0
    5b56:	2300      	movs	r3, #0
    5b58:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
    5b5c:	ae02      	add	r6, sp, #8
    5b5e:	9301      	str	r3, [sp, #4]
    5b60:	f1a4 0701 	sub.w	r7, r4, #1
    5b64:	4631      	mov	r1, r6
    5b66:	f8d5 40f8 	ldr.w	r4, [r5, #248]	; 0xf8
    5b6a:	2290      	movs	r2, #144	; 0x90
    5b6c:	f8d0 00fc 	ldr.w	r0, [r0, #252]	; 0xfc
    5b70:	ab01      	add	r3, sp, #4
    5b72:	fab7 f787 	clz	r7, r7
    5b76:	47a0      	blx	r4
    5b78:	097f      	lsrs	r7, r7, #5
    5b7a:	4604      	mov	r4, r0
    5b7c:	b910      	cbnz	r0, 5b84 <entropy_gather_internal.part.0+0x40>
    5b7e:	9b01      	ldr	r3, [sp, #4]
    5b80:	b93b      	cbnz	r3, 5b92 <entropy_gather_internal.part.0+0x4e>
    5b82:	b1a7      	cbz	r7, 5bae <entropy_gather_internal.part.0+0x6a>
    5b84:	4630      	mov	r0, r6
    5b86:	2190      	movs	r1, #144	; 0x90
    5b88:	f7ff fbf4 	bl	5374 <mbedtls_platform_zeroize>
    5b8c:	4620      	mov	r0, r4
    5b8e:	b027      	add	sp, #156	; 0x9c
    5b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5b92:	4601      	mov	r1, r0
    5b94:	4632      	mov	r2, r6
    5b96:	4628      	mov	r0, r5
    5b98:	f7ff ff96 	bl	5ac8 <entropy_update>
    5b9c:	b950      	cbnz	r0, 5bb4 <entropy_gather_internal.part.0+0x70>
    5b9e:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
    5ba2:	9a01      	ldr	r2, [sp, #4]
    5ba4:	4413      	add	r3, r2
    5ba6:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
    5baa:	2f00      	cmp	r7, #0
    5bac:	d1ea      	bne.n	5b84 <entropy_gather_internal.part.0+0x40>
    5bae:	f06f 043c 	mvn.w	r4, #60	; 0x3c
    5bb2:	e7e7      	b.n	5b84 <entropy_gather_internal.part.0+0x40>
    5bb4:	4604      	mov	r4, r0
    5bb6:	4620      	mov	r0, r4
    5bb8:	b027      	add	sp, #156	; 0x9c
    5bba:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005bbc <cc_mbedtls_entropy_init>:
    5bbc:	b570      	push	{r4, r5, r6, lr}
    5bbe:	2500      	movs	r5, #0
    5bc0:	4604      	mov	r4, r0
    5bc2:	4629      	mov	r1, r5
    5bc4:	2214      	movs	r2, #20
    5bc6:	f8c0 50f4 	str.w	r5, [r0, #244]	; 0xf4
    5bca:	30f8      	adds	r0, #248	; 0xf8
    5bcc:	f002 f9af 	bl	7f2e <memset>
    5bd0:	4b16      	ldr	r3, [pc, #88]	; (5c2c <cc_mbedtls_entropy_init+0x70>)
    5bd2:	f504 7686 	add.w	r6, r4, #268	; 0x10c
    5bd6:	681b      	ldr	r3, [r3, #0]
    5bd8:	4630      	mov	r0, r6
    5bda:	4798      	blx	r3
    5bdc:	4620      	mov	r0, r4
    5bde:	f840 5b04 	str.w	r5, [r0], #4
    5be2:	f000 fe29 	bl	6838 <cc_mbedtls_sha256_init>
    5be6:	4b12      	ldr	r3, [pc, #72]	; (5c30 <cc_mbedtls_entropy_init+0x74>)
    5be8:	4630      	mov	r0, r6
    5bea:	681b      	ldr	r3, [r3, #0]
    5bec:	4798      	blx	r3
    5bee:	b9d8      	cbnz	r0, 5c28 <cc_mbedtls_entropy_init+0x6c>
    5bf0:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
    5bf4:	42ab      	cmp	r3, r5
    5bf6:	dc11      	bgt.n	5c1c <cc_mbedtls_entropy_init+0x60>
    5bf8:	2101      	movs	r1, #1
    5bfa:	2520      	movs	r5, #32
    5bfc:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    5c00:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    5c04:	f8c2 00fc 	str.w	r0, [r2, #252]	; 0xfc
    5c08:	480a      	ldr	r0, [pc, #40]	; (5c34 <cc_mbedtls_entropy_init+0x78>)
    5c0a:	440b      	add	r3, r1
    5c0c:	f8c2 5104 	str.w	r5, [r2, #260]	; 0x104
    5c10:	f8c2 00f8 	str.w	r0, [r2, #248]	; 0xf8
    5c14:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
    5c18:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
    5c1c:	4b06      	ldr	r3, [pc, #24]	; (5c38 <cc_mbedtls_entropy_init+0x7c>)
    5c1e:	4630      	mov	r0, r6
    5c20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5c24:	681b      	ldr	r3, [r3, #0]
    5c26:	4718      	bx	r3
    5c28:	bd70      	pop	{r4, r5, r6, pc}
    5c2a:	bf00      	nop
    5c2c:	200000c0 	.word	0x200000c0
    5c30:	200000c4 	.word	0x200000c4
    5c34:	00006681 	.word	0x00006681
    5c38:	200000c8 	.word	0x200000c8

00005c3c <cc_mbedtls_entropy_func>:
    5c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5c40:	2a20      	cmp	r2, #32
    5c42:	b088      	sub	sp, #32
    5c44:	d878      	bhi.n	5d38 <cc_mbedtls_entropy_func+0xfc>
    5c46:	4b3e      	ldr	r3, [pc, #248]	; (5d40 <cc_mbedtls_entropy_func+0x104>)
    5c48:	f500 7986 	add.w	r9, r0, #268	; 0x10c
    5c4c:	4604      	mov	r4, r0
    5c4e:	681b      	ldr	r3, [r3, #0]
    5c50:	4648      	mov	r0, r9
    5c52:	4617      	mov	r7, r2
    5c54:	4688      	mov	r8, r1
    5c56:	4798      	blx	r3
    5c58:	4605      	mov	r5, r0
    5c5a:	bb40      	cbnz	r0, 5cae <cc_mbedtls_entropy_func+0x72>
    5c5c:	f240 1601 	movw	r6, #257	; 0x101
    5c60:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
    5c64:	2b00      	cmp	r3, #0
    5c66:	d063      	beq.n	5d30 <cc_mbedtls_entropy_func+0xf4>
    5c68:	4620      	mov	r0, r4
    5c6a:	f7ff ff6b 	bl	5b44 <entropy_gather_internal.part.0>
    5c6e:	4605      	mov	r5, r0
    5c70:	2800      	cmp	r0, #0
    5c72:	d15f      	bne.n	5d34 <cc_mbedtls_entropy_func+0xf8>
    5c74:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
    5c78:	2b00      	cmp	r3, #0
    5c7a:	dd07      	ble.n	5c8c <cc_mbedtls_entropy_func+0x50>
    5c7c:	e9d4 0240 	ldrd	r0, r2, [r4, #256]	; 0x100
    5c80:	4290      	cmp	r0, r2
    5c82:	d303      	bcc.n	5c8c <cc_mbedtls_entropy_func+0x50>
    5c84:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
    5c88:	2a01      	cmp	r2, #1
    5c8a:	d014      	beq.n	5cb6 <cc_mbedtls_entropy_func+0x7a>
    5c8c:	3e01      	subs	r6, #1
    5c8e:	d1e9      	bne.n	5c64 <cc_mbedtls_entropy_func+0x28>
    5c90:	f06f 053b 	mvn.w	r5, #59	; 0x3b
    5c94:	466e      	mov	r6, sp
    5c96:	4630      	mov	r0, r6
    5c98:	2120      	movs	r1, #32
    5c9a:	f7ff fb6b 	bl	5374 <mbedtls_platform_zeroize>
    5c9e:	4b29      	ldr	r3, [pc, #164]	; (5d44 <cc_mbedtls_entropy_func+0x108>)
    5ca0:	4648      	mov	r0, r9
    5ca2:	681b      	ldr	r3, [r3, #0]
    5ca4:	4798      	blx	r3
    5ca6:	2800      	cmp	r0, #0
    5ca8:	bf18      	it	ne
    5caa:	f06f 051d 	mvnne.w	r5, #29
    5cae:	4628      	mov	r0, r5
    5cb0:	b008      	add	sp, #32
    5cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5cb6:	281f      	cmp	r0, #31
    5cb8:	d9e8      	bls.n	5c8c <cc_mbedtls_entropy_func+0x50>
    5cba:	466e      	mov	r6, sp
    5cbc:	4629      	mov	r1, r5
    5cbe:	2220      	movs	r2, #32
    5cc0:	4630      	mov	r0, r6
    5cc2:	f104 0a04 	add.w	sl, r4, #4
    5cc6:	f002 f932 	bl	7f2e <memset>
    5cca:	4631      	mov	r1, r6
    5ccc:	4650      	mov	r0, sl
    5cce:	f000 fe0b 	bl	68e8 <cc_mbedtls_sha256_finish>
    5cd2:	4605      	mov	r5, r0
    5cd4:	2800      	cmp	r0, #0
    5cd6:	d1de      	bne.n	5c96 <cc_mbedtls_entropy_func+0x5a>
    5cd8:	4650      	mov	r0, sl
    5cda:	f000 fdc1 	bl	6860 <cc_mbedtls_sha256_free>
    5cde:	4650      	mov	r0, sl
    5ce0:	f000 fdaa 	bl	6838 <cc_mbedtls_sha256_init>
    5ce4:	4629      	mov	r1, r5
    5ce6:	4650      	mov	r0, sl
    5ce8:	f000 fdc0 	bl	686c <cc_mbedtls_sha256_starts>
    5cec:	4605      	mov	r5, r0
    5cee:	2800      	cmp	r0, #0
    5cf0:	d1d1      	bne.n	5c96 <cc_mbedtls_entropy_func+0x5a>
    5cf2:	4650      	mov	r0, sl
    5cf4:	2220      	movs	r2, #32
    5cf6:	4631      	mov	r1, r6
    5cf8:	f000 fdcc 	bl	6894 <cc_mbedtls_sha256_update>
    5cfc:	4605      	mov	r5, r0
    5cfe:	2800      	cmp	r0, #0
    5d00:	d1c9      	bne.n	5c96 <cc_mbedtls_entropy_func+0x5a>
    5d02:	4603      	mov	r3, r0
    5d04:	4632      	mov	r2, r6
    5d06:	2120      	movs	r1, #32
    5d08:	4630      	mov	r0, r6
    5d0a:	f000 fec5 	bl	6a98 <cc_mbedtls_sha256>
    5d0e:	4605      	mov	r5, r0
    5d10:	2800      	cmp	r0, #0
    5d12:	d1c0      	bne.n	5c96 <cc_mbedtls_entropy_func+0x5a>
    5d14:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
    5d18:	463a      	mov	r2, r7
    5d1a:	2b00      	cmp	r3, #0
    5d1c:	bfc8      	it	gt
    5d1e:	2300      	movgt	r3, #0
    5d20:	4640      	mov	r0, r8
    5d22:	4631      	mov	r1, r6
    5d24:	bfc8      	it	gt
    5d26:	f8c4 3100 	strgt.w	r3, [r4, #256]	; 0x100
    5d2a:	f002 f8f5 	bl	7f18 <memcpy>
    5d2e:	e7b2      	b.n	5c96 <cc_mbedtls_entropy_func+0x5a>
    5d30:	f06f 053f 	mvn.w	r5, #63	; 0x3f
    5d34:	466e      	mov	r6, sp
    5d36:	e7ae      	b.n	5c96 <cc_mbedtls_entropy_func+0x5a>
    5d38:	f06f 053b 	mvn.w	r5, #59	; 0x3b
    5d3c:	e7b7      	b.n	5cae <cc_mbedtls_entropy_func+0x72>
    5d3e:	bf00      	nop
    5d40:	200000c4 	.word	0x200000c4
    5d44:	200000c8 	.word	0x200000c8

00005d48 <RndStartupTest.constprop.0>:
    5d48:	b530      	push	{r4, r5, lr}
    5d4a:	b0c3      	sub	sp, #268	; 0x10c
    5d4c:	22dc      	movs	r2, #220	; 0xdc
    5d4e:	2100      	movs	r1, #0
    5d50:	a80b      	add	r0, sp, #44	; 0x2c
    5d52:	f002 f8ec 	bl	7f2e <memset>
    5d56:	2228      	movs	r2, #40	; 0x28
    5d58:	2100      	movs	r1, #0
    5d5a:	a801      	add	r0, sp, #4
    5d5c:	f002 f8e7 	bl	7f2e <memset>
    5d60:	a801      	add	r0, sp, #4
    5d62:	f000 fec1 	bl	6ae8 <RNG_PLAT_SetUserRngParameters>
    5d66:	4604      	mov	r4, r0
    5d68:	b110      	cbz	r0, 5d70 <RndStartupTest.constprop.0+0x28>
    5d6a:	4620      	mov	r0, r4
    5d6c:	b043      	add	sp, #268	; 0x10c
    5d6e:	bd30      	pop	{r4, r5, pc}
    5d70:	4d18      	ldr	r5, [pc, #96]	; (5dd4 <RndStartupTest.constprop.0+0x8c>)
    5d72:	f04f 31ff 	mov.w	r1, #4294967295
    5d76:	6828      	ldr	r0, [r5, #0]
    5d78:	f000 f93a 	bl	5ff0 <CC_PalMutexLock>
    5d7c:	4604      	mov	r4, r0
    5d7e:	b9c0      	cbnz	r0, 5db2 <RndStartupTest.constprop.0+0x6a>
    5d80:	2000      	movs	r0, #0
    5d82:	f000 f965 	bl	6050 <CC_PalPowerSaveModeSelect>
    5d86:	bb00      	cbnz	r0, 5dca <RndStartupTest.constprop.0+0x82>
    5d88:	4a13      	ldr	r2, [pc, #76]	; (5dd8 <RndStartupTest.constprop.0+0x90>)
    5d8a:	a901      	add	r1, sp, #4
    5d8c:	a80b      	add	r0, sp, #44	; 0x2c
    5d8e:	f000 fc69 	bl	6664 <LLF_RND_RunTrngStartupTest>
    5d92:	4604      	mov	r4, r0
    5d94:	2001      	movs	r0, #1
    5d96:	f000 f95b 	bl	6050 <CC_PalPowerSaveModeSelect>
    5d9a:	b990      	cbnz	r0, 5dc2 <RndStartupTest.constprop.0+0x7a>
    5d9c:	6828      	ldr	r0, [r5, #0]
    5d9e:	f000 f92f 	bl	6000 <CC_PalMutexUnlock>
    5da2:	2800      	cmp	r0, #0
    5da4:	d0e1      	beq.n	5d6a <RndStartupTest.constprop.0+0x22>
    5da6:	480d      	ldr	r0, [pc, #52]	; (5ddc <RndStartupTest.constprop.0+0x94>)
    5da8:	f7ff f9d8 	bl	515c <CC_PalAbort>
    5dac:	4620      	mov	r0, r4
    5dae:	b043      	add	sp, #268	; 0x10c
    5db0:	bd30      	pop	{r4, r5, pc}
    5db2:	480b      	ldr	r0, [pc, #44]	; (5de0 <RndStartupTest.constprop.0+0x98>)
    5db4:	f7ff f9d2 	bl	515c <CC_PalAbort>
    5db8:	2c01      	cmp	r4, #1
    5dba:	bf08      	it	eq
    5dbc:	2405      	moveq	r4, #5
    5dbe:	d0ed      	beq.n	5d9c <RndStartupTest.constprop.0+0x54>
    5dc0:	e7de      	b.n	5d80 <RndStartupTest.constprop.0+0x38>
    5dc2:	4808      	ldr	r0, [pc, #32]	; (5de4 <RndStartupTest.constprop.0+0x9c>)
    5dc4:	f7ff f9ca 	bl	515c <CC_PalAbort>
    5dc8:	e7e8      	b.n	5d9c <RndStartupTest.constprop.0+0x54>
    5dca:	4807      	ldr	r0, [pc, #28]	; (5de8 <RndStartupTest.constprop.0+0xa0>)
    5dcc:	f7ff f9c6 	bl	515c <CC_PalAbort>
    5dd0:	e7da      	b.n	5d88 <RndStartupTest.constprop.0+0x40>
    5dd2:	bf00      	nop
    5dd4:	200000bc 	.word	0x200000bc
    5dd8:	20000dac 	.word	0x20000dac
    5ddc:	000089a0 	.word	0x000089a0
    5de0:	00008948 	.word	0x00008948
    5de4:	00008980 	.word	0x00008980
    5de8:	00008960 	.word	0x00008960

00005dec <CC_LibInit>:
    5dec:	b510      	push	{r4, lr}
    5dee:	b082      	sub	sp, #8
    5df0:	f000 f854 	bl	5e9c <CC_HalInit>
    5df4:	b128      	cbz	r0, 5e02 <CC_LibInit+0x16>
    5df6:	f000 f8a3 	bl	5f40 <CC_PalTerminate>
    5dfa:	2403      	movs	r4, #3
    5dfc:	4620      	mov	r0, r4
    5dfe:	b002      	add	sp, #8
    5e00:	bd10      	pop	{r4, pc}
    5e02:	f000 f86f 	bl	5ee4 <CC_PalInit>
    5e06:	b9d0      	cbnz	r0, 5e3e <CC_LibInit+0x52>
    5e08:	f000 f922 	bl	6050 <CC_PalPowerSaveModeSelect>
    5e0c:	b9d8      	cbnz	r0, 5e46 <CC_LibInit+0x5a>
    5e0e:	4b1e      	ldr	r3, [pc, #120]	; (5e88 <CC_LibInit+0x9c>)
    5e10:	681b      	ldr	r3, [r3, #0]
    5e12:	0e1b      	lsrs	r3, r3, #24
    5e14:	2bf0      	cmp	r3, #240	; 0xf0
    5e16:	d10a      	bne.n	5e2e <CC_LibInit+0x42>
    5e18:	4a1c      	ldr	r2, [pc, #112]	; (5e8c <CC_LibInit+0xa0>)
    5e1a:	4b1d      	ldr	r3, [pc, #116]	; (5e90 <CC_LibInit+0xa4>)
    5e1c:	6812      	ldr	r2, [r2, #0]
    5e1e:	429a      	cmp	r2, r3
    5e20:	d029      	beq.n	5e76 <CC_LibInit+0x8a>
    5e22:	f000 f83d 	bl	5ea0 <CC_HalTerminate>
    5e26:	2407      	movs	r4, #7
    5e28:	f000 f88a 	bl	5f40 <CC_PalTerminate>
    5e2c:	e7e6      	b.n	5dfc <CC_LibInit+0x10>
    5e2e:	2406      	movs	r4, #6
    5e30:	f000 f836 	bl	5ea0 <CC_HalTerminate>
    5e34:	f000 f884 	bl	5f40 <CC_PalTerminate>
    5e38:	4620      	mov	r0, r4
    5e3a:	b002      	add	sp, #8
    5e3c:	bd10      	pop	{r4, pc}
    5e3e:	2404      	movs	r4, #4
    5e40:	4620      	mov	r0, r4
    5e42:	b002      	add	sp, #8
    5e44:	bd10      	pop	{r4, pc}
    5e46:	f000 f82b 	bl	5ea0 <CC_HalTerminate>
    5e4a:	f000 f879 	bl	5f40 <CC_PalTerminate>
    5e4e:	f7ff ff7b 	bl	5d48 <RndStartupTest.constprop.0>
    5e52:	4604      	mov	r4, r0
    5e54:	b958      	cbnz	r0, 5e6e <CC_LibInit+0x82>
    5e56:	4602      	mov	r2, r0
    5e58:	4601      	mov	r1, r0
    5e5a:	f7ff f9a3 	bl	51a4 <nrf_cc3xx_platform_ctr_drbg_init>
    5e5e:	b930      	cbnz	r0, 5e6e <CC_LibInit+0x82>
    5e60:	2268      	movs	r2, #104	; 0x68
    5e62:	490c      	ldr	r1, [pc, #48]	; (5e94 <CC_LibInit+0xa8>)
    5e64:	ab01      	add	r3, sp, #4
    5e66:	f7ff f9d1 	bl	520c <nrf_cc3xx_platform_ctr_drbg_get>
    5e6a:	2800      	cmp	r0, #0
    5e6c:	d0c6      	beq.n	5dfc <CC_LibInit+0x10>
    5e6e:	2405      	movs	r4, #5
    5e70:	4620      	mov	r0, r4
    5e72:	b002      	add	sp, #8
    5e74:	bd10      	pop	{r4, pc}
    5e76:	2001      	movs	r0, #1
    5e78:	f000 f8ea 	bl	6050 <CC_PalPowerSaveModeSelect>
    5e7c:	2800      	cmp	r0, #0
    5e7e:	d1e2      	bne.n	5e46 <CC_LibInit+0x5a>
    5e80:	4b05      	ldr	r3, [pc, #20]	; (5e98 <CC_LibInit+0xac>)
    5e82:	6018      	str	r0, [r3, #0]
    5e84:	e7e3      	b.n	5e4e <CC_LibInit+0x62>
    5e86:	bf00      	nop
    5e88:	50841928 	.word	0x50841928
    5e8c:	50841a24 	.word	0x50841a24
    5e90:	20e00000 	.word	0x20e00000
    5e94:	20000d44 	.word	0x20000d44
    5e98:	50841a0c 	.word	0x50841a0c

00005e9c <CC_HalInit>:
    5e9c:	2000      	movs	r0, #0
    5e9e:	4770      	bx	lr

00005ea0 <CC_HalTerminate>:
    5ea0:	2000      	movs	r0, #0
    5ea2:	4770      	bx	lr

00005ea4 <CC_HalClearInterruptBit>:
    5ea4:	0543      	lsls	r3, r0, #21
    5ea6:	d503      	bpl.n	5eb0 <CC_HalClearInterruptBit+0xc>
    5ea8:	f04f 32ff 	mov.w	r2, #4294967295
    5eac:	4b02      	ldr	r3, [pc, #8]	; (5eb8 <CC_HalClearInterruptBit+0x14>)
    5eae:	601a      	str	r2, [r3, #0]
    5eb0:	4b02      	ldr	r3, [pc, #8]	; (5ebc <CC_HalClearInterruptBit+0x18>)
    5eb2:	6018      	str	r0, [r3, #0]
    5eb4:	4770      	bx	lr
    5eb6:	bf00      	nop
    5eb8:	50841108 	.word	0x50841108
    5ebc:	50841a08 	.word	0x50841a08

00005ec0 <CC_HalMaskInterrupt>:
    5ec0:	4b01      	ldr	r3, [pc, #4]	; (5ec8 <CC_HalMaskInterrupt+0x8>)
    5ec2:	6018      	str	r0, [r3, #0]
    5ec4:	4770      	bx	lr
    5ec6:	bf00      	nop
    5ec8:	50841a04 	.word	0x50841a04

00005ecc <CC_HalWaitInterrupt>:
    5ecc:	b108      	cbz	r0, 5ed2 <CC_HalWaitInterrupt+0x6>
    5ece:	f000 b86d 	b.w	5fac <CC_PalWaitInterrupt>
    5ed2:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
    5ed6:	4770      	bx	lr

00005ed8 <CC_HalWaitInterruptRND>:
    5ed8:	b108      	cbz	r0, 5ede <CC_HalWaitInterruptRND+0x6>
    5eda:	f000 b84f 	b.w	5f7c <CC_PalWaitInterruptRND>
    5ede:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
    5ee2:	4770      	bx	lr

00005ee4 <CC_PalInit>:
    5ee4:	b510      	push	{r4, lr}
    5ee6:	4811      	ldr	r0, [pc, #68]	; (5f2c <CC_PalInit+0x48>)
    5ee8:	f000 f86e 	bl	5fc8 <CC_PalMutexCreate>
    5eec:	b100      	cbz	r0, 5ef0 <CC_PalInit+0xc>
    5eee:	bd10      	pop	{r4, pc}
    5ef0:	480f      	ldr	r0, [pc, #60]	; (5f30 <CC_PalInit+0x4c>)
    5ef2:	f000 f869 	bl	5fc8 <CC_PalMutexCreate>
    5ef6:	2800      	cmp	r0, #0
    5ef8:	d1f9      	bne.n	5eee <CC_PalInit+0xa>
    5efa:	4c0e      	ldr	r4, [pc, #56]	; (5f34 <CC_PalInit+0x50>)
    5efc:	4620      	mov	r0, r4
    5efe:	f000 f863 	bl	5fc8 <CC_PalMutexCreate>
    5f02:	2800      	cmp	r0, #0
    5f04:	d1f3      	bne.n	5eee <CC_PalInit+0xa>
    5f06:	4b0c      	ldr	r3, [pc, #48]	; (5f38 <CC_PalInit+0x54>)
    5f08:	480c      	ldr	r0, [pc, #48]	; (5f3c <CC_PalInit+0x58>)
    5f0a:	601c      	str	r4, [r3, #0]
    5f0c:	f000 f85c 	bl	5fc8 <CC_PalMutexCreate>
    5f10:	4601      	mov	r1, r0
    5f12:	2800      	cmp	r0, #0
    5f14:	d1eb      	bne.n	5eee <CC_PalInit+0xa>
    5f16:	f000 f82d 	bl	5f74 <CC_PalDmaInit>
    5f1a:	4604      	mov	r4, r0
    5f1c:	b108      	cbz	r0, 5f22 <CC_PalInit+0x3e>
    5f1e:	4620      	mov	r0, r4
    5f20:	bd10      	pop	{r4, pc}
    5f22:	f000 f877 	bl	6014 <CC_PalPowerSaveModeInit>
    5f26:	4620      	mov	r0, r4
    5f28:	e7fa      	b.n	5f20 <CC_PalInit+0x3c>
    5f2a:	bf00      	nop
    5f2c:	200000b8 	.word	0x200000b8
    5f30:	200000ac 	.word	0x200000ac
    5f34:	200000b4 	.word	0x200000b4
    5f38:	200000bc 	.word	0x200000bc
    5f3c:	200000b0 	.word	0x200000b0

00005f40 <CC_PalTerminate>:
    5f40:	b508      	push	{r3, lr}
    5f42:	4808      	ldr	r0, [pc, #32]	; (5f64 <CC_PalTerminate+0x24>)
    5f44:	f000 f84a 	bl	5fdc <CC_PalMutexDestroy>
    5f48:	4807      	ldr	r0, [pc, #28]	; (5f68 <CC_PalTerminate+0x28>)
    5f4a:	f000 f847 	bl	5fdc <CC_PalMutexDestroy>
    5f4e:	4807      	ldr	r0, [pc, #28]	; (5f6c <CC_PalTerminate+0x2c>)
    5f50:	f000 f844 	bl	5fdc <CC_PalMutexDestroy>
    5f54:	4806      	ldr	r0, [pc, #24]	; (5f70 <CC_PalTerminate+0x30>)
    5f56:	f000 f841 	bl	5fdc <CC_PalMutexDestroy>
    5f5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    5f5e:	f000 b80b 	b.w	5f78 <CC_PalDmaTerminate>
    5f62:	bf00      	nop
    5f64:	200000b8 	.word	0x200000b8
    5f68:	200000ac 	.word	0x200000ac
    5f6c:	200000b4 	.word	0x200000b4
    5f70:	200000b0 	.word	0x200000b0

00005f74 <CC_PalDmaInit>:
    5f74:	2000      	movs	r0, #0
    5f76:	4770      	bx	lr

00005f78 <CC_PalDmaTerminate>:
    5f78:	4770      	bx	lr
    5f7a:	bf00      	nop

00005f7c <CC_PalWaitInterruptRND>:
    5f7c:	4602      	mov	r2, r0
    5f7e:	4807      	ldr	r0, [pc, #28]	; (5f9c <CC_PalWaitInterruptRND+0x20>)
    5f80:	6803      	ldr	r3, [r0, #0]
    5f82:	4213      	tst	r3, r2
    5f84:	d0fc      	beq.n	5f80 <CC_PalWaitInterruptRND+0x4>
    5f86:	b121      	cbz	r1, 5f92 <CC_PalWaitInterruptRND+0x16>
    5f88:	4b05      	ldr	r3, [pc, #20]	; (5fa0 <CC_PalWaitInterruptRND+0x24>)
    5f8a:	4806      	ldr	r0, [pc, #24]	; (5fa4 <CC_PalWaitInterruptRND+0x28>)
    5f8c:	681b      	ldr	r3, [r3, #0]
    5f8e:	600b      	str	r3, [r1, #0]
    5f90:	6003      	str	r3, [r0, #0]
    5f92:	4b05      	ldr	r3, [pc, #20]	; (5fa8 <CC_PalWaitInterruptRND+0x2c>)
    5f94:	2000      	movs	r0, #0
    5f96:	601a      	str	r2, [r3, #0]
    5f98:	4770      	bx	lr
    5f9a:	bf00      	nop
    5f9c:	50841a00 	.word	0x50841a00
    5fa0:	50841104 	.word	0x50841104
    5fa4:	50841108 	.word	0x50841108
    5fa8:	50841a08 	.word	0x50841a08

00005fac <CC_PalWaitInterrupt>:
    5fac:	4602      	mov	r2, r0
    5fae:	4904      	ldr	r1, [pc, #16]	; (5fc0 <CC_PalWaitInterrupt+0x14>)
    5fb0:	680b      	ldr	r3, [r1, #0]
    5fb2:	421a      	tst	r2, r3
    5fb4:	d0fc      	beq.n	5fb0 <CC_PalWaitInterrupt+0x4>
    5fb6:	4b03      	ldr	r3, [pc, #12]	; (5fc4 <CC_PalWaitInterrupt+0x18>)
    5fb8:	2000      	movs	r0, #0
    5fba:	601a      	str	r2, [r3, #0]
    5fbc:	4770      	bx	lr
    5fbe:	bf00      	nop
    5fc0:	50841a00 	.word	0x50841a00
    5fc4:	50841a08 	.word	0x50841a08

00005fc8 <CC_PalMutexCreate>:
    5fc8:	b508      	push	{r3, lr}
    5fca:	4b03      	ldr	r3, [pc, #12]	; (5fd8 <CC_PalMutexCreate+0x10>)
    5fcc:	6802      	ldr	r2, [r0, #0]
    5fce:	681b      	ldr	r3, [r3, #0]
    5fd0:	6810      	ldr	r0, [r2, #0]
    5fd2:	4798      	blx	r3
    5fd4:	2000      	movs	r0, #0
    5fd6:	bd08      	pop	{r3, pc}
    5fd8:	2000006c 	.word	0x2000006c

00005fdc <CC_PalMutexDestroy>:
    5fdc:	b508      	push	{r3, lr}
    5fde:	4b03      	ldr	r3, [pc, #12]	; (5fec <CC_PalMutexDestroy+0x10>)
    5fe0:	6802      	ldr	r2, [r0, #0]
    5fe2:	685b      	ldr	r3, [r3, #4]
    5fe4:	6810      	ldr	r0, [r2, #0]
    5fe6:	4798      	blx	r3
    5fe8:	2000      	movs	r0, #0
    5fea:	bd08      	pop	{r3, pc}
    5fec:	2000006c 	.word	0x2000006c

00005ff0 <CC_PalMutexLock>:
    5ff0:	4b02      	ldr	r3, [pc, #8]	; (5ffc <CC_PalMutexLock+0xc>)
    5ff2:	6802      	ldr	r2, [r0, #0]
    5ff4:	689b      	ldr	r3, [r3, #8]
    5ff6:	6810      	ldr	r0, [r2, #0]
    5ff8:	4718      	bx	r3
    5ffa:	bf00      	nop
    5ffc:	2000006c 	.word	0x2000006c

00006000 <CC_PalMutexUnlock>:
    6000:	b508      	push	{r3, lr}
    6002:	4b03      	ldr	r3, [pc, #12]	; (6010 <CC_PalMutexUnlock+0x10>)
    6004:	6802      	ldr	r2, [r0, #0]
    6006:	68db      	ldr	r3, [r3, #12]
    6008:	6810      	ldr	r0, [r2, #0]
    600a:	4798      	blx	r3
    600c:	2000      	movs	r0, #0
    600e:	bd08      	pop	{r3, pc}
    6010:	2000006c 	.word	0x2000006c

00006014 <CC_PalPowerSaveModeInit>:
    6014:	b570      	push	{r4, r5, r6, lr}
    6016:	4c09      	ldr	r4, [pc, #36]	; (603c <CC_PalPowerSaveModeInit+0x28>)
    6018:	4d09      	ldr	r5, [pc, #36]	; (6040 <CC_PalPowerSaveModeInit+0x2c>)
    601a:	6920      	ldr	r0, [r4, #16]
    601c:	68ab      	ldr	r3, [r5, #8]
    601e:	4798      	blx	r3
    6020:	b118      	cbz	r0, 602a <CC_PalPowerSaveModeInit+0x16>
    6022:	4b08      	ldr	r3, [pc, #32]	; (6044 <CC_PalPowerSaveModeInit+0x30>)
    6024:	4808      	ldr	r0, [pc, #32]	; (6048 <CC_PalPowerSaveModeInit+0x34>)
    6026:	685b      	ldr	r3, [r3, #4]
    6028:	4798      	blx	r3
    602a:	2100      	movs	r1, #0
    602c:	4a07      	ldr	r2, [pc, #28]	; (604c <CC_PalPowerSaveModeInit+0x38>)
    602e:	68eb      	ldr	r3, [r5, #12]
    6030:	6011      	str	r1, [r2, #0]
    6032:	6920      	ldr	r0, [r4, #16]
    6034:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    6038:	4718      	bx	r3
    603a:	bf00      	nop
    603c:	2000007c 	.word	0x2000007c
    6040:	2000006c 	.word	0x2000006c
    6044:	2000005c 	.word	0x2000005c
    6048:	000089b8 	.word	0x000089b8
    604c:	20000fcc 	.word	0x20000fcc

00006050 <CC_PalPowerSaveModeSelect>:
    6050:	b570      	push	{r4, r5, r6, lr}
    6052:	4d1a      	ldr	r5, [pc, #104]	; (60bc <CC_PalPowerSaveModeSelect+0x6c>)
    6054:	4e1a      	ldr	r6, [pc, #104]	; (60c0 <CC_PalPowerSaveModeSelect+0x70>)
    6056:	4604      	mov	r4, r0
    6058:	68b2      	ldr	r2, [r6, #8]
    605a:	6928      	ldr	r0, [r5, #16]
    605c:	4790      	blx	r2
    605e:	b9f0      	cbnz	r0, 609e <CC_PalPowerSaveModeSelect+0x4e>
    6060:	b15c      	cbz	r4, 607a <CC_PalPowerSaveModeSelect+0x2a>
    6062:	4c18      	ldr	r4, [pc, #96]	; (60c4 <CC_PalPowerSaveModeSelect+0x74>)
    6064:	6823      	ldr	r3, [r4, #0]
    6066:	b1ab      	cbz	r3, 6094 <CC_PalPowerSaveModeSelect+0x44>
    6068:	2b01      	cmp	r3, #1
    606a:	d01a      	beq.n	60a2 <CC_PalPowerSaveModeSelect+0x52>
    606c:	3b01      	subs	r3, #1
    606e:	6023      	str	r3, [r4, #0]
    6070:	6928      	ldr	r0, [r5, #16]
    6072:	68f3      	ldr	r3, [r6, #12]
    6074:	4798      	blx	r3
    6076:	2000      	movs	r0, #0
    6078:	bd70      	pop	{r4, r5, r6, pc}
    607a:	4c12      	ldr	r4, [pc, #72]	; (60c4 <CC_PalPowerSaveModeSelect+0x74>)
    607c:	6821      	ldr	r1, [r4, #0]
    607e:	b939      	cbnz	r1, 6090 <CC_PalPowerSaveModeSelect+0x40>
    6080:	2001      	movs	r0, #1
    6082:	4b11      	ldr	r3, [pc, #68]	; (60c8 <CC_PalPowerSaveModeSelect+0x78>)
    6084:	4a11      	ldr	r2, [pc, #68]	; (60cc <CC_PalPowerSaveModeSelect+0x7c>)
    6086:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    608a:	6813      	ldr	r3, [r2, #0]
    608c:	2b00      	cmp	r3, #0
    608e:	d1fc      	bne.n	608a <CC_PalPowerSaveModeSelect+0x3a>
    6090:	3101      	adds	r1, #1
    6092:	6021      	str	r1, [r4, #0]
    6094:	68f3      	ldr	r3, [r6, #12]
    6096:	6928      	ldr	r0, [r5, #16]
    6098:	4798      	blx	r3
    609a:	2000      	movs	r0, #0
    609c:	bd70      	pop	{r4, r5, r6, pc}
    609e:	480c      	ldr	r0, [pc, #48]	; (60d0 <CC_PalPowerSaveModeSelect+0x80>)
    60a0:	bd70      	pop	{r4, r5, r6, pc}
    60a2:	4a0a      	ldr	r2, [pc, #40]	; (60cc <CC_PalPowerSaveModeSelect+0x7c>)
    60a4:	6813      	ldr	r3, [r2, #0]
    60a6:	2b00      	cmp	r3, #0
    60a8:	d1fc      	bne.n	60a4 <CC_PalPowerSaveModeSelect+0x54>
    60aa:	4a07      	ldr	r2, [pc, #28]	; (60c8 <CC_PalPowerSaveModeSelect+0x78>)
    60ac:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    60b0:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    60b4:	f7ff ff04 	bl	5ec0 <CC_HalMaskInterrupt>
    60b8:	6823      	ldr	r3, [r4, #0]
    60ba:	e7d7      	b.n	606c <CC_PalPowerSaveModeSelect+0x1c>
    60bc:	2000007c 	.word	0x2000007c
    60c0:	2000006c 	.word	0x2000006c
    60c4:	20000fcc 	.word	0x20000fcc
    60c8:	50840000 	.word	0x50840000
    60cc:	50841910 	.word	0x50841910
    60d0:	ffff8fe9 	.word	0xffff8fe9

000060d4 <mutex_init>:
    60d4:	4b01      	ldr	r3, [pc, #4]	; (60dc <mutex_init+0x8>)
    60d6:	681b      	ldr	r3, [r3, #0]
    60d8:	4718      	bx	r3
    60da:	bf00      	nop
    60dc:	2000006c 	.word	0x2000006c

000060e0 <mutex_lock>:
    60e0:	4b01      	ldr	r3, [pc, #4]	; (60e8 <mutex_lock+0x8>)
    60e2:	689b      	ldr	r3, [r3, #8]
    60e4:	4718      	bx	r3
    60e6:	bf00      	nop
    60e8:	2000006c 	.word	0x2000006c

000060ec <mutex_unlock>:
    60ec:	4b01      	ldr	r3, [pc, #4]	; (60f4 <mutex_unlock+0x8>)
    60ee:	68db      	ldr	r3, [r3, #12]
    60f0:	4718      	bx	r3
    60f2:	bf00      	nop
    60f4:	2000006c 	.word	0x2000006c

000060f8 <startTrngHW>:
    60f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    60fc:	2800      	cmp	r0, #0
    60fe:	d07c      	beq.n	61fa <startTrngHW+0x102>
    6100:	460c      	mov	r4, r1
    6102:	2900      	cmp	r1, #0
    6104:	d079      	beq.n	61fa <startTrngHW+0x102>
    6106:	461d      	mov	r5, r3
    6108:	2b00      	cmp	r3, #0
    610a:	d076      	beq.n	61fa <startTrngHW+0x102>
    610c:	4606      	mov	r6, r0
    610e:	b122      	cbz	r2, 611a <startTrngHW+0x22>
    6110:	2201      	movs	r2, #1
    6112:	2300      	movs	r3, #0
    6114:	602a      	str	r2, [r5, #0]
    6116:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
    611a:	682b      	ldr	r3, [r5, #0]
    611c:	2b00      	cmp	r3, #0
    611e:	d068      	beq.n	61f2 <startTrngHW+0xfa>
    6120:	4629      	mov	r1, r5
    6122:	4620      	mov	r0, r4
    6124:	f000 fddc 	bl	6ce0 <LLF_RND_GetFastestRosc>
    6128:	4607      	mov	r7, r0
    612a:	2800      	cmp	r0, #0
    612c:	d162      	bne.n	61f4 <startTrngHW+0xfc>
    612e:	4621      	mov	r1, r4
    6130:	6828      	ldr	r0, [r5, #0]
    6132:	f000 fdb7 	bl	6ca4 <LLF_RND_GetRoscSampleCnt>
    6136:	4607      	mov	r7, r0
    6138:	2800      	cmp	r0, #0
    613a:	d15b      	bne.n	61f4 <startTrngHW+0xfc>
    613c:	682b      	ldr	r3, [r5, #0]
    613e:	2b08      	cmp	r3, #8
    6140:	d06a      	beq.n	6218 <startTrngHW+0x120>
    6142:	2b04      	cmp	r3, #4
    6144:	d06b      	beq.n	621e <startTrngHW+0x126>
    6146:	f1a3 0802 	sub.w	r8, r3, #2
    614a:	fab8 f888 	clz	r8, r8
    614e:	ea4f 1858 	mov.w	r8, r8, lsr #5
    6152:	2301      	movs	r3, #1
    6154:	469c      	mov	ip, r3
    6156:	4a33      	ldr	r2, [pc, #204]	; (6224 <startTrngHW+0x12c>)
    6158:	4933      	ldr	r1, [pc, #204]	; (6228 <startTrngHW+0x130>)
    615a:	6013      	str	r3, [r2, #0]
    615c:	4610      	mov	r0, r2
    615e:	600b      	str	r3, [r1, #0]
    6160:	3a94      	subs	r2, #148	; 0x94
    6162:	f8c0 c000 	str.w	ip, [r0]
    6166:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6168:	6013      	str	r3, [r2, #0]
    616a:	6811      	ldr	r1, [r2, #0]
    616c:	428b      	cmp	r3, r1
    616e:	d1f8      	bne.n	6162 <startTrngHW+0x6a>
    6170:	f04f 0900 	mov.w	r9, #0
    6174:	4b2d      	ldr	r3, [pc, #180]	; (622c <startTrngHW+0x134>)
    6176:	f04f 30ff 	mov.w	r0, #4294967295
    617a:	f8c3 9000 	str.w	r9, [r3]
    617e:	f7ff fe91 	bl	5ea4 <CC_HalClearInterruptBit>
    6182:	f06f 021b 	mvn.w	r2, #27
    6186:	4b2a      	ldr	r3, [pc, #168]	; (6230 <startTrngHW+0x138>)
    6188:	4648      	mov	r0, r9
    618a:	601a      	str	r2, [r3, #0]
    618c:	f7ff fe98 	bl	5ec0 <CC_HalMaskInterrupt>
    6190:	4a28      	ldr	r2, [pc, #160]	; (6234 <startTrngHW+0x13c>)
    6192:	4b29      	ldr	r3, [pc, #164]	; (6238 <startTrngHW+0x140>)
    6194:	f8c2 8000 	str.w	r8, [r2]
    6198:	6818      	ldr	r0, [r3, #0]
    619a:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
    619e:	f7ff fe8f 	bl	5ec0 <CC_HalMaskInterrupt>
    61a2:	220a      	movs	r2, #10
    61a4:	4b25      	ldr	r3, [pc, #148]	; (623c <startTrngHW+0x144>)
    61a6:	601a      	str	r2, [r3, #0]
    61a8:	9a08      	ldr	r2, [sp, #32]
    61aa:	6923      	ldr	r3, [r4, #16]
    61ac:	2a01      	cmp	r2, #1
    61ae:	6a61      	ldr	r1, [r4, #36]	; 0x24
    61b0:	d027      	beq.n	6202 <startTrngHW+0x10a>
    61b2:	4a23      	ldr	r2, [pc, #140]	; (6240 <startTrngHW+0x148>)
    61b4:	fba2 2303 	umull	r2, r3, r2, r3
    61b8:	091b      	lsrs	r3, r3, #4
    61ba:	2201      	movs	r2, #1
    61bc:	fb03 f301 	mul.w	r3, r3, r1
    61c0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    61c4:	491f      	ldr	r1, [pc, #124]	; (6244 <startTrngHW+0x14c>)
    61c6:	03db      	lsls	r3, r3, #15
    61c8:	099b      	lsrs	r3, r3, #6
    61ca:	600b      	str	r3, [r1, #0]
    61cc:	4b17      	ldr	r3, [pc, #92]	; (622c <startTrngHW+0x134>)
    61ce:	4638      	mov	r0, r7
    61d0:	601a      	str	r2, [r3, #0]
    61d2:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
    61d6:	682a      	ldr	r2, [r5, #0]
    61d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    61dc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
    61e0:	f8c6 30d8 	str.w	r3, [r6, #216]	; 0xd8
    61e4:	682a      	ldr	r2, [r5, #0]
    61e6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    61ea:	f8c6 30d8 	str.w	r3, [r6, #216]	; 0xd8
    61ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    61f2:	4f15      	ldr	r7, [pc, #84]	; (6248 <startTrngHW+0x150>)
    61f4:	4638      	mov	r0, r7
    61f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    61fa:	4f14      	ldr	r7, [pc, #80]	; (624c <startTrngHW+0x154>)
    61fc:	4638      	mov	r0, r7
    61fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    6202:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6206:	f8d3 2c0c 	ldr.w	r2, [r3, #3084]	; 0xc0c
    620a:	3201      	adds	r2, #1
    620c:	d002      	beq.n	6214 <startTrngHW+0x11c>
    620e:	f8d3 3c0c 	ldr.w	r3, [r3, #3084]	; 0xc0c
    6212:	e7ce      	b.n	61b2 <startTrngHW+0xba>
    6214:	2316      	movs	r3, #22
    6216:	e7d0      	b.n	61ba <startTrngHW+0xc2>
    6218:	f04f 0803 	mov.w	r8, #3
    621c:	e799      	b.n	6152 <startTrngHW+0x5a>
    621e:	f04f 0802 	mov.w	r8, #2
    6222:	e796      	b.n	6152 <startTrngHW+0x5a>
    6224:	508411c4 	.word	0x508411c4
    6228:	50841140 	.word	0x50841140
    622c:	5084112c 	.word	0x5084112c
    6230:	50841100 	.word	0x50841100
    6234:	5084110c 	.word	0x5084110c
    6238:	50841a04 	.word	0x50841a04
    623c:	50841138 	.word	0x50841138
    6240:	aaaaaaab 	.word	0xaaaaaaab
    6244:	508411d8 	.word	0x508411d8
    6248:	00f10c31 	.word	0x00f10c31
    624c:	00f10c35 	.word	0x00f10c35

00006250 <LLF_RND_RepetitionCounterTest.part.0>:
    6250:	b4f0      	push	{r4, r5, r6, r7}
    6252:	2400      	movs	r4, #0
    6254:	00c9      	lsls	r1, r1, #3
    6256:	4626      	mov	r6, r4
    6258:	4627      	mov	r7, r4
    625a:	f101 3cff 	add.w	ip, r1, #4294967295
    625e:	e006      	b.n	626e <LLF_RND_RepetitionCounterTest.part.0+0x1e>
    6260:	429f      	cmp	r7, r3
    6262:	d015      	beq.n	6290 <LLF_RND_RepetitionCounterTest.part.0+0x40>
    6264:	2601      	movs	r6, #1
    6266:	4565      	cmp	r5, ip
    6268:	d818      	bhi.n	629c <LLF_RND_RepetitionCounterTest.part.0+0x4c>
    626a:	462c      	mov	r4, r5
    626c:	461f      	mov	r7, r3
    626e:	0963      	lsrs	r3, r4, #5
    6270:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    6274:	f004 011f 	and.w	r1, r4, #31
    6278:	40cb      	lsrs	r3, r1
    627a:	291f      	cmp	r1, #31
    627c:	f104 0501 	add.w	r5, r4, #1
    6280:	bf18      	it	ne
    6282:	f003 0301 	andne.w	r3, r3, #1
    6286:	2c00      	cmp	r4, #0
    6288:	d1ea      	bne.n	6260 <LLF_RND_RepetitionCounterTest.part.0+0x10>
    628a:	2601      	movs	r6, #1
    628c:	4635      	mov	r5, r6
    628e:	e7ec      	b.n	626a <LLF_RND_RepetitionCounterTest.part.0+0x1a>
    6290:	3601      	adds	r6, #1
    6292:	4296      	cmp	r6, r2
    6294:	d1e7      	bne.n	6266 <LLF_RND_RepetitionCounterTest.part.0+0x16>
    6296:	4803      	ldr	r0, [pc, #12]	; (62a4 <LLF_RND_RepetitionCounterTest.part.0+0x54>)
    6298:	bcf0      	pop	{r4, r5, r6, r7}
    629a:	4770      	bx	lr
    629c:	2000      	movs	r0, #0
    629e:	bcf0      	pop	{r4, r5, r6, r7}
    62a0:	4770      	bx	lr
    62a2:	bf00      	nop
    62a4:	00f10c36 	.word	0x00f10c36

000062a8 <LLF_RND_AdaptiveProportionTest>:
    62a8:	2800      	cmp	r0, #0
    62aa:	d05f      	beq.n	636c <LLF_RND_AdaptiveProportionTest+0xc4>
    62ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    62b0:	1e4c      	subs	r4, r1, #1
    62b2:	f5b4 7f04 	cmp.w	r4, #528	; 0x210
    62b6:	d226      	bcs.n	6306 <LLF_RND_AdaptiveProportionTest+0x5e>
    62b8:	b32b      	cbz	r3, 6306 <LLF_RND_AdaptiveProportionTest+0x5e>
    62ba:	b322      	cbz	r2, 6306 <LLF_RND_AdaptiveProportionTest+0x5e>
    62bc:	00cc      	lsls	r4, r1, #3
    62be:	2b01      	cmp	r3, #1
    62c0:	f104 3eff 	add.w	lr, r4, #4294967295
    62c4:	d02f      	beq.n	6326 <LLF_RND_AdaptiveProportionTest+0x7e>
    62c6:	2100      	movs	r1, #0
    62c8:	468c      	mov	ip, r1
    62ca:	460f      	mov	r7, r1
    62cc:	460d      	mov	r5, r1
    62ce:	f103 38ff 	add.w	r8, r3, #4294967295
    62d2:	094c      	lsrs	r4, r1, #5
    62d4:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
    62d8:	f001 061f 	and.w	r6, r1, #31
    62dc:	40f4      	lsrs	r4, r6
    62de:	2e1f      	cmp	r6, #31
    62e0:	bf18      	it	ne
    62e2:	f004 0401 	andne.w	r4, r4, #1
    62e6:	b921      	cbnz	r1, 62f2 <LLF_RND_AdaptiveProportionTest+0x4a>
    62e8:	2501      	movs	r5, #1
    62ea:	46ac      	mov	ip, r5
    62ec:	4629      	mov	r1, r5
    62ee:	4627      	mov	r7, r4
    62f0:	e7ef      	b.n	62d2 <LLF_RND_AdaptiveProportionTest+0x2a>
    62f2:	42ab      	cmp	r3, r5
    62f4:	d013      	beq.n	631e <LLF_RND_AdaptiveProportionTest+0x76>
    62f6:	42a7      	cmp	r7, r4
    62f8:	d101      	bne.n	62fe <LLF_RND_AdaptiveProportionTest+0x56>
    62fa:	f10c 0c01 	add.w	ip, ip, #1
    62fe:	4545      	cmp	r5, r8
    6300:	d104      	bne.n	630c <LLF_RND_AdaptiveProportionTest+0x64>
    6302:	4562      	cmp	r2, ip
    6304:	d202      	bcs.n	630c <LLF_RND_AdaptiveProportionTest+0x64>
    6306:	481a      	ldr	r0, [pc, #104]	; (6370 <LLF_RND_AdaptiveProportionTest+0xc8>)
    6308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    630c:	463c      	mov	r4, r7
    630e:	3101      	adds	r1, #1
    6310:	458e      	cmp	lr, r1
    6312:	f105 0501 	add.w	r5, r5, #1
    6316:	d2ea      	bcs.n	62ee <LLF_RND_AdaptiveProportionTest+0x46>
    6318:	2000      	movs	r0, #0
    631a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    631e:	2500      	movs	r5, #0
    6320:	f04f 0c01 	mov.w	ip, #1
    6324:	e7f3      	b.n	630e <LLF_RND_AdaptiveProportionTest+0x66>
    6326:	2600      	movs	r6, #0
    6328:	46b4      	mov	ip, r6
    632a:	4637      	mov	r7, r6
    632c:	4631      	mov	r1, r6
    632e:	094b      	lsrs	r3, r1, #5
    6330:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    6334:	f001 051f 	and.w	r5, r1, #31
    6338:	40eb      	lsrs	r3, r5
    633a:	2d1f      	cmp	r5, #31
    633c:	bf18      	it	ne
    633e:	f003 0301 	andne.w	r3, r3, #1
    6342:	b139      	cbz	r1, 6354 <LLF_RND_AdaptiveProportionTest+0xac>
    6344:	b95f      	cbnz	r7, 635e <LLF_RND_AdaptiveProportionTest+0xb6>
    6346:	459c      	cmp	ip, r3
    6348:	d001      	beq.n	634e <LLF_RND_AdaptiveProportionTest+0xa6>
    634a:	4663      	mov	r3, ip
    634c:	e008      	b.n	6360 <LLF_RND_AdaptiveProportionTest+0xb8>
    634e:	4663      	mov	r3, ip
    6350:	3601      	adds	r6, #1
    6352:	e005      	b.n	6360 <LLF_RND_AdaptiveProportionTest+0xb8>
    6354:	2601      	movs	r6, #1
    6356:	4631      	mov	r1, r6
    6358:	469c      	mov	ip, r3
    635a:	2701      	movs	r7, #1
    635c:	e7e7      	b.n	632e <LLF_RND_AdaptiveProportionTest+0x86>
    635e:	463e      	mov	r6, r7
    6360:	42b2      	cmp	r2, r6
    6362:	d3d0      	bcc.n	6306 <LLF_RND_AdaptiveProportionTest+0x5e>
    6364:	3101      	adds	r1, #1
    6366:	42a1      	cmp	r1, r4
    6368:	d1f6      	bne.n	6358 <LLF_RND_AdaptiveProportionTest+0xb0>
    636a:	e7d5      	b.n	6318 <LLF_RND_AdaptiveProportionTest+0x70>
    636c:	4800      	ldr	r0, [pc, #0]	; (6370 <LLF_RND_AdaptiveProportionTest+0xc8>)
    636e:	4770      	bx	lr
    6370:	00f10c37 	.word	0x00f10c37

00006374 <getTrngSource>:
    6374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6378:	b08d      	sub	sp, #52	; 0x34
    637a:	9e18      	ldr	r6, [sp, #96]	; 0x60
    637c:	4607      	mov	r7, r0
    637e:	460c      	mov	r4, r1
    6380:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    6382:	2e00      	cmp	r6, #0
    6384:	d14d      	bne.n	6422 <getTrngSource+0xae>
    6386:	f8d1 b010 	ldr.w	fp, [r1, #16]
    638a:	2100      	movs	r1, #0
    638c:	601d      	str	r5, [r3, #0]
    638e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6390:	6019      	str	r1, [r3, #0]
    6392:	2a00      	cmp	r2, #0
    6394:	f000 8123 	beq.w	65de <getTrngSource+0x26a>
    6398:	4a9d      	ldr	r2, [pc, #628]	; (6610 <getTrngSource+0x29c>)
    639a:	4b9e      	ldr	r3, [pc, #632]	; (6614 <getTrngSource+0x2a0>)
    639c:	6811      	ldr	r1, [r2, #0]
    639e:	6a62      	ldr	r2, [r4, #36]	; 0x24
    63a0:	681b      	ldr	r3, [r3, #0]
    63a2:	429a      	cmp	r2, r3
    63a4:	d148      	bne.n	6438 <getTrngSource+0xc4>
    63a6:	290a      	cmp	r1, #10
    63a8:	d146      	bne.n	6438 <getTrngSource+0xc4>
    63aa:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
    63ae:	9304      	str	r3, [sp, #16]
    63b0:	2304      	movs	r3, #4
    63b2:	46b8      	mov	r8, r7
    63b4:	9302      	str	r3, [sp, #8]
    63b6:	4b98      	ldr	r3, [pc, #608]	; (6618 <getTrngSource+0x2a4>)
    63b8:	fba3 230b 	umull	r2, r3, r3, fp
    63bc:	ea4f 0a93 	mov.w	sl, r3, lsr #2
    63c0:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
    63c4:	f105 0208 	add.w	r2, r5, #8
    63c8:	9203      	str	r2, [sp, #12]
    63ca:	ebab 0a43 	sub.w	sl, fp, r3, lsl #1
    63ce:	9b16      	ldr	r3, [sp, #88]	; 0x58
    63d0:	f8c3 b000 	str.w	fp, [r3]
    63d4:	f1bb 0f00 	cmp.w	fp, #0
    63d8:	f000 80c7 	beq.w	656a <getTrngSource+0x1f6>
    63dc:	465d      	mov	r5, fp
    63de:	f04f 0900 	mov.w	r9, #0
    63e2:	9e03      	ldr	r6, [sp, #12]
    63e4:	f000 fc8c 	bl	6d00 <LLF_RND_TurnOffTrng>
    63e8:	2300      	movs	r3, #0
    63ea:	9305      	str	r3, [sp, #20]
    63ec:	f1b8 0f00 	cmp.w	r8, #0
    63f0:	f000 80e9 	beq.w	65c6 <getTrngSource+0x252>
    63f4:	2c00      	cmp	r4, #0
    63f6:	f000 80e6 	beq.w	65c6 <getTrngSource+0x252>
    63fa:	9b04      	ldr	r3, [sp, #16]
    63fc:	2b00      	cmp	r3, #0
    63fe:	f000 80e0 	beq.w	65c2 <getTrngSource+0x24e>
    6402:	4620      	mov	r0, r4
    6404:	a904      	add	r1, sp, #16
    6406:	f000 fc6b 	bl	6ce0 <LLF_RND_GetFastestRosc>
    640a:	b1b8      	cbz	r0, 643c <getTrngSource+0xc8>
    640c:	4b83      	ldr	r3, [pc, #524]	; (661c <getTrngSource+0x2a8>)
    640e:	4298      	cmp	r0, r3
    6410:	f040 80ab 	bne.w	656a <getTrngSource+0x1f6>
    6414:	9002      	str	r0, [sp, #8]
    6416:	f000 fc73 	bl	6d00 <LLF_RND_TurnOffTrng>
    641a:	9802      	ldr	r0, [sp, #8]
    641c:	b00d      	add	sp, #52	; 0x34
    641e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6422:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    6426:	f8d1 0c0c 	ldr.w	r0, [r1, #3084]	; 0xc0c
    642a:	3001      	adds	r0, #1
    642c:	bf0c      	ite	eq
    642e:	f44f 7b04 	moveq.w	fp, #528	; 0x210
    6432:	f8d1 bc0c 	ldrne.w	fp, [r1, #3084]	; 0xc0c
    6436:	e7a8      	b.n	638a <getTrngSource+0x16>
    6438:	4879      	ldr	r0, [pc, #484]	; (6620 <getTrngSource+0x2ac>)
    643a:	e7eb      	b.n	6414 <getTrngSource+0xa0>
    643c:	4621      	mov	r1, r4
    643e:	9804      	ldr	r0, [sp, #16]
    6440:	f000 fc30 	bl	6ca4 <LLF_RND_GetRoscSampleCnt>
    6444:	2800      	cmp	r0, #0
    6446:	d1e1      	bne.n	640c <getTrngSource+0x98>
    6448:	9f04      	ldr	r7, [sp, #16]
    644a:	2f08      	cmp	r7, #8
    644c:	f000 80bd 	beq.w	65ca <getTrngSource+0x256>
    6450:	2f04      	cmp	r7, #4
    6452:	f000 80bc 	beq.w	65ce <getTrngSource+0x25a>
    6456:	f1a7 0702 	sub.w	r7, r7, #2
    645a:	fab7 f787 	clz	r7, r7
    645e:	097f      	lsrs	r7, r7, #5
    6460:	2301      	movs	r3, #1
    6462:	4619      	mov	r1, r3
    6464:	486f      	ldr	r0, [pc, #444]	; (6624 <getTrngSource+0x2b0>)
    6466:	6003      	str	r3, [r0, #0]
    6468:	f840 3c84 	str.w	r3, [r0, #-132]
    646c:	4b6d      	ldr	r3, [pc, #436]	; (6624 <getTrngSource+0x2b0>)
    646e:	4869      	ldr	r0, [pc, #420]	; (6614 <getTrngSource+0x2a0>)
    6470:	6019      	str	r1, [r3, #0]
    6472:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6474:	6003      	str	r3, [r0, #0]
    6476:	6800      	ldr	r0, [r0, #0]
    6478:	4283      	cmp	r3, r0
    647a:	d1f7      	bne.n	646c <getTrngSource+0xf8>
    647c:	2300      	movs	r3, #0
    647e:	4a6a      	ldr	r2, [pc, #424]	; (6628 <getTrngSource+0x2b4>)
    6480:	f04f 30ff 	mov.w	r0, #4294967295
    6484:	6013      	str	r3, [r2, #0]
    6486:	f7ff fd0d 	bl	5ea4 <CC_HalClearInterruptBit>
    648a:	2300      	movs	r3, #0
    648c:	f06f 011b 	mvn.w	r1, #27
    6490:	4618      	mov	r0, r3
    6492:	4b66      	ldr	r3, [pc, #408]	; (662c <getTrngSource+0x2b8>)
    6494:	6019      	str	r1, [r3, #0]
    6496:	f7ff fd13 	bl	5ec0 <CC_HalMaskInterrupt>
    649a:	4965      	ldr	r1, [pc, #404]	; (6630 <getTrngSource+0x2bc>)
    649c:	4b65      	ldr	r3, [pc, #404]	; (6634 <getTrngSource+0x2c0>)
    649e:	600f      	str	r7, [r1, #0]
    64a0:	6818      	ldr	r0, [r3, #0]
    64a2:	4f5d      	ldr	r7, [pc, #372]	; (6618 <getTrngSource+0x2a4>)
    64a4:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
    64a8:	f7ff fd0a 	bl	5ec0 <CC_HalMaskInterrupt>
    64ac:	210a      	movs	r1, #10
    64ae:	2201      	movs	r2, #1
    64b0:	4b57      	ldr	r3, [pc, #348]	; (6610 <getTrngSource+0x29c>)
    64b2:	4861      	ldr	r0, [pc, #388]	; (6638 <getTrngSource+0x2c4>)
    64b4:	6019      	str	r1, [r3, #0]
    64b6:	6921      	ldr	r1, [r4, #16]
    64b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    64ba:	fba7 c101 	umull	ip, r1, r7, r1
    64be:	0909      	lsrs	r1, r1, #4
    64c0:	fb03 f301 	mul.w	r3, r3, r1
    64c4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    64c8:	03db      	lsls	r3, r3, #15
    64ca:	099b      	lsrs	r3, r3, #6
    64cc:	6003      	str	r3, [r0, #0]
    64ce:	4b56      	ldr	r3, [pc, #344]	; (6628 <getTrngSource+0x2b4>)
    64d0:	a805      	add	r0, sp, #20
    64d2:	601a      	str	r2, [r3, #0]
    64d4:	9904      	ldr	r1, [sp, #16]
    64d6:	f8d8 20d8 	ldr.w	r2, [r8, #216]	; 0xd8
    64da:	020b      	lsls	r3, r1, #8
    64dc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    64e0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    64e4:	4313      	orrs	r3, r2
    64e6:	f8c8 30d8 	str.w	r3, [r8, #216]	; 0xd8
    64ea:	f000 fbcb 	bl	6c84 <LLF_RND_WaitRngInterrupt>
    64ee:	9b05      	ldr	r3, [sp, #20]
    64f0:	f003 031a 	and.w	r3, r3, #26
    64f4:	4303      	orrs	r3, r0
    64f6:	d138      	bne.n	656a <getTrngSource+0x1f6>
    64f8:	4b50      	ldr	r3, [pc, #320]	; (663c <getTrngSource+0x2c8>)
    64fa:	fba7 2705 	umull	r2, r7, r7, r5
    64fe:	681a      	ldr	r2, [r3, #0]
    6500:	3314      	adds	r3, #20
    6502:	9206      	str	r2, [sp, #24]
    6504:	f853 2c10 	ldr.w	r2, [r3, #-16]
    6508:	ebb9 0f97 	cmp.w	r9, r7, lsr #2
    650c:	9207      	str	r2, [sp, #28]
    650e:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    6512:	9208      	str	r2, [sp, #32]
    6514:	f853 2c08 	ldr.w	r2, [r3, #-8]
    6518:	9209      	str	r2, [sp, #36]	; 0x24
    651a:	f853 2c04 	ldr.w	r2, [r3, #-4]
    651e:	920a      	str	r2, [sp, #40]	; 0x28
    6520:	681b      	ldr	r3, [r3, #0]
    6522:	930b      	str	r3, [sp, #44]	; 0x2c
    6524:	d102      	bne.n	652c <getTrngSource+0x1b8>
    6526:	f1ba 0f00 	cmp.w	sl, #0
    652a:	d141      	bne.n	65b0 <getTrngSource+0x23c>
    652c:	2218      	movs	r2, #24
    652e:	4630      	mov	r0, r6
    6530:	eb0d 0102 	add.w	r1, sp, r2
    6534:	f000 fb16 	bl	6b64 <CC_PalMemCopyPlat>
    6538:	3d18      	subs	r5, #24
    653a:	3618      	adds	r6, #24
    653c:	f109 0901 	add.w	r9, r9, #1
    6540:	2d00      	cmp	r5, #0
    6542:	f47f af4f 	bne.w	63e4 <getTrngSource+0x70>
    6546:	f5bb 7f04 	cmp.w	fp, #528	; 0x210
    654a:	d85d      	bhi.n	6608 <getTrngSource+0x294>
    654c:	9d03      	ldr	r5, [sp, #12]
    654e:	4659      	mov	r1, fp
    6550:	4628      	mov	r0, r5
    6552:	6962      	ldr	r2, [r4, #20]
    6554:	f7ff fe7c 	bl	6250 <LLF_RND_RepetitionCounterTest.part.0>
    6558:	2800      	cmp	r0, #0
    655a:	d04b      	beq.n	65f4 <getTrngSource+0x280>
    655c:	2300      	movs	r3, #0
    655e:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6560:	6013      	str	r3, [r2, #0]
    6562:	4b2e      	ldr	r3, [pc, #184]	; (661c <getTrngSource+0x2a8>)
    6564:	4298      	cmp	r0, r3
    6566:	f43f af55 	beq.w	6414 <getTrngSource+0xa0>
    656a:	9d04      	ldr	r5, [sp, #16]
    656c:	2d08      	cmp	r5, #8
    656e:	d034      	beq.n	65da <getTrngSource+0x266>
    6570:	2200      	movs	r2, #0
    6572:	ab04      	add	r3, sp, #16
    6574:	4621      	mov	r1, r4
    6576:	4640      	mov	r0, r8
    6578:	006d      	lsls	r5, r5, #1
    657a:	9200      	str	r2, [sp, #0]
    657c:	9504      	str	r5, [sp, #16]
    657e:	f7ff fdbb 	bl	60f8 <startTrngHW>
    6582:	4b2f      	ldr	r3, [pc, #188]	; (6640 <getTrngSource+0x2cc>)
    6584:	4298      	cmp	r0, r3
    6586:	d024      	beq.n	65d2 <getTrngSource+0x25e>
    6588:	2800      	cmp	r0, #0
    658a:	f47f af43 	bne.w	6414 <getTrngSource+0xa0>
    658e:	f8d8 20d8 	ldr.w	r2, [r8, #216]	; 0xd8
    6592:	0a13      	lsrs	r3, r2, #8
    6594:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    6598:	4313      	orrs	r3, r2
    659a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    659e:	f8c8 30d8 	str.w	r3, [r8, #216]	; 0xd8
    65a2:	9b02      	ldr	r3, [sp, #8]
    65a4:	3b01      	subs	r3, #1
    65a6:	9302      	str	r3, [sp, #8]
    65a8:	f47f af11 	bne.w	63ce <getTrngSource+0x5a>
    65ac:	2000      	movs	r0, #0
    65ae:	e731      	b.n	6414 <getTrngSource+0xa0>
    65b0:	4630      	mov	r0, r6
    65b2:	4652      	mov	r2, sl
    65b4:	a906      	add	r1, sp, #24
    65b6:	f000 fad5 	bl	6b64 <CC_PalMemCopyPlat>
    65ba:	eba5 050a 	sub.w	r5, r5, sl
    65be:	4456      	add	r6, sl
    65c0:	e7bc      	b.n	653c <getTrngSource+0x1c8>
    65c2:	481f      	ldr	r0, [pc, #124]	; (6640 <getTrngSource+0x2cc>)
    65c4:	e722      	b.n	640c <getTrngSource+0x98>
    65c6:	481f      	ldr	r0, [pc, #124]	; (6644 <getTrngSource+0x2d0>)
    65c8:	e720      	b.n	640c <getTrngSource+0x98>
    65ca:	2703      	movs	r7, #3
    65cc:	e748      	b.n	6460 <getTrngSource+0xec>
    65ce:	2702      	movs	r7, #2
    65d0:	e746      	b.n	6460 <getTrngSource+0xec>
    65d2:	6a23      	ldr	r3, [r4, #32]
    65d4:	2b00      	cmp	r3, #0
    65d6:	f43f af1d 	beq.w	6414 <getTrngSource+0xa0>
    65da:	481b      	ldr	r0, [pc, #108]	; (6648 <getTrngSource+0x2d4>)
    65dc:	e71a      	b.n	6414 <getTrngSource+0xa0>
    65de:	2201      	movs	r2, #1
    65e0:	4621      	mov	r1, r4
    65e2:	4638      	mov	r0, r7
    65e4:	9600      	str	r6, [sp, #0]
    65e6:	ab04      	add	r3, sp, #16
    65e8:	f7ff fd86 	bl	60f8 <startTrngHW>
    65ec:	2800      	cmp	r0, #0
    65ee:	f43f aedf 	beq.w	63b0 <getTrngSource+0x3c>
    65f2:	e70f      	b.n	6414 <getTrngSource+0xa0>
    65f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    65f8:	4659      	mov	r1, fp
    65fa:	4628      	mov	r0, r5
    65fc:	69a2      	ldr	r2, [r4, #24]
    65fe:	f7ff fe53 	bl	62a8 <LLF_RND_AdaptiveProportionTest>
    6602:	2800      	cmp	r0, #0
    6604:	d1aa      	bne.n	655c <getTrngSource+0x1e8>
    6606:	e7d1      	b.n	65ac <getTrngSource+0x238>
    6608:	9b16      	ldr	r3, [sp, #88]	; 0x58
    660a:	601d      	str	r5, [r3, #0]
    660c:	e7ad      	b.n	656a <getTrngSource+0x1f6>
    660e:	bf00      	nop
    6610:	50841138 	.word	0x50841138
    6614:	50841130 	.word	0x50841130
    6618:	aaaaaaab 	.word	0xaaaaaaab
    661c:	00f10c02 	.word	0x00f10c02
    6620:	00f10c30 	.word	0x00f10c30
    6624:	508411c4 	.word	0x508411c4
    6628:	5084112c 	.word	0x5084112c
    662c:	50841100 	.word	0x50841100
    6630:	5084110c 	.word	0x5084110c
    6634:	50841a04 	.word	0x50841a04
    6638:	508411d8 	.word	0x508411d8
    663c:	50841114 	.word	0x50841114
    6640:	00f10c31 	.word	0x00f10c31
    6644:	00f10c35 	.word	0x00f10c35
    6648:	00f10c32 	.word	0x00f10c32

0000664c <LLF_RND_GetTrngSource>:
    664c:	2300      	movs	r3, #0
    664e:	b430      	push	{r4, r5}
    6650:	e9dd 4503 	ldrd	r4, r5, [sp, #12]
    6654:	9304      	str	r3, [sp, #16]
    6656:	9b02      	ldr	r3, [sp, #8]
    6658:	e9cd 4502 	strd	r4, r5, [sp, #8]
    665c:	bc30      	pop	{r4, r5}
    665e:	f7ff be89 	b.w	6374 <getTrngSource>
    6662:	bf00      	nop

00006664 <LLF_RND_RunTrngStartupTest>:
    6664:	b510      	push	{r4, lr}
    6666:	2401      	movs	r4, #1
    6668:	b086      	sub	sp, #24
    666a:	ab05      	add	r3, sp, #20
    666c:	e9cd 2401 	strd	r2, r4, [sp, #4]
    6670:	9300      	str	r3, [sp, #0]
    6672:	2200      	movs	r2, #0
    6674:	ab04      	add	r3, sp, #16
    6676:	f7ff fe7d 	bl	6374 <getTrngSource>
    667a:	b006      	add	sp, #24
    667c:	bd10      	pop	{r4, pc}
    667e:	bf00      	nop

00006680 <mbedtls_hardware_poll>:
    6680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6684:	b088      	sub	sp, #32
    6686:	9205      	str	r2, [sp, #20]
    6688:	2900      	cmp	r1, #0
    668a:	d068      	beq.n	675e <mbedtls_hardware_poll+0xde>
    668c:	461c      	mov	r4, r3
    668e:	2b00      	cmp	r3, #0
    6690:	d065      	beq.n	675e <mbedtls_hardware_poll+0xde>
    6692:	4615      	mov	r5, r2
    6694:	2a00      	cmp	r2, #0
    6696:	d062      	beq.n	675e <mbedtls_hardware_poll+0xde>
    6698:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 6780 <mbedtls_hardware_poll+0x100>
    669c:	460e      	mov	r6, r1
    669e:	f8d8 0000 	ldr.w	r0, [r8]
    66a2:	f04f 31ff 	mov.w	r1, #4294967295
    66a6:	f7ff fca3 	bl	5ff0 <CC_PalMutexLock>
    66aa:	2800      	cmp	r0, #0
    66ac:	d14c      	bne.n	6748 <mbedtls_hardware_poll+0xc8>
    66ae:	2000      	movs	r0, #0
    66b0:	f7ff fcce 	bl	6050 <CC_PalPowerSaveModeSelect>
    66b4:	2800      	cmp	r0, #0
    66b6:	d143      	bne.n	6740 <mbedtls_hardware_poll+0xc0>
    66b8:	482a      	ldr	r0, [pc, #168]	; (6764 <mbedtls_hardware_poll+0xe4>)
    66ba:	f000 fa15 	bl	6ae8 <RNG_PLAT_SetUserRngParameters>
    66be:	b1e8      	cbz	r0, 66fc <mbedtls_hardware_poll+0x7c>
    66c0:	2001      	movs	r0, #1
    66c2:	f04f 37ff 	mov.w	r7, #4294967295
    66c6:	f7ff fcc3 	bl	6050 <CC_PalPowerSaveModeSelect>
    66ca:	2800      	cmp	r0, #0
    66cc:	d134      	bne.n	6738 <mbedtls_hardware_poll+0xb8>
    66ce:	f44f 7108 	mov.w	r1, #544	; 0x220
    66d2:	4825      	ldr	r0, [pc, #148]	; (6768 <mbedtls_hardware_poll+0xe8>)
    66d4:	f7fe fe44 	bl	5360 <mbedtls_zeroize_internal>
    66d8:	21dc      	movs	r1, #220	; 0xdc
    66da:	4824      	ldr	r0, [pc, #144]	; (676c <mbedtls_hardware_poll+0xec>)
    66dc:	f7fe fe40 	bl	5360 <mbedtls_zeroize_internal>
    66e0:	4820      	ldr	r0, [pc, #128]	; (6764 <mbedtls_hardware_poll+0xe4>)
    66e2:	2128      	movs	r1, #40	; 0x28
    66e4:	f7fe fe3c 	bl	5360 <mbedtls_zeroize_internal>
    66e8:	f8d8 0000 	ldr.w	r0, [r8]
    66ec:	f7ff fc88 	bl	6000 <CC_PalMutexUnlock>
    66f0:	2800      	cmp	r0, #0
    66f2:	d12d      	bne.n	6750 <mbedtls_hardware_poll+0xd0>
    66f4:	4638      	mov	r0, r7
    66f6:	b008      	add	sp, #32
    66f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    66fc:	491a      	ldr	r1, [pc, #104]	; (6768 <mbedtls_hardware_poll+0xe8>)
    66fe:	ab07      	add	r3, sp, #28
    6700:	4602      	mov	r2, r0
    6702:	9003      	str	r0, [sp, #12]
    6704:	9102      	str	r1, [sp, #8]
    6706:	9300      	str	r3, [sp, #0]
    6708:	4916      	ldr	r1, [pc, #88]	; (6764 <mbedtls_hardware_poll+0xe4>)
    670a:	4818      	ldr	r0, [pc, #96]	; (676c <mbedtls_hardware_poll+0xec>)
    670c:	9401      	str	r4, [sp, #4]
    670e:	ab05      	add	r3, sp, #20
    6710:	f7ff ff9c 	bl	664c <LLF_RND_GetTrngSource>
    6714:	2800      	cmp	r0, #0
    6716:	d1d3      	bne.n	66c0 <mbedtls_hardware_poll+0x40>
    6718:	6823      	ldr	r3, [r4, #0]
    671a:	42ab      	cmp	r3, r5
    671c:	d3d0      	bcc.n	66c0 <mbedtls_hardware_poll+0x40>
    671e:	9907      	ldr	r1, [sp, #28]
    6720:	4607      	mov	r7, r0
    6722:	462a      	mov	r2, r5
    6724:	4630      	mov	r0, r6
    6726:	3108      	adds	r1, #8
    6728:	f000 fa1c 	bl	6b64 <CC_PalMemCopyPlat>
    672c:	2001      	movs	r0, #1
    672e:	6025      	str	r5, [r4, #0]
    6730:	f7ff fc8e 	bl	6050 <CC_PalPowerSaveModeSelect>
    6734:	2800      	cmp	r0, #0
    6736:	d0ca      	beq.n	66ce <mbedtls_hardware_poll+0x4e>
    6738:	480d      	ldr	r0, [pc, #52]	; (6770 <mbedtls_hardware_poll+0xf0>)
    673a:	f7fe fd0f 	bl	515c <CC_PalAbort>
    673e:	e7c6      	b.n	66ce <mbedtls_hardware_poll+0x4e>
    6740:	480c      	ldr	r0, [pc, #48]	; (6774 <mbedtls_hardware_poll+0xf4>)
    6742:	f7fe fd0b 	bl	515c <CC_PalAbort>
    6746:	e7b7      	b.n	66b8 <mbedtls_hardware_poll+0x38>
    6748:	480b      	ldr	r0, [pc, #44]	; (6778 <mbedtls_hardware_poll+0xf8>)
    674a:	f7fe fd07 	bl	515c <CC_PalAbort>
    674e:	e7ae      	b.n	66ae <mbedtls_hardware_poll+0x2e>
    6750:	480a      	ldr	r0, [pc, #40]	; (677c <mbedtls_hardware_poll+0xfc>)
    6752:	f7fe fd03 	bl	515c <CC_PalAbort>
    6756:	4638      	mov	r0, r7
    6758:	b008      	add	sp, #32
    675a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    675e:	f04f 37ff 	mov.w	r7, #4294967295
    6762:	e7c7      	b.n	66f4 <mbedtls_hardware_poll+0x74>
    6764:	200012cc 	.word	0x200012cc
    6768:	200010ac 	.word	0x200010ac
    676c:	20000fd0 	.word	0x20000fd0
    6770:	00008980 	.word	0x00008980
    6774:	00008960 	.word	0x00008960
    6778:	00008948 	.word	0x00008948
    677c:	000089d8 	.word	0x000089d8
    6780:	200000bc 	.word	0x200000bc

00006784 <cc_mbedtls_aes_init>:
    6784:	b510      	push	{r4, lr}
    6786:	4604      	mov	r4, r0
    6788:	b130      	cbz	r0, 6798 <cc_mbedtls_aes_init+0x14>
    678a:	2200      	movs	r2, #0
    678c:	2301      	movs	r3, #1
    678e:	e9c4 2215 	strd	r2, r2, [r4, #84]	; 0x54
    6792:	e9c4 3317 	strd	r3, r3, [r4, #92]	; 0x5c
    6796:	bd10      	pop	{r4, pc}
    6798:	4801      	ldr	r0, [pc, #4]	; (67a0 <cc_mbedtls_aes_init+0x1c>)
    679a:	f7fe fcdf 	bl	515c <CC_PalAbort>
    679e:	e7f4      	b.n	678a <cc_mbedtls_aes_init+0x6>
    67a0:	000089f0 	.word	0x000089f0

000067a4 <cc_mbedtls_aes_free>:
    67a4:	b118      	cbz	r0, 67ae <cc_mbedtls_aes_free+0xa>
    67a6:	2274      	movs	r2, #116	; 0x74
    67a8:	2100      	movs	r1, #0
    67aa:	f000 b9dd 	b.w	6b68 <CC_PalMemSetPlat>
    67ae:	4770      	bx	lr

000067b0 <cc_mbedtls_aes_setkey_enc>:
    67b0:	b188      	cbz	r0, 67d6 <cc_mbedtls_aes_setkey_enc+0x26>
    67b2:	b199      	cbz	r1, 67dc <cc_mbedtls_aes_setkey_enc+0x2c>
    67b4:	b510      	push	{r4, lr}
    67b6:	2400      	movs	r4, #0
    67b8:	2a80      	cmp	r2, #128	; 0x80
    67ba:	6384      	str	r4, [r0, #56]	; 0x38
    67bc:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    67c0:	d106      	bne.n	67d0 <cc_mbedtls_aes_setkey_enc+0x20>
    67c2:	6304      	str	r4, [r0, #48]	; 0x30
    67c4:	2210      	movs	r2, #16
    67c6:	3010      	adds	r0, #16
    67c8:	f000 f9cc 	bl	6b64 <CC_PalMemCopyPlat>
    67cc:	4620      	mov	r0, r4
    67ce:	bd10      	pop	{r4, pc}
    67d0:	f06f 001f 	mvn.w	r0, #31
    67d4:	bd10      	pop	{r4, pc}
    67d6:	f06f 0021 	mvn.w	r0, #33	; 0x21
    67da:	4770      	bx	lr
    67dc:	f06f 001f 	mvn.w	r0, #31
    67e0:	4770      	bx	lr
    67e2:	bf00      	nop

000067e4 <cc_mbedtls_aes_crypt_ecb>:
    67e4:	b328      	cbz	r0, 6832 <cc_mbedtls_aes_crypt_ecb+0x4e>
    67e6:	b322      	cbz	r2, 6832 <cc_mbedtls_aes_crypt_ecb+0x4e>
    67e8:	b31b      	cbz	r3, 6832 <cc_mbedtls_aes_crypt_ecb+0x4e>
    67ea:	2901      	cmp	r1, #1
    67ec:	d821      	bhi.n	6832 <cc_mbedtls_aes_crypt_ecb+0x4e>
    67ee:	b570      	push	{r4, r5, r6, lr}
    67f0:	4604      	mov	r4, r0
    67f2:	6b81      	ldr	r1, [r0, #56]	; 0x38
    67f4:	b086      	sub	sp, #24
    67f6:	d017      	beq.n	6828 <cc_mbedtls_aes_crypt_ecb+0x44>
    67f8:	2901      	cmp	r1, #1
    67fa:	d117      	bne.n	682c <cc_mbedtls_aes_crypt_ecb+0x48>
    67fc:	2510      	movs	r5, #16
    67fe:	2100      	movs	r1, #0
    6800:	eb0d 0605 	add.w	r6, sp, r5
    6804:	6361      	str	r1, [r4, #52]	; 0x34
    6806:	4610      	mov	r0, r2
    6808:	4629      	mov	r1, r5
    680a:	9500      	str	r5, [sp, #0]
    680c:	aa02      	add	r2, sp, #8
    680e:	9601      	str	r6, [sp, #4]
    6810:	f000 fa84 	bl	6d1c <SetDataBuffersInfo>
    6814:	b950      	cbnz	r0, 682c <cc_mbedtls_aes_crypt_ecb+0x48>
    6816:	462b      	mov	r3, r5
    6818:	4632      	mov	r2, r6
    681a:	4620      	mov	r0, r4
    681c:	a902      	add	r1, sp, #8
    681e:	f000 fd37 	bl	7290 <ProcessAesDrv>
    6822:	b918      	cbnz	r0, 682c <cc_mbedtls_aes_crypt_ecb+0x48>
    6824:	b006      	add	sp, #24
    6826:	bd70      	pop	{r4, r5, r6, pc}
    6828:	2900      	cmp	r1, #0
    682a:	d0e7      	beq.n	67fc <cc_mbedtls_aes_crypt_ecb+0x18>
    682c:	f06f 0021 	mvn.w	r0, #33	; 0x21
    6830:	e7f8      	b.n	6824 <cc_mbedtls_aes_crypt_ecb+0x40>
    6832:	f06f 0021 	mvn.w	r0, #33	; 0x21
    6836:	4770      	bx	lr

00006838 <cc_mbedtls_sha256_init>:
    6838:	b510      	push	{r4, lr}
    683a:	4604      	mov	r4, r0
    683c:	b128      	cbz	r0, 684a <cc_mbedtls_sha256_init+0x12>
    683e:	4620      	mov	r0, r4
    6840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6844:	21f0      	movs	r1, #240	; 0xf0
    6846:	f000 b991 	b.w	6b6c <CC_PalMemSetZeroPlat>
    684a:	4804      	ldr	r0, [pc, #16]	; (685c <cc_mbedtls_sha256_init+0x24>)
    684c:	f7fe fc86 	bl	515c <CC_PalAbort>
    6850:	4620      	mov	r0, r4
    6852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6856:	21f0      	movs	r1, #240	; 0xf0
    6858:	f000 b988 	b.w	6b6c <CC_PalMemSetZeroPlat>
    685c:	00008a04 	.word	0x00008a04

00006860 <cc_mbedtls_sha256_free>:
    6860:	b110      	cbz	r0, 6868 <cc_mbedtls_sha256_free+0x8>
    6862:	21f0      	movs	r1, #240	; 0xf0
    6864:	f7fe bd7c 	b.w	5360 <mbedtls_zeroize_internal>
    6868:	4770      	bx	lr
    686a:	bf00      	nop

0000686c <cc_mbedtls_sha256_starts>:
    686c:	b508      	push	{r3, lr}
    686e:	b161      	cbz	r1, 688a <cc_mbedtls_sha256_starts+0x1e>
    6870:	2901      	cmp	r1, #1
    6872:	d107      	bne.n	6884 <cc_mbedtls_sha256_starts+0x18>
    6874:	2102      	movs	r1, #2
    6876:	f000 f85b 	bl	6930 <mbedtls_sha_starts_internal>
    687a:	2800      	cmp	r0, #0
    687c:	bf18      	it	ne
    687e:	f06f 0036 	mvnne.w	r0, #54	; 0x36
    6882:	bd08      	pop	{r3, pc}
    6884:	f06f 0036 	mvn.w	r0, #54	; 0x36
    6888:	bd08      	pop	{r3, pc}
    688a:	2101      	movs	r1, #1
    688c:	f000 f850 	bl	6930 <mbedtls_sha_starts_internal>
    6890:	e7f3      	b.n	687a <cc_mbedtls_sha256_starts+0xe>
    6892:	bf00      	nop

00006894 <cc_mbedtls_sha256_update>:
    6894:	b570      	push	{r4, r5, r6, lr}
    6896:	188e      	adds	r6, r1, r2
    6898:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
    689c:	460b      	mov	r3, r1
    689e:	4614      	mov	r4, r2
    68a0:	4605      	mov	r5, r0
    68a2:	b0a0      	sub	sp, #128	; 0x80
    68a4:	d801      	bhi.n	68aa <cc_mbedtls_sha256_update+0x16>
    68a6:	2a80      	cmp	r2, #128	; 0x80
    68a8:	d90c      	bls.n	68c4 <cc_mbedtls_sha256_update+0x30>
    68aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    68ae:	d917      	bls.n	68e0 <cc_mbedtls_sha256_update+0x4c>
    68b0:	4622      	mov	r2, r4
    68b2:	4619      	mov	r1, r3
    68b4:	4628      	mov	r0, r5
    68b6:	f000 f87d 	bl	69b4 <mbedtls_sha_update_internal>
    68ba:	4604      	mov	r4, r0
    68bc:	b984      	cbnz	r4, 68e0 <cc_mbedtls_sha256_update+0x4c>
    68be:	4620      	mov	r0, r4
    68c0:	b020      	add	sp, #128	; 0x80
    68c2:	bd70      	pop	{r4, r5, r6, pc}
    68c4:	4668      	mov	r0, sp
    68c6:	f000 f94d 	bl	6b64 <CC_PalMemCopyPlat>
    68ca:	4622      	mov	r2, r4
    68cc:	4669      	mov	r1, sp
    68ce:	4628      	mov	r0, r5
    68d0:	f000 f870 	bl	69b4 <mbedtls_sha_update_internal>
    68d4:	2180      	movs	r1, #128	; 0x80
    68d6:	4604      	mov	r4, r0
    68d8:	4668      	mov	r0, sp
    68da:	f000 f947 	bl	6b6c <CC_PalMemSetZeroPlat>
    68de:	e7ed      	b.n	68bc <cc_mbedtls_sha256_update+0x28>
    68e0:	f06f 0436 	mvn.w	r4, #54	; 0x36
    68e4:	e7eb      	b.n	68be <cc_mbedtls_sha256_update+0x2a>
    68e6:	bf00      	nop

000068e8 <cc_mbedtls_sha256_finish>:
    68e8:	b570      	push	{r4, r5, r6, lr}
    68ea:	b1e8      	cbz	r0, 6928 <cc_mbedtls_sha256_finish+0x40>
    68ec:	460e      	mov	r6, r1
    68ee:	b1d9      	cbz	r1, 6928 <cc_mbedtls_sha256_finish+0x40>
    68f0:	4604      	mov	r4, r0
    68f2:	f000 f831 	bl	6958 <mbedtls_sha_finish_internal>
    68f6:	4605      	mov	r5, r0
    68f8:	b9b0      	cbnz	r0, 6928 <cc_mbedtls_sha256_finish+0x40>
    68fa:	6823      	ldr	r3, [r4, #0]
    68fc:	2b01      	cmp	r3, #1
    68fe:	d00b      	beq.n	6918 <cc_mbedtls_sha256_finish+0x30>
    6900:	2b02      	cmp	r3, #2
    6902:	d001      	beq.n	6908 <cc_mbedtls_sha256_finish+0x20>
    6904:	4628      	mov	r0, r5
    6906:	bd70      	pop	{r4, r5, r6, pc}
    6908:	4630      	mov	r0, r6
    690a:	221c      	movs	r2, #28
    690c:	f104 0108 	add.w	r1, r4, #8
    6910:	f000 f928 	bl	6b64 <CC_PalMemCopyPlat>
    6914:	4628      	mov	r0, r5
    6916:	bd70      	pop	{r4, r5, r6, pc}
    6918:	4630      	mov	r0, r6
    691a:	2220      	movs	r2, #32
    691c:	f104 0108 	add.w	r1, r4, #8
    6920:	f000 f920 	bl	6b64 <CC_PalMemCopyPlat>
    6924:	4628      	mov	r0, r5
    6926:	bd70      	pop	{r4, r5, r6, pc}
    6928:	f06f 0536 	mvn.w	r5, #54	; 0x36
    692c:	e7ea      	b.n	6904 <cc_mbedtls_sha256_finish+0x1c>
    692e:	bf00      	nop

00006930 <mbedtls_sha_starts_internal>:
    6930:	b178      	cbz	r0, 6952 <mbedtls_sha_starts_internal+0x22>
    6932:	b538      	push	{r3, r4, r5, lr}
    6934:	460d      	mov	r5, r1
    6936:	21f0      	movs	r1, #240	; 0xf0
    6938:	4604      	mov	r4, r0
    693a:	f000 f917 	bl	6b6c <CC_PalMemSetZeroPlat>
    693e:	2340      	movs	r3, #64	; 0x40
    6940:	4620      	mov	r0, r4
    6942:	6025      	str	r5, [r4, #0]
    6944:	65e3      	str	r3, [r4, #92]	; 0x5c
    6946:	f000 fa21 	bl	6d8c <InitHashDrv>
    694a:	3800      	subs	r0, #0
    694c:	bf18      	it	ne
    694e:	2001      	movne	r0, #1
    6950:	bd38      	pop	{r3, r4, r5, pc}
    6952:	2001      	movs	r0, #1
    6954:	4770      	bx	lr
    6956:	bf00      	nop

00006958 <mbedtls_sha_finish_internal>:
    6958:	b570      	push	{r4, r5, r6, lr}
    695a:	6e05      	ldr	r5, [r0, #96]	; 0x60
    695c:	b0a4      	sub	sp, #144	; 0x90
    695e:	4604      	mov	r4, r0
    6960:	ae04      	add	r6, sp, #16
    6962:	b9e5      	cbnz	r5, 699e <mbedtls_sha_finish_internal+0x46>
    6964:	2201      	movs	r2, #1
    6966:	2300      	movs	r3, #0
    6968:	6062      	str	r2, [r4, #4]
    696a:	4630      	mov	r0, r6
    696c:	4629      	mov	r1, r5
    696e:	e9cd 3300 	strd	r3, r3, [sp]
    6972:	aa02      	add	r2, sp, #8
    6974:	f000 f9d2 	bl	6d1c <SetDataBuffersInfo>
    6978:	b110      	cbz	r0, 6980 <mbedtls_sha_finish_internal+0x28>
    697a:	2001      	movs	r0, #1
    697c:	b024      	add	sp, #144	; 0x90
    697e:	bd70      	pop	{r4, r5, r6, pc}
    6980:	462a      	mov	r2, r5
    6982:	4620      	mov	r0, r4
    6984:	a902      	add	r1, sp, #8
    6986:	f000 fa2b 	bl	6de0 <ProcessHashDrv>
    698a:	2800      	cmp	r0, #0
    698c:	d1f5      	bne.n	697a <mbedtls_sha_finish_internal+0x22>
    698e:	4620      	mov	r0, r4
    6990:	f000 fb50 	bl	7034 <FinishHashDrv>
    6994:	2800      	cmp	r0, #0
    6996:	d1f0      	bne.n	697a <mbedtls_sha_finish_internal+0x22>
    6998:	6620      	str	r0, [r4, #96]	; 0x60
    699a:	b024      	add	sp, #144	; 0x90
    699c:	bd70      	pop	{r4, r5, r6, pc}
    699e:	2d80      	cmp	r5, #128	; 0x80
    69a0:	462a      	mov	r2, r5
    69a2:	4630      	mov	r0, r6
    69a4:	bf28      	it	cs
    69a6:	2280      	movcs	r2, #128	; 0x80
    69a8:	f104 0164 	add.w	r1, r4, #100	; 0x64
    69ac:	f000 f8da 	bl	6b64 <CC_PalMemCopyPlat>
    69b0:	6e25      	ldr	r5, [r4, #96]	; 0x60
    69b2:	e7d7      	b.n	6964 <mbedtls_sha_finish_internal+0xc>

000069b4 <mbedtls_sha_update_internal>:
    69b4:	2800      	cmp	r0, #0
    69b6:	d055      	beq.n	6a64 <mbedtls_sha_update_internal+0xb0>
    69b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    69ba:	4615      	mov	r5, r2
    69bc:	b0a5      	sub	sp, #148	; 0x94
    69be:	b1b2      	cbz	r2, 69ee <mbedtls_sha_update_internal+0x3a>
    69c0:	460e      	mov	r6, r1
    69c2:	b351      	cbz	r1, 6a1a <mbedtls_sha_update_internal+0x66>
    69c4:	4604      	mov	r4, r0
    69c6:	e9d0 3017 	ldrd	r3, r0, [r0, #92]	; 0x5c
    69ca:	1a1a      	subs	r2, r3, r0
    69cc:	fbb2 f7f3 	udiv	r7, r2, r3
    69d0:	fb03 2717 	mls	r7, r3, r7, r2
    69d4:	42af      	cmp	r7, r5
    69d6:	bf28      	it	cs
    69d8:	462f      	movcs	r7, r5
    69da:	2f00      	cmp	r7, #0
    69dc:	d144      	bne.n	6a68 <mbedtls_sha_update_internal+0xb4>
    69de:	4283      	cmp	r3, r0
    69e0:	d008      	beq.n	69f4 <mbedtls_sha_update_internal+0x40>
    69e2:	fbb5 f7f3 	udiv	r7, r5, r3
    69e6:	fb03 f707 	mul.w	r7, r3, r7
    69ea:	b9cf      	cbnz	r7, 6a20 <mbedtls_sha_update_internal+0x6c>
    69ec:	bb6d      	cbnz	r5, 6a4a <mbedtls_sha_update_internal+0x96>
    69ee:	4628      	mov	r0, r5
    69f0:	b025      	add	sp, #148	; 0x94
    69f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    69f4:	2b80      	cmp	r3, #128	; 0x80
    69f6:	bf28      	it	cs
    69f8:	2380      	movcs	r3, #128	; 0x80
    69fa:	f104 0164 	add.w	r1, r4, #100	; 0x64
    69fe:	461a      	mov	r2, r3
    6a00:	a804      	add	r0, sp, #16
    6a02:	f000 f8af 	bl	6b64 <CC_PalMemCopyPlat>
    6a06:	2300      	movs	r3, #0
    6a08:	e9cd 3300 	strd	r3, r3, [sp]
    6a0c:	a804      	add	r0, sp, #16
    6a0e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
    6a10:	aa02      	add	r2, sp, #8
    6a12:	f000 f983 	bl	6d1c <SetDataBuffersInfo>
    6a16:	2800      	cmp	r0, #0
    6a18:	d033      	beq.n	6a82 <mbedtls_sha_update_internal+0xce>
    6a1a:	2001      	movs	r0, #1
    6a1c:	b025      	add	sp, #148	; 0x94
    6a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6a20:	2300      	movs	r3, #0
    6a22:	4639      	mov	r1, r7
    6a24:	4630      	mov	r0, r6
    6a26:	e9cd 3300 	strd	r3, r3, [sp]
    6a2a:	aa02      	add	r2, sp, #8
    6a2c:	f000 f976 	bl	6d1c <SetDataBuffersInfo>
    6a30:	2800      	cmp	r0, #0
    6a32:	d1f2      	bne.n	6a1a <mbedtls_sha_update_internal+0x66>
    6a34:	463a      	mov	r2, r7
    6a36:	4620      	mov	r0, r4
    6a38:	a902      	add	r1, sp, #8
    6a3a:	f000 f9d1 	bl	6de0 <ProcessHashDrv>
    6a3e:	2800      	cmp	r0, #0
    6a40:	d1eb      	bne.n	6a1a <mbedtls_sha_update_internal+0x66>
    6a42:	1bed      	subs	r5, r5, r7
    6a44:	443e      	add	r6, r7
    6a46:	2d00      	cmp	r5, #0
    6a48:	d0d1      	beq.n	69ee <mbedtls_sha_update_internal+0x3a>
    6a4a:	6e20      	ldr	r0, [r4, #96]	; 0x60
    6a4c:	462a      	mov	r2, r5
    6a4e:	3019      	adds	r0, #25
    6a50:	4631      	mov	r1, r6
    6a52:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    6a56:	f000 f885 	bl	6b64 <CC_PalMemCopyPlat>
    6a5a:	6e22      	ldr	r2, [r4, #96]	; 0x60
    6a5c:	2000      	movs	r0, #0
    6a5e:	442a      	add	r2, r5
    6a60:	6622      	str	r2, [r4, #96]	; 0x60
    6a62:	e7c5      	b.n	69f0 <mbedtls_sha_update_internal+0x3c>
    6a64:	2001      	movs	r0, #1
    6a66:	4770      	bx	lr
    6a68:	f104 0364 	add.w	r3, r4, #100	; 0x64
    6a6c:	4418      	add	r0, r3
    6a6e:	463a      	mov	r2, r7
    6a70:	f000 f878 	bl	6b64 <CC_PalMemCopyPlat>
    6a74:	e9d4 3017 	ldrd	r3, r0, [r4, #92]	; 0x5c
    6a78:	4438      	add	r0, r7
    6a7a:	443e      	add	r6, r7
    6a7c:	1bed      	subs	r5, r5, r7
    6a7e:	6620      	str	r0, [r4, #96]	; 0x60
    6a80:	e7ad      	b.n	69de <mbedtls_sha_update_internal+0x2a>
    6a82:	4620      	mov	r0, r4
    6a84:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    6a86:	a902      	add	r1, sp, #8
    6a88:	f000 f9aa 	bl	6de0 <ProcessHashDrv>
    6a8c:	2800      	cmp	r0, #0
    6a8e:	d1c4      	bne.n	6a1a <mbedtls_sha_update_internal+0x66>
    6a90:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    6a92:	6620      	str	r0, [r4, #96]	; 0x60
    6a94:	e7a5      	b.n	69e2 <mbedtls_sha_update_internal+0x2e>
    6a96:	bf00      	nop

00006a98 <cc_mbedtls_sha256>:
    6a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a9a:	461c      	mov	r4, r3
    6a9c:	4605      	mov	r5, r0
    6a9e:	4811      	ldr	r0, [pc, #68]	; (6ae4 <cc_mbedtls_sha256+0x4c>)
    6aa0:	460e      	mov	r6, r1
    6aa2:	4617      	mov	r7, r2
    6aa4:	f7ff fec8 	bl	6838 <cc_mbedtls_sha256_init>
    6aa8:	4621      	mov	r1, r4
    6aaa:	480e      	ldr	r0, [pc, #56]	; (6ae4 <cc_mbedtls_sha256+0x4c>)
    6aac:	f7ff fede 	bl	686c <cc_mbedtls_sha256_starts>
    6ab0:	4604      	mov	r4, r0
    6ab2:	b120      	cbz	r0, 6abe <cc_mbedtls_sha256+0x26>
    6ab4:	480b      	ldr	r0, [pc, #44]	; (6ae4 <cc_mbedtls_sha256+0x4c>)
    6ab6:	f7ff fed3 	bl	6860 <cc_mbedtls_sha256_free>
    6aba:	4620      	mov	r0, r4
    6abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6abe:	4632      	mov	r2, r6
    6ac0:	4629      	mov	r1, r5
    6ac2:	4808      	ldr	r0, [pc, #32]	; (6ae4 <cc_mbedtls_sha256+0x4c>)
    6ac4:	f7ff fee6 	bl	6894 <cc_mbedtls_sha256_update>
    6ac8:	4604      	mov	r4, r0
    6aca:	2800      	cmp	r0, #0
    6acc:	d1f2      	bne.n	6ab4 <cc_mbedtls_sha256+0x1c>
    6ace:	4639      	mov	r1, r7
    6ad0:	4804      	ldr	r0, [pc, #16]	; (6ae4 <cc_mbedtls_sha256+0x4c>)
    6ad2:	f7ff ff09 	bl	68e8 <cc_mbedtls_sha256_finish>
    6ad6:	4604      	mov	r4, r0
    6ad8:	4802      	ldr	r0, [pc, #8]	; (6ae4 <cc_mbedtls_sha256+0x4c>)
    6ada:	f7ff fec1 	bl	6860 <cc_mbedtls_sha256_free>
    6ade:	4620      	mov	r0, r4
    6ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6ae2:	bf00      	nop
    6ae4:	200012f4 	.word	0x200012f4

00006ae8 <RNG_PLAT_SetUserRngParameters>:
    6ae8:	231c      	movs	r3, #28
    6aea:	b530      	push	{r4, r5, lr}
    6aec:	b083      	sub	sp, #12
    6aee:	a901      	add	r1, sp, #4
    6af0:	4604      	mov	r4, r0
    6af2:	9301      	str	r3, [sp, #4]
    6af4:	f000 f83e 	bl	6b74 <CC_PalTrngParamGet>
    6af8:	4605      	mov	r5, r0
    6afa:	b938      	cbnz	r0, 6b0c <RNG_PLAT_SetUserRngParameters+0x24>
    6afc:	9b01      	ldr	r3, [sp, #4]
    6afe:	2b1c      	cmp	r3, #28
    6b00:	d007      	beq.n	6b12 <RNG_PLAT_SetUserRngParameters+0x2a>
    6b02:	4d16      	ldr	r5, [pc, #88]	; (6b5c <RNG_PLAT_SetUserRngParameters+0x74>)
    6b04:	4620      	mov	r0, r4
    6b06:	211c      	movs	r1, #28
    6b08:	f000 f830 	bl	6b6c <CC_PalMemSetZeroPlat>
    6b0c:	4628      	mov	r0, r5
    6b0e:	b003      	add	sp, #12
    6b10:	bd30      	pop	{r4, r5, pc}
    6b12:	2101      	movs	r1, #1
    6b14:	e9d4 3200 	ldrd	r3, r2, [r4]
    6b18:	3b00      	subs	r3, #0
    6b1a:	bf18      	it	ne
    6b1c:	2301      	movne	r3, #1
    6b1e:	61e1      	str	r1, [r4, #28]
    6b20:	b10a      	cbz	r2, 6b26 <RNG_PLAT_SetUserRngParameters+0x3e>
    6b22:	f043 0302 	orr.w	r3, r3, #2
    6b26:	68a2      	ldr	r2, [r4, #8]
    6b28:	b932      	cbnz	r2, 6b38 <RNG_PLAT_SetUserRngParameters+0x50>
    6b2a:	68e2      	ldr	r2, [r4, #12]
    6b2c:	b942      	cbnz	r2, 6b40 <RNG_PLAT_SetUserRngParameters+0x58>
    6b2e:	e9c4 3208 	strd	r3, r2, [r4, #32]
    6b32:	b98b      	cbnz	r3, 6b58 <RNG_PLAT_SetUserRngParameters+0x70>
    6b34:	4d0a      	ldr	r5, [pc, #40]	; (6b60 <RNG_PLAT_SetUserRngParameters+0x78>)
    6b36:	e7e5      	b.n	6b04 <RNG_PLAT_SetUserRngParameters+0x1c>
    6b38:	68e2      	ldr	r2, [r4, #12]
    6b3a:	f043 0304 	orr.w	r3, r3, #4
    6b3e:	b13a      	cbz	r2, 6b50 <RNG_PLAT_SetUserRngParameters+0x68>
    6b40:	2200      	movs	r2, #0
    6b42:	4628      	mov	r0, r5
    6b44:	f043 0308 	orr.w	r3, r3, #8
    6b48:	e9c4 3208 	strd	r3, r2, [r4, #32]
    6b4c:	b003      	add	sp, #12
    6b4e:	bd30      	pop	{r4, r5, pc}
    6b50:	4615      	mov	r5, r2
    6b52:	e9c4 3208 	strd	r3, r2, [r4, #32]
    6b56:	e7d9      	b.n	6b0c <RNG_PLAT_SetUserRngParameters+0x24>
    6b58:	4615      	mov	r5, r2
    6b5a:	e7d7      	b.n	6b0c <RNG_PLAT_SetUserRngParameters+0x24>
    6b5c:	00f00c37 	.word	0x00f00c37
    6b60:	00f00c0e 	.word	0x00f00c0e

00006b64 <CC_PalMemCopyPlat>:
    6b64:	f001 b9c1 	b.w	7eea <memmove>

00006b68 <CC_PalMemSetPlat>:
    6b68:	f001 b9e1 	b.w	7f2e <memset>

00006b6c <CC_PalMemSetZeroPlat>:
    6b6c:	460a      	mov	r2, r1
    6b6e:	2100      	movs	r1, #0
    6b70:	f001 b9dd 	b.w	7f2e <memset>

00006b74 <CC_PalTrngParamGet>:
    6b74:	2800      	cmp	r0, #0
    6b76:	d066      	beq.n	6c46 <CC_PalTrngParamGet+0xd2>
    6b78:	2900      	cmp	r1, #0
    6b7a:	d064      	beq.n	6c46 <CC_PalTrngParamGet+0xd2>
    6b7c:	680b      	ldr	r3, [r1, #0]
    6b7e:	2b1c      	cmp	r3, #28
    6b80:	d161      	bne.n	6c46 <CC_PalTrngParamGet+0xd2>
    6b82:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6b86:	4a3b      	ldr	r2, [pc, #236]	; (6c74 <CC_PalTrngParamGet+0x100>)
    6b88:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	; 0xc10
    6b8c:	4291      	cmp	r1, r2
    6b8e:	d05c      	beq.n	6c4a <CC_PalTrngParamGet+0xd6>
    6b90:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    6b94:	3201      	adds	r2, #1
    6b96:	d058      	beq.n	6c4a <CC_PalTrngParamGet+0xd6>
    6b98:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    6b9c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6ba0:	6002      	str	r2, [r0, #0]
    6ba2:	f8d3 1c14 	ldr.w	r1, [r3, #3092]	; 0xc14
    6ba6:	4a34      	ldr	r2, [pc, #208]	; (6c78 <CC_PalTrngParamGet+0x104>)
    6ba8:	4291      	cmp	r1, r2
    6baa:	d060      	beq.n	6c6e <CC_PalTrngParamGet+0xfa>
    6bac:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    6bb0:	3201      	adds	r2, #1
    6bb2:	d05c      	beq.n	6c6e <CC_PalTrngParamGet+0xfa>
    6bb4:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    6bb8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6bbc:	6042      	str	r2, [r0, #4]
    6bbe:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    6bc2:	f512 7f94 	cmn.w	r2, #296	; 0x128
    6bc6:	d04f      	beq.n	6c68 <CC_PalTrngParamGet+0xf4>
    6bc8:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    6bcc:	3201      	adds	r2, #1
    6bce:	d04b      	beq.n	6c68 <CC_PalTrngParamGet+0xf4>
    6bd0:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    6bd4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6bd8:	6082      	str	r2, [r0, #8]
    6bda:	f8d3 1c1c 	ldr.w	r1, [r3, #3100]	; 0xc1c
    6bde:	4a27      	ldr	r2, [pc, #156]	; (6c7c <CC_PalTrngParamGet+0x108>)
    6be0:	4291      	cmp	r1, r2
    6be2:	d03e      	beq.n	6c62 <CC_PalTrngParamGet+0xee>
    6be4:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    6be8:	3201      	adds	r2, #1
    6bea:	d03a      	beq.n	6c62 <CC_PalTrngParamGet+0xee>
    6bec:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    6bf0:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6bf4:	60c2      	str	r2, [r0, #12]
    6bf6:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    6bfa:	3270      	adds	r2, #112	; 0x70
    6bfc:	d02f      	beq.n	6c5e <CC_PalTrngParamGet+0xea>
    6bfe:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    6c02:	3201      	adds	r2, #1
    6c04:	d02b      	beq.n	6c5e <CC_PalTrngParamGet+0xea>
    6c06:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    6c0a:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6c0e:	6102      	str	r2, [r0, #16]
    6c10:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    6c14:	32af      	adds	r2, #175	; 0xaf
    6c16:	d020      	beq.n	6c5a <CC_PalTrngParamGet+0xe6>
    6c18:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    6c1c:	3201      	adds	r2, #1
    6c1e:	d01c      	beq.n	6c5a <CC_PalTrngParamGet+0xe6>
    6c20:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    6c24:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6c28:	6142      	str	r2, [r0, #20]
    6c2a:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
    6c2e:	4a14      	ldr	r2, [pc, #80]	; (6c80 <CC_PalTrngParamGet+0x10c>)
    6c30:	4291      	cmp	r1, r2
    6c32:	d00d      	beq.n	6c50 <CC_PalTrngParamGet+0xdc>
    6c34:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
    6c38:	3201      	adds	r2, #1
    6c3a:	d009      	beq.n	6c50 <CC_PalTrngParamGet+0xdc>
    6c3c:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	; 0xc08
    6c40:	6183      	str	r3, [r0, #24]
    6c42:	2000      	movs	r0, #0
    6c44:	4770      	bx	lr
    6c46:	2001      	movs	r0, #1
    6c48:	4770      	bx	lr
    6c4a:	f640 02fc 	movw	r2, #2300	; 0x8fc
    6c4e:	e7a5      	b.n	6b9c <CC_PalTrngParamGet+0x28>
    6c50:	f240 3337 	movw	r3, #823	; 0x337
    6c54:	6183      	str	r3, [r0, #24]
    6c56:	2000      	movs	r0, #0
    6c58:	4770      	bx	lr
    6c5a:	2251      	movs	r2, #81	; 0x51
    6c5c:	e7e2      	b.n	6c24 <CC_PalTrngParamGet+0xb0>
    6c5e:	2290      	movs	r2, #144	; 0x90
    6c60:	e7d3      	b.n	6c0a <CC_PalTrngParamGet+0x96>
    6c62:	f642 1204 	movw	r2, #10500	; 0x2904
    6c66:	e7c3      	b.n	6bf0 <CC_PalTrngParamGet+0x7c>
    6c68:	f640 62d8 	movw	r2, #3800	; 0xed8
    6c6c:	e7b2      	b.n	6bd4 <CC_PalTrngParamGet+0x60>
    6c6e:	f242 02d0 	movw	r2, #8400	; 0x20d0
    6c72:	e7a1      	b.n	6bb8 <CC_PalTrngParamGet+0x44>
    6c74:	fffff8fc 	.word	0xfffff8fc
    6c78:	ffff20d0 	.word	0xffff20d0
    6c7c:	ffff2904 	.word	0xffff2904
    6c80:	fffff337 	.word	0xfffff337

00006c84 <LLF_RND_WaitRngInterrupt>:
    6c84:	4601      	mov	r1, r0
    6c86:	b508      	push	{r3, lr}
    6c88:	f44f 6080 	mov.w	r0, #1024	; 0x400
    6c8c:	f7ff f924 	bl	5ed8 <CC_HalWaitInterruptRND>
    6c90:	2300      	movs	r3, #0
    6c92:	4902      	ldr	r1, [pc, #8]	; (6c9c <LLF_RND_WaitRngInterrupt+0x18>)
    6c94:	4a02      	ldr	r2, [pc, #8]	; (6ca0 <LLF_RND_WaitRngInterrupt+0x1c>)
    6c96:	600b      	str	r3, [r1, #0]
    6c98:	6013      	str	r3, [r2, #0]
    6c9a:	bd08      	pop	{r3, pc}
    6c9c:	508411c8 	.word	0x508411c8
    6ca0:	5084112c 	.word	0x5084112c

00006ca4 <LLF_RND_GetRoscSampleCnt>:
    6ca4:	3801      	subs	r0, #1
    6ca6:	2807      	cmp	r0, #7
    6ca8:	d805      	bhi.n	6cb6 <LLF_RND_GetRoscSampleCnt+0x12>
    6caa:	e8df f000 	tbb	[pc, r0]
    6cae:	0e0a      	.short	0x0e0a
    6cb0:	04041204 	.word	0x04041204
    6cb4:	0604      	.short	0x0604
    6cb6:	4809      	ldr	r0, [pc, #36]	; (6cdc <LLF_RND_GetRoscSampleCnt+0x38>)
    6cb8:	4770      	bx	lr
    6cba:	68cb      	ldr	r3, [r1, #12]
    6cbc:	2000      	movs	r0, #0
    6cbe:	624b      	str	r3, [r1, #36]	; 0x24
    6cc0:	4770      	bx	lr
    6cc2:	680b      	ldr	r3, [r1, #0]
    6cc4:	2000      	movs	r0, #0
    6cc6:	624b      	str	r3, [r1, #36]	; 0x24
    6cc8:	4770      	bx	lr
    6cca:	684b      	ldr	r3, [r1, #4]
    6ccc:	2000      	movs	r0, #0
    6cce:	624b      	str	r3, [r1, #36]	; 0x24
    6cd0:	4770      	bx	lr
    6cd2:	688b      	ldr	r3, [r1, #8]
    6cd4:	2000      	movs	r0, #0
    6cd6:	624b      	str	r3, [r1, #36]	; 0x24
    6cd8:	4770      	bx	lr
    6cda:	bf00      	nop
    6cdc:	00f10c31 	.word	0x00f10c31

00006ce0 <LLF_RND_GetFastestRosc>:
    6ce0:	680b      	ldr	r3, [r1, #0]
    6ce2:	e002      	b.n	6cea <LLF_RND_GetFastestRosc+0xa>
    6ce4:	2b08      	cmp	r3, #8
    6ce6:	600b      	str	r3, [r1, #0]
    6ce8:	d806      	bhi.n	6cf8 <LLF_RND_GetFastestRosc+0x18>
    6cea:	6a02      	ldr	r2, [r0, #32]
    6cec:	4213      	tst	r3, r2
    6cee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6cf2:	d0f7      	beq.n	6ce4 <LLF_RND_GetFastestRosc+0x4>
    6cf4:	2000      	movs	r0, #0
    6cf6:	4770      	bx	lr
    6cf8:	4800      	ldr	r0, [pc, #0]	; (6cfc <LLF_RND_GetFastestRosc+0x1c>)
    6cfa:	4770      	bx	lr
    6cfc:	00f10c31 	.word	0x00f10c31

00006d00 <LLF_RND_TurnOffTrng>:
    6d00:	2300      	movs	r3, #0
    6d02:	4904      	ldr	r1, [pc, #16]	; (6d14 <LLF_RND_TurnOffTrng+0x14>)
    6d04:	4a04      	ldr	r2, [pc, #16]	; (6d18 <LLF_RND_TurnOffTrng+0x18>)
    6d06:	600b      	str	r3, [r1, #0]
    6d08:	f44f 6080 	mov.w	r0, #1024	; 0x400
    6d0c:	6013      	str	r3, [r2, #0]
    6d0e:	f7ff b8c9 	b.w	5ea4 <CC_HalClearInterruptBit>
    6d12:	bf00      	nop
    6d14:	5084112c 	.word	0x5084112c
    6d18:	508411c4 	.word	0x508411c4

00006d1c <SetDataBuffersInfo>:
    6d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6d20:	2600      	movs	r6, #0
    6d22:	b082      	sub	sp, #8
    6d24:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
    6d28:	f88d 6007 	strb.w	r6, [sp, #7]
    6d2c:	9e09      	ldr	r6, [sp, #36]	; 0x24
    6d2e:	d327      	bcc.n	6d80 <SetDataBuffersInfo+0x64>
    6d30:	460c      	mov	r4, r1
    6d32:	4404      	add	r4, r0
    6d34:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
    6d38:	4605      	mov	r5, r0
    6d3a:	d821      	bhi.n	6d80 <SetDataBuffersInfo+0x64>
    6d3c:	4617      	mov	r7, r2
    6d3e:	4698      	mov	r8, r3
    6d40:	2201      	movs	r2, #1
    6d42:	f10d 0307 	add.w	r3, sp, #7
    6d46:	f000 ff9f 	bl	7c88 <CC_PalDataBufferAttrGet>
    6d4a:	4604      	mov	r4, r0
    6d4c:	b9c0      	cbnz	r0, 6d80 <SetDataBuffersInfo+0x64>
    6d4e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6d52:	603d      	str	r5, [r7, #0]
    6d54:	713b      	strb	r3, [r7, #4]
    6d56:	b1ae      	cbz	r6, 6d84 <SetDataBuffersInfo+0x68>
    6d58:	f1b8 0f00 	cmp.w	r8, #0
    6d5c:	d009      	beq.n	6d72 <SetDataBuffersInfo+0x56>
    6d5e:	4602      	mov	r2, r0
    6d60:	9908      	ldr	r1, [sp, #32]
    6d62:	4640      	mov	r0, r8
    6d64:	f10d 0307 	add.w	r3, sp, #7
    6d68:	f000 ff8e 	bl	7c88 <CC_PalDataBufferAttrGet>
    6d6c:	b940      	cbnz	r0, 6d80 <SetDataBuffersInfo+0x64>
    6d6e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6d72:	4620      	mov	r0, r4
    6d74:	f8c6 8000 	str.w	r8, [r6]
    6d78:	7133      	strb	r3, [r6, #4]
    6d7a:	b002      	add	sp, #8
    6d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6d80:	f44f 0475 	mov.w	r4, #16056320	; 0xf50000
    6d84:	4620      	mov	r0, r4
    6d86:	b002      	add	sp, #8
    6d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006d8c <InitHashDrv>:
    6d8c:	b1e8      	cbz	r0, 6dca <InitHashDrv+0x3e>
    6d8e:	b510      	push	{r4, lr}
    6d90:	6804      	ldr	r4, [r0, #0]
    6d92:	2c01      	cmp	r4, #1
    6d94:	d004      	beq.n	6da0 <InitHashDrv+0x14>
    6d96:	2c02      	cmp	r4, #2
    6d98:	d010      	beq.n	6dbc <InitHashDrv+0x30>
    6d9a:	b144      	cbz	r4, 6dae <InitHashDrv+0x22>
    6d9c:	480c      	ldr	r0, [pc, #48]	; (6dd0 <InitHashDrv+0x44>)
    6d9e:	bd10      	pop	{r4, pc}
    6da0:	2220      	movs	r2, #32
    6da2:	490c      	ldr	r1, [pc, #48]	; (6dd4 <InitHashDrv+0x48>)
    6da4:	3008      	adds	r0, #8
    6da6:	f7ff fedd 	bl	6b64 <CC_PalMemCopyPlat>
    6daa:	2000      	movs	r0, #0
    6dac:	bd10      	pop	{r4, pc}
    6dae:	2214      	movs	r2, #20
    6db0:	4909      	ldr	r1, [pc, #36]	; (6dd8 <InitHashDrv+0x4c>)
    6db2:	3008      	adds	r0, #8
    6db4:	f7ff fed6 	bl	6b64 <CC_PalMemCopyPlat>
    6db8:	4620      	mov	r0, r4
    6dba:	bd10      	pop	{r4, pc}
    6dbc:	2220      	movs	r2, #32
    6dbe:	4907      	ldr	r1, [pc, #28]	; (6ddc <InitHashDrv+0x50>)
    6dc0:	3008      	adds	r0, #8
    6dc2:	f7ff fecf 	bl	6b64 <CC_PalMemCopyPlat>
    6dc6:	2000      	movs	r0, #0
    6dc8:	bd10      	pop	{r4, pc}
    6dca:	f44f 0073 	mov.w	r0, #15925248	; 0xf30000
    6dce:	4770      	bx	lr
    6dd0:	00f30001 	.word	0x00f30001
    6dd4:	00008a48 	.word	0x00008a48
    6dd8:	00008a14 	.word	0x00008a14
    6ddc:	00008a28 	.word	0x00008a28

00006de0 <ProcessHashDrv>:
    6de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6de4:	2900      	cmp	r1, #0
    6de6:	f000 80ef 	beq.w	6fc8 <ProcessHashDrv+0x1e8>
    6dea:	4604      	mov	r4, r0
    6dec:	2800      	cmp	r0, #0
    6dee:	f000 80ef 	beq.w	6fd0 <ProcessHashDrv+0x1f0>
    6df2:	6803      	ldr	r3, [r0, #0]
    6df4:	4617      	mov	r7, r2
    6df6:	460e      	mov	r6, r1
    6df8:	2b00      	cmp	r3, #0
    6dfa:	f000 80b9 	beq.w	6f70 <ProcessHashDrv+0x190>
    6dfe:	3b01      	subs	r3, #1
    6e00:	2b01      	cmp	r3, #1
    6e02:	f200 80cd 	bhi.w	6fa0 <ProcessHashDrv+0x1c0>
    6e06:	f04f 31ff 	mov.w	r1, #4294967295
    6e0a:	4873      	ldr	r0, [pc, #460]	; (6fd8 <ProcessHashDrv+0x1f8>)
    6e0c:	f04f 0802 	mov.w	r8, #2
    6e10:	f7ff f8ee 	bl	5ff0 <CC_PalMutexLock>
    6e14:	2800      	cmp	r0, #0
    6e16:	f040 80b5 	bne.w	6f84 <ProcessHashDrv+0x1a4>
    6e1a:	2000      	movs	r0, #0
    6e1c:	f7ff f918 	bl	6050 <CC_PalPowerSaveModeSelect>
    6e20:	4605      	mov	r5, r0
    6e22:	2800      	cmp	r0, #0
    6e24:	f040 80b8 	bne.w	6f98 <ProcessHashDrv+0x1b8>
    6e28:	4a6c      	ldr	r2, [pc, #432]	; (6fdc <ProcessHashDrv+0x1fc>)
    6e2a:	6813      	ldr	r3, [r2, #0]
    6e2c:	2b00      	cmp	r3, #0
    6e2e:	d1fc      	bne.n	6e2a <ProcessHashDrv+0x4a>
    6e30:	486b      	ldr	r0, [pc, #428]	; (6fe0 <ProcessHashDrv+0x200>)
    6e32:	6803      	ldr	r3, [r0, #0]
    6e34:	2b00      	cmp	r3, #0
    6e36:	d1fc      	bne.n	6e32 <ProcessHashDrv+0x52>
    6e38:	f04f 30ff 	mov.w	r0, #4294967295
    6e3c:	f7ff f832 	bl	5ea4 <CC_HalClearInterruptBit>
    6e40:	4b68      	ldr	r3, [pc, #416]	; (6fe4 <ProcessHashDrv+0x204>)
    6e42:	6818      	ldr	r0, [r3, #0]
    6e44:	f020 0040 	bic.w	r0, r0, #64	; 0x40
    6e48:	f7ff f83a 	bl	5ec0 <CC_HalMaskInterrupt>
    6e4c:	2301      	movs	r3, #1
    6e4e:	2007      	movs	r0, #7
    6e50:	4a65      	ldr	r2, [pc, #404]	; (6fe8 <ProcessHashDrv+0x208>)
    6e52:	4966      	ldr	r1, [pc, #408]	; (6fec <ProcessHashDrv+0x20c>)
    6e54:	6013      	str	r3, [r2, #0]
    6e56:	6008      	str	r0, [r1, #0]
    6e58:	f842 3c54 	str.w	r3, [r2, #-84]
    6e5c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    6e5e:	4b64      	ldr	r3, [pc, #400]	; (6ff0 <ProcessHashDrv+0x210>)
    6e60:	3a48      	subs	r2, #72	; 0x48
    6e62:	6019      	str	r1, [r3, #0]
    6e64:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    6e66:	6011      	str	r1, [r2, #0]
    6e68:	f843 8c0c 	str.w	r8, [r3, #-12]
    6e6c:	6823      	ldr	r3, [r4, #0]
    6e6e:	b163      	cbz	r3, 6e8a <ProcessHashDrv+0xaa>
    6e70:	3b01      	subs	r3, #1
    6e72:	2b01      	cmp	r3, #1
    6e74:	d818      	bhi.n	6ea8 <ProcessHashDrv+0xc8>
    6e76:	6a61      	ldr	r1, [r4, #36]	; 0x24
    6e78:	4b5e      	ldr	r3, [pc, #376]	; (6ff4 <ProcessHashDrv+0x214>)
    6e7a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
    6e7e:	6019      	str	r1, [r3, #0]
    6e80:	6a21      	ldr	r1, [r4, #32]
    6e82:	6011      	str	r1, [r2, #0]
    6e84:	69e2      	ldr	r2, [r4, #28]
    6e86:	f843 2c08 	str.w	r2, [r3, #-8]
    6e8a:	69a1      	ldr	r1, [r4, #24]
    6e8c:	4b5a      	ldr	r3, [pc, #360]	; (6ff8 <ProcessHashDrv+0x218>)
    6e8e:	4a5b      	ldr	r2, [pc, #364]	; (6ffc <ProcessHashDrv+0x21c>)
    6e90:	6019      	str	r1, [r3, #0]
    6e92:	6961      	ldr	r1, [r4, #20]
    6e94:	6011      	str	r1, [r2, #0]
    6e96:	6921      	ldr	r1, [r4, #16]
    6e98:	f843 1c08 	str.w	r1, [r3, #-8]
    6e9c:	68e1      	ldr	r1, [r4, #12]
    6e9e:	f842 1c08 	str.w	r1, [r2, #-8]
    6ea2:	68a2      	ldr	r2, [r4, #8]
    6ea4:	f843 2c10 	str.w	r2, [r3, #-16]
    6ea8:	4a55      	ldr	r2, [pc, #340]	; (7000 <ProcessHashDrv+0x220>)
    6eaa:	6813      	ldr	r3, [r2, #0]
    6eac:	2b00      	cmp	r3, #0
    6eae:	d1fc      	bne.n	6eaa <ProcessHashDrv+0xca>
    6eb0:	2f00      	cmp	r7, #0
    6eb2:	d059      	beq.n	6f68 <ProcessHashDrv+0x188>
    6eb4:	6863      	ldr	r3, [r4, #4]
    6eb6:	2040      	movs	r0, #64	; 0x40
    6eb8:	2b01      	cmp	r3, #1
    6eba:	bf04      	itt	eq
    6ebc:	4a51      	ldreq	r2, [pc, #324]	; (7004 <ProcessHashDrv+0x224>)
    6ebe:	6013      	streq	r3, [r2, #0]
    6ec0:	6831      	ldr	r1, [r6, #0]
    6ec2:	4a51      	ldr	r2, [pc, #324]	; (7008 <ProcessHashDrv+0x228>)
    6ec4:	4b51      	ldr	r3, [pc, #324]	; (700c <ProcessHashDrv+0x22c>)
    6ec6:	6011      	str	r1, [r2, #0]
    6ec8:	601f      	str	r7, [r3, #0]
    6eca:	f7fe ffff 	bl	5ecc <CC_HalWaitInterrupt>
    6ece:	4605      	mov	r5, r0
    6ed0:	4a4b      	ldr	r2, [pc, #300]	; (7000 <ProcessHashDrv+0x220>)
    6ed2:	6813      	ldr	r3, [r2, #0]
    6ed4:	2b00      	cmp	r3, #0
    6ed6:	d1fc      	bne.n	6ed2 <ProcessHashDrv+0xf2>
    6ed8:	4a41      	ldr	r2, [pc, #260]	; (6fe0 <ProcessHashDrv+0x200>)
    6eda:	6813      	ldr	r3, [r2, #0]
    6edc:	2b00      	cmp	r3, #0
    6ede:	d1fc      	bne.n	6eda <ProcessHashDrv+0xfa>
    6ee0:	6823      	ldr	r3, [r4, #0]
    6ee2:	b15b      	cbz	r3, 6efc <ProcessHashDrv+0x11c>
    6ee4:	3b01      	subs	r3, #1
    6ee6:	2b01      	cmp	r3, #1
    6ee8:	d816      	bhi.n	6f18 <ProcessHashDrv+0x138>
    6eea:	4b42      	ldr	r3, [pc, #264]	; (6ff4 <ProcessHashDrv+0x214>)
    6eec:	4a48      	ldr	r2, [pc, #288]	; (7010 <ProcessHashDrv+0x230>)
    6eee:	6819      	ldr	r1, [r3, #0]
    6ef0:	3b08      	subs	r3, #8
    6ef2:	6261      	str	r1, [r4, #36]	; 0x24
    6ef4:	6812      	ldr	r2, [r2, #0]
    6ef6:	6222      	str	r2, [r4, #32]
    6ef8:	681b      	ldr	r3, [r3, #0]
    6efa:	61e3      	str	r3, [r4, #28]
    6efc:	4b3e      	ldr	r3, [pc, #248]	; (6ff8 <ProcessHashDrv+0x218>)
    6efe:	4a3f      	ldr	r2, [pc, #252]	; (6ffc <ProcessHashDrv+0x21c>)
    6f00:	6819      	ldr	r1, [r3, #0]
    6f02:	3a08      	subs	r2, #8
    6f04:	61a1      	str	r1, [r4, #24]
    6f06:	6891      	ldr	r1, [r2, #8]
    6f08:	3b10      	subs	r3, #16
    6f0a:	6161      	str	r1, [r4, #20]
    6f0c:	6899      	ldr	r1, [r3, #8]
    6f0e:	6121      	str	r1, [r4, #16]
    6f10:	6812      	ldr	r2, [r2, #0]
    6f12:	60e2      	str	r2, [r4, #12]
    6f14:	681b      	ldr	r3, [r3, #0]
    6f16:	60a3      	str	r3, [r4, #8]
    6f18:	2101      	movs	r1, #1
    6f1a:	2300      	movs	r3, #0
    6f1c:	4834      	ldr	r0, [pc, #208]	; (6ff0 <ProcessHashDrv+0x210>)
    6f1e:	4a3d      	ldr	r2, [pc, #244]	; (7014 <ProcessHashDrv+0x234>)
    6f20:	6800      	ldr	r0, [r0, #0]
    6f22:	64a0      	str	r0, [r4, #72]	; 0x48
    6f24:	6810      	ldr	r0, [r2, #0]
    6f26:	64e0      	str	r0, [r4, #76]	; 0x4c
    6f28:	f842 1c0c 	str.w	r1, [r2, #-12]
    6f2c:	4835      	ldr	r0, [pc, #212]	; (7004 <ProcessHashDrv+0x224>)
    6f2e:	493a      	ldr	r1, [pc, #232]	; (7018 <ProcessHashDrv+0x238>)
    6f30:	6003      	str	r3, [r0, #0]
    6f32:	f502 72a0 	add.w	r2, r2, #320	; 0x140
    6f36:	600b      	str	r3, [r1, #0]
    6f38:	6813      	ldr	r3, [r2, #0]
    6f3a:	2b00      	cmp	r3, #0
    6f3c:	d1fc      	bne.n	6f38 <ProcessHashDrv+0x158>
    6f3e:	4a2a      	ldr	r2, [pc, #168]	; (6fe8 <ProcessHashDrv+0x208>)
    6f40:	6013      	str	r3, [r2, #0]
    6f42:	2d00      	cmp	r5, #0
    6f44:	d13a      	bne.n	6fbc <ProcessHashDrv+0x1dc>
    6f46:	4b27      	ldr	r3, [pc, #156]	; (6fe4 <ProcessHashDrv+0x204>)
    6f48:	6818      	ldr	r0, [r3, #0]
    6f4a:	f040 0040 	orr.w	r0, r0, #64	; 0x40
    6f4e:	f7fe ffb7 	bl	5ec0 <CC_HalMaskInterrupt>
    6f52:	2001      	movs	r0, #1
    6f54:	f7ff f87c 	bl	6050 <CC_PalPowerSaveModeSelect>
    6f58:	bb60      	cbnz	r0, 6fb4 <ProcessHashDrv+0x1d4>
    6f5a:	481f      	ldr	r0, [pc, #124]	; (6fd8 <ProcessHashDrv+0x1f8>)
    6f5c:	f7ff f850 	bl	6000 <CC_PalMutexUnlock>
    6f60:	bb10      	cbnz	r0, 6fa8 <ProcessHashDrv+0x1c8>
    6f62:	4628      	mov	r0, r5
    6f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6f68:	2204      	movs	r2, #4
    6f6a:	4b2b      	ldr	r3, [pc, #172]	; (7018 <ProcessHashDrv+0x238>)
    6f6c:	601a      	str	r2, [r3, #0]
    6f6e:	e7af      	b.n	6ed0 <ProcessHashDrv+0xf0>
    6f70:	f04f 31ff 	mov.w	r1, #4294967295
    6f74:	4818      	ldr	r0, [pc, #96]	; (6fd8 <ProcessHashDrv+0x1f8>)
    6f76:	f04f 0801 	mov.w	r8, #1
    6f7a:	f7ff f839 	bl	5ff0 <CC_PalMutexLock>
    6f7e:	2800      	cmp	r0, #0
    6f80:	f43f af4b 	beq.w	6e1a <ProcessHashDrv+0x3a>
    6f84:	4825      	ldr	r0, [pc, #148]	; (701c <ProcessHashDrv+0x23c>)
    6f86:	f7fe f8e9 	bl	515c <CC_PalAbort>
    6f8a:	2000      	movs	r0, #0
    6f8c:	f7ff f860 	bl	6050 <CC_PalPowerSaveModeSelect>
    6f90:	4605      	mov	r5, r0
    6f92:	2800      	cmp	r0, #0
    6f94:	f43f af48 	beq.w	6e28 <ProcessHashDrv+0x48>
    6f98:	4821      	ldr	r0, [pc, #132]	; (7020 <ProcessHashDrv+0x240>)
    6f9a:	f7fe f8df 	bl	515c <CC_PalAbort>
    6f9e:	e743      	b.n	6e28 <ProcessHashDrv+0x48>
    6fa0:	4d20      	ldr	r5, [pc, #128]	; (7024 <ProcessHashDrv+0x244>)
    6fa2:	4628      	mov	r0, r5
    6fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6fa8:	481f      	ldr	r0, [pc, #124]	; (7028 <ProcessHashDrv+0x248>)
    6faa:	f7fe f8d7 	bl	515c <CC_PalAbort>
    6fae:	4628      	mov	r0, r5
    6fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6fb4:	481d      	ldr	r0, [pc, #116]	; (702c <ProcessHashDrv+0x24c>)
    6fb6:	f7fe f8d1 	bl	515c <CC_PalAbort>
    6fba:	e7ce      	b.n	6f5a <ProcessHashDrv+0x17a>
    6fbc:	2110      	movs	r1, #16
    6fbe:	f104 0008 	add.w	r0, r4, #8
    6fc2:	f7ff fdd3 	bl	6b6c <CC_PalMemSetZeroPlat>
    6fc6:	e7be      	b.n	6f46 <ProcessHashDrv+0x166>
    6fc8:	4d19      	ldr	r5, [pc, #100]	; (7030 <ProcessHashDrv+0x250>)
    6fca:	4628      	mov	r0, r5
    6fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6fd0:	f44f 0573 	mov.w	r5, #15925248	; 0xf30000
    6fd4:	e7c5      	b.n	6f62 <ProcessHashDrv+0x182>
    6fd6:	bf00      	nop
    6fd8:	200000b8 	.word	0x200000b8
    6fdc:	5084191c 	.word	0x5084191c
    6fe0:	50841c20 	.word	0x50841c20
    6fe4:	50841a04 	.word	0x50841a04
    6fe8:	50841818 	.word	0x50841818
    6fec:	50841900 	.word	0x50841900
    6ff0:	508417cc 	.word	0x508417cc
    6ff4:	5084165c 	.word	0x5084165c
    6ff8:	50841650 	.word	0x50841650
    6ffc:	5084164c 	.word	0x5084164c
    7000:	50841910 	.word	0x50841910
    7004:	50841684 	.word	0x50841684
    7008:	50841c28 	.word	0x50841c28
    700c:	50841c2c 	.word	0x50841c2c
    7010:	50841658 	.word	0x50841658
    7014:	508417d0 	.word	0x508417d0
    7018:	508417c8 	.word	0x508417c8
    701c:	00008948 	.word	0x00008948
    7020:	00008960 	.word	0x00008960
    7024:	00f30001 	.word	0x00f30001
    7028:	000089a0 	.word	0x000089a0
    702c:	00008980 	.word	0x00008980
    7030:	00f30003 	.word	0x00f30003

00007034 <FinishHashDrv>:
    7034:	2800      	cmp	r0, #0
    7036:	d03a      	beq.n	70ae <FinishHashDrv+0x7a>
    7038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    703c:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
    7040:	fa92 f882 	rev.w	r8, r2
    7044:	fa93 fe83 	rev.w	lr, r3
    7048:	6a02      	ldr	r2, [r0, #32]
    704a:	6a43      	ldr	r3, [r0, #36]	; 0x24
    704c:	e9d0 4104 	ldrd	r4, r1, [r0, #16]
    7050:	ba12      	rev	r2, r2
    7052:	ba24      	rev	r4, r4
    7054:	ba1b      	rev	r3, r3
    7056:	6104      	str	r4, [r0, #16]
    7058:	6202      	str	r2, [r0, #32]
    705a:	6a84      	ldr	r4, [r0, #40]	; 0x28
    705c:	6b82      	ldr	r2, [r0, #56]	; 0x38
    705e:	6243      	str	r3, [r0, #36]	; 0x24
    7060:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    7062:	e9d0 6502 	ldrd	r6, r5, [r0, #8]
    7066:	ba09      	rev	r1, r1
    7068:	ba36      	rev	r6, r6
    706a:	ba2d      	rev	r5, r5
    706c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
    706e:	6086      	str	r6, [r0, #8]
    7070:	60c5      	str	r5, [r0, #12]
    7072:	6b06      	ldr	r6, [r0, #48]	; 0x30
    7074:	6b45      	ldr	r5, [r0, #52]	; 0x34
    7076:	6141      	str	r1, [r0, #20]
    7078:	fa94 fc84 	rev.w	ip, r4
    707c:	ba19      	rev	r1, r3
    707e:	ba14      	rev	r4, r2
    7080:	6c43      	ldr	r3, [r0, #68]	; 0x44
    7082:	6c02      	ldr	r2, [r0, #64]	; 0x40
    7084:	ba3f      	rev	r7, r7
    7086:	ba36      	rev	r6, r6
    7088:	ba2d      	rev	r5, r5
    708a:	ba12      	rev	r2, r2
    708c:	ba1b      	rev	r3, r3
    708e:	e9c0 650c 	strd	r6, r5, [r0, #48]	; 0x30
    7092:	e9c0 410e 	strd	r4, r1, [r0, #56]	; 0x38
    7096:	f8c0 8018 	str.w	r8, [r0, #24]
    709a:	f8c0 e01c 	str.w	lr, [r0, #28]
    709e:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
    70a2:	62c7      	str	r7, [r0, #44]	; 0x2c
    70a4:	e9c0 2310 	strd	r2, r3, [r0, #64]	; 0x40
    70a8:	2000      	movs	r0, #0
    70aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    70ae:	f44f 0073 	mov.w	r0, #15925248	; 0xf30000
    70b2:	4770      	bx	lr

000070b4 <LoadAesKey>:
    70b4:	2800      	cmp	r0, #0
    70b6:	d060      	beq.n	717a <LoadAesKey+0xc6>
    70b8:	b538      	push	{r3, r4, r5, lr}
    70ba:	4604      	mov	r4, r0
    70bc:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    70c0:	2802      	cmp	r0, #2
    70c2:	d016      	beq.n	70f2 <LoadAesKey+0x3e>
    70c4:	2803      	cmp	r0, #3
    70c6:	d03c      	beq.n	7142 <LoadAesKey+0x8e>
    70c8:	2800      	cmp	r0, #0
    70ca:	d02f      	beq.n	712c <LoadAesKey+0x78>
    70cc:	482c      	ldr	r0, [pc, #176]	; (7180 <LoadAesKey+0xcc>)
    70ce:	4d2d      	ldr	r5, [pc, #180]	; (7184 <LoadAesKey+0xd0>)
    70d0:	682a      	ldr	r2, [r5, #0]
    70d2:	4b2d      	ldr	r3, [pc, #180]	; (7188 <LoadAesKey+0xd4>)
    70d4:	6812      	ldr	r2, [r2, #0]
    70d6:	492d      	ldr	r1, [pc, #180]	; (718c <LoadAesKey+0xd8>)
    70d8:	601a      	str	r2, [r3, #0]
    70da:	682b      	ldr	r3, [r5, #0]
    70dc:	4a2c      	ldr	r2, [pc, #176]	; (7190 <LoadAesKey+0xdc>)
    70de:	685c      	ldr	r4, [r3, #4]
    70e0:	4b2c      	ldr	r3, [pc, #176]	; (7194 <LoadAesKey+0xe0>)
    70e2:	600c      	str	r4, [r1, #0]
    70e4:	6829      	ldr	r1, [r5, #0]
    70e6:	6889      	ldr	r1, [r1, #8]
    70e8:	6011      	str	r1, [r2, #0]
    70ea:	682a      	ldr	r2, [r5, #0]
    70ec:	68d2      	ldr	r2, [r2, #12]
    70ee:	601a      	str	r2, [r3, #0]
    70f0:	bd38      	pop	{r3, r4, r5, pc}
    70f2:	6b21      	ldr	r1, [r4, #48]	; 0x30
    70f4:	6c20      	ldr	r0, [r4, #64]	; 0x40
    70f6:	f000 fbdd 	bl	78b4 <kmu_validate_slot_and_size_no_kdr>
    70fa:	4d22      	ldr	r5, [pc, #136]	; (7184 <LoadAesKey+0xd0>)
    70fc:	2800      	cmp	r0, #0
    70fe:	d1e7      	bne.n	70d0 <LoadAesKey+0x1c>
    7100:	682a      	ldr	r2, [r5, #0]
    7102:	4b21      	ldr	r3, [pc, #132]	; (7188 <LoadAesKey+0xd4>)
    7104:	6810      	ldr	r0, [r2, #0]
    7106:	4921      	ldr	r1, [pc, #132]	; (718c <LoadAesKey+0xd8>)
    7108:	6018      	str	r0, [r3, #0]
    710a:	6828      	ldr	r0, [r5, #0]
    710c:	4a20      	ldr	r2, [pc, #128]	; (7190 <LoadAesKey+0xdc>)
    710e:	6840      	ldr	r0, [r0, #4]
    7110:	6008      	str	r0, [r1, #0]
    7112:	6829      	ldr	r1, [r5, #0]
    7114:	6889      	ldr	r1, [r1, #8]
    7116:	6011      	str	r1, [r2, #0]
    7118:	682a      	ldr	r2, [r5, #0]
    711a:	68d2      	ldr	r2, [r2, #12]
    711c:	60da      	str	r2, [r3, #12]
    711e:	6b21      	ldr	r1, [r4, #48]	; 0x30
    7120:	6c20      	ldr	r0, [r4, #64]	; 0x40
    7122:	f000 fc3b 	bl	799c <kmu_load_key_aes>
    7126:	2800      	cmp	r0, #0
    7128:	d025      	beq.n	7176 <LoadAesKey+0xc2>
    712a:	e7d1      	b.n	70d0 <LoadAesKey+0x1c>
    712c:	6921      	ldr	r1, [r4, #16]
    712e:	4a16      	ldr	r2, [pc, #88]	; (7188 <LoadAesKey+0xd4>)
    7130:	4b16      	ldr	r3, [pc, #88]	; (718c <LoadAesKey+0xd8>)
    7132:	6011      	str	r1, [r2, #0]
    7134:	6961      	ldr	r1, [r4, #20]
    7136:	6019      	str	r1, [r3, #0]
    7138:	69a1      	ldr	r1, [r4, #24]
    713a:	6091      	str	r1, [r2, #8]
    713c:	69e2      	ldr	r2, [r4, #28]
    713e:	609a      	str	r2, [r3, #8]
    7140:	bd38      	pop	{r3, r4, r5, pc}
    7142:	6b21      	ldr	r1, [r4, #48]	; 0x30
    7144:	6c20      	ldr	r0, [r4, #64]	; 0x40
    7146:	f000 fbf9 	bl	793c <kmu_validate_kdr_slot_and_size>
    714a:	4d0e      	ldr	r5, [pc, #56]	; (7184 <LoadAesKey+0xd0>)
    714c:	2800      	cmp	r0, #0
    714e:	d1bf      	bne.n	70d0 <LoadAesKey+0x1c>
    7150:	682a      	ldr	r2, [r5, #0]
    7152:	4b0d      	ldr	r3, [pc, #52]	; (7188 <LoadAesKey+0xd4>)
    7154:	6810      	ldr	r0, [r2, #0]
    7156:	490d      	ldr	r1, [pc, #52]	; (718c <LoadAesKey+0xd8>)
    7158:	6018      	str	r0, [r3, #0]
    715a:	6828      	ldr	r0, [r5, #0]
    715c:	4a0c      	ldr	r2, [pc, #48]	; (7190 <LoadAesKey+0xdc>)
    715e:	6840      	ldr	r0, [r0, #4]
    7160:	6008      	str	r0, [r1, #0]
    7162:	6829      	ldr	r1, [r5, #0]
    7164:	6889      	ldr	r1, [r1, #8]
    7166:	6011      	str	r1, [r2, #0]
    7168:	682a      	ldr	r2, [r5, #0]
    716a:	68d2      	ldr	r2, [r2, #12]
    716c:	60da      	str	r2, [r3, #12]
    716e:	f000 fc09 	bl	7984 <kmu_use_kdr_key>
    7172:	2800      	cmp	r0, #0
    7174:	d1ac      	bne.n	70d0 <LoadAesKey+0x1c>
    7176:	2000      	movs	r0, #0
    7178:	bd38      	pop	{r3, r4, r5, pc}
    717a:	f44f 0071 	mov.w	r0, #15794176	; 0xf10000
    717e:	4770      	bx	lr
    7180:	00f10009 	.word	0x00f10009
    7184:	200000a8 	.word	0x200000a8
    7188:	50841400 	.word	0x50841400
    718c:	50841404 	.word	0x50841404
    7190:	50841408 	.word	0x50841408
    7194:	5084140c 	.word	0x5084140c

00007198 <InitAes.part.0>:
    7198:	b510      	push	{r4, lr}
    719a:	4604      	mov	r4, r0
    719c:	4a31      	ldr	r2, [pc, #196]	; (7264 <InitAes.part.0+0xcc>)
    719e:	6813      	ldr	r3, [r2, #0]
    71a0:	2b00      	cmp	r3, #0
    71a2:	d1fc      	bne.n	719e <InitAes.part.0+0x6>
    71a4:	4a30      	ldr	r2, [pc, #192]	; (7268 <InitAes.part.0+0xd0>)
    71a6:	6813      	ldr	r3, [r2, #0]
    71a8:	2b00      	cmp	r3, #0
    71aa:	d1fc      	bne.n	71a6 <InitAes.part.0+0xe>
    71ac:	4a2f      	ldr	r2, [pc, #188]	; (726c <InitAes.part.0+0xd4>)
    71ae:	6813      	ldr	r3, [r2, #0]
    71b0:	2b00      	cmp	r3, #0
    71b2:	d1fc      	bne.n	71ae <InitAes.part.0+0x16>
    71b4:	4a2e      	ldr	r2, [pc, #184]	; (7270 <InitAes.part.0+0xd8>)
    71b6:	6813      	ldr	r3, [r2, #0]
    71b8:	2b00      	cmp	r3, #0
    71ba:	d1fc      	bne.n	71b6 <InitAes.part.0+0x1e>
    71bc:	4a2d      	ldr	r2, [pc, #180]	; (7274 <InitAes.part.0+0xdc>)
    71be:	6813      	ldr	r3, [r2, #0]
    71c0:	2b00      	cmp	r3, #0
    71c2:	d1fc      	bne.n	71be <InitAes.part.0+0x26>
    71c4:	4a2c      	ldr	r2, [pc, #176]	; (7278 <InitAes.part.0+0xe0>)
    71c6:	6813      	ldr	r3, [r2, #0]
    71c8:	2b00      	cmp	r3, #0
    71ca:	d1fc      	bne.n	71c6 <InitAes.part.0+0x2e>
    71cc:	f04f 30ff 	mov.w	r0, #4294967295
    71d0:	f7fe fe68 	bl	5ea4 <CC_HalClearInterruptBit>
    71d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    71d6:	f023 0304 	bic.w	r3, r3, #4
    71da:	2b03      	cmp	r3, #3
    71dc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    71de:	d036      	beq.n	724e <InitAes.part.0+0xb6>
    71e0:	2b01      	cmp	r3, #1
    71e2:	4b26      	ldr	r3, [pc, #152]	; (727c <InitAes.part.0+0xe4>)
    71e4:	6818      	ldr	r0, [r3, #0]
    71e6:	bf0c      	ite	eq
    71e8:	f020 0080 	biceq.w	r0, r0, #128	; 0x80
    71ec:	f020 0020 	bicne.w	r0, r0, #32
    71f0:	f7fe fe66 	bl	5ec0 <CC_HalMaskInterrupt>
    71f4:	2101      	movs	r1, #1
    71f6:	4b22      	ldr	r3, [pc, #136]	; (7280 <InitAes.part.0+0xe8>)
    71f8:	4a1a      	ldr	r2, [pc, #104]	; (7264 <InitAes.part.0+0xcc>)
    71fa:	6019      	str	r1, [r3, #0]
    71fc:	6813      	ldr	r3, [r2, #0]
    71fe:	2b00      	cmp	r3, #0
    7200:	d1fc      	bne.n	71fc <InitAes.part.0+0x64>
    7202:	4a19      	ldr	r2, [pc, #100]	; (7268 <InitAes.part.0+0xd0>)
    7204:	6813      	ldr	r3, [r2, #0]
    7206:	2b00      	cmp	r3, #0
    7208:	d1fc      	bne.n	7204 <InitAes.part.0+0x6c>
    720a:	491e      	ldr	r1, [pc, #120]	; (7284 <InitAes.part.0+0xec>)
    720c:	4a15      	ldr	r2, [pc, #84]	; (7264 <InitAes.part.0+0xcc>)
    720e:	600b      	str	r3, [r1, #0]
    7210:	6813      	ldr	r3, [r2, #0]
    7212:	2b00      	cmp	r3, #0
    7214:	d1fc      	bne.n	7210 <InitAes.part.0+0x78>
    7216:	4a14      	ldr	r2, [pc, #80]	; (7268 <InitAes.part.0+0xd0>)
    7218:	6813      	ldr	r3, [r2, #0]
    721a:	2b00      	cmp	r3, #0
    721c:	d1fc      	bne.n	7218 <InitAes.part.0+0x80>
    721e:	6b62      	ldr	r2, [r4, #52]	; 0x34
    7220:	f022 0104 	bic.w	r1, r2, #4
    7224:	2903      	cmp	r1, #3
    7226:	bf18      	it	ne
    7228:	6ba3      	ldrne	r3, [r4, #56]	; 0x38
    722a:	ea4f 0282 	mov.w	r2, r2, lsl #2
    722e:	bf18      	it	ne
    7230:	f003 0301 	andne.w	r3, r3, #1
    7234:	4914      	ldr	r1, [pc, #80]	; (7288 <InitAes.part.0+0xf0>)
    7236:	f002 021c 	and.w	r2, r2, #28
    723a:	4313      	orrs	r3, r2
    723c:	600b      	str	r3, [r1, #0]
    723e:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7240:	2b07      	cmp	r3, #7
    7242:	d102      	bne.n	724a <InitAes.part.0+0xb2>
    7244:	2201      	movs	r2, #1
    7246:	4b11      	ldr	r3, [pc, #68]	; (728c <InitAes.part.0+0xf4>)
    7248:	601a      	str	r2, [r3, #0]
    724a:	2000      	movs	r0, #0
    724c:	bd10      	pop	{r4, pc}
    724e:	2b01      	cmp	r3, #1
    7250:	4b0a      	ldr	r3, [pc, #40]	; (727c <InitAes.part.0+0xe4>)
    7252:	6818      	ldr	r0, [r3, #0]
    7254:	bf0c      	ite	eq
    7256:	f020 0040 	biceq.w	r0, r0, #64	; 0x40
    725a:	f020 0010 	bicne.w	r0, r0, #16
    725e:	f7fe fe2f 	bl	5ec0 <CC_HalMaskInterrupt>
    7262:	e7c7      	b.n	71f4 <InitAes.part.0+0x5c>
    7264:	50841910 	.word	0x50841910
    7268:	50841470 	.word	0x50841470
    726c:	50841d20 	.word	0x50841d20
    7270:	50841c20 	.word	0x50841c20
    7274:	50841d38 	.word	0x50841d38
    7278:	50841c38 	.word	0x50841c38
    727c:	50841a04 	.word	0x50841a04
    7280:	50841900 	.word	0x50841900
    7284:	508414bc 	.word	0x508414bc
    7288:	508414c0 	.word	0x508414c0
    728c:	5084147c 	.word	0x5084147c

00007290 <ProcessAesDrv>:
    7290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7294:	b087      	sub	sp, #28
    7296:	2900      	cmp	r1, #0
    7298:	f000 80a5 	beq.w	73e6 <ProcessAesDrv+0x156>
    729c:	4616      	mov	r6, r2
    729e:	2a00      	cmp	r2, #0
    72a0:	f000 80a1 	beq.w	73e6 <ProcessAesDrv+0x156>
    72a4:	4604      	mov	r4, r0
    72a6:	2800      	cmp	r0, #0
    72a8:	f000 8141 	beq.w	752e <ProcessAesDrv+0x29e>
    72ac:	461f      	mov	r7, r3
    72ae:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
    72b0:	460d      	mov	r5, r1
    72b2:	2b00      	cmp	r3, #0
    72b4:	d150      	bne.n	7358 <ProcessAesDrv+0xc8>
    72b6:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    72ba:	d252      	bcs.n	7362 <ProcessAesDrv+0xd2>
    72bc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
    72c0:	2b04      	cmp	r3, #4
    72c2:	f000 810b 	beq.w	74dc <ProcessAesDrv+0x24c>
    72c6:	f04f 0800 	mov.w	r8, #0
    72ca:	f04f 31ff 	mov.w	r1, #4294967295
    72ce:	48a9      	ldr	r0, [pc, #676]	; (7574 <ProcessAesDrv+0x2e4>)
    72d0:	f7fe fe8e 	bl	5ff0 <CC_PalMutexLock>
    72d4:	2800      	cmp	r0, #0
    72d6:	f040 80e0 	bne.w	749a <ProcessAesDrv+0x20a>
    72da:	2000      	movs	r0, #0
    72dc:	f7fe feb8 	bl	6050 <CC_PalPowerSaveModeSelect>
    72e0:	2800      	cmp	r0, #0
    72e2:	f040 80e3 	bne.w	74ac <ProcessAesDrv+0x21c>
    72e6:	2101      	movs	r1, #1
    72e8:	4ba3      	ldr	r3, [pc, #652]	; (7578 <ProcessAesDrv+0x2e8>)
    72ea:	4aa4      	ldr	r2, [pc, #656]	; (757c <ProcessAesDrv+0x2ec>)
    72ec:	6019      	str	r1, [r3, #0]
    72ee:	6813      	ldr	r3, [r2, #0]
    72f0:	2b00      	cmp	r3, #0
    72f2:	d1fc      	bne.n	72ee <ProcessAesDrv+0x5e>
    72f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    72f6:	2b03      	cmp	r3, #3
    72f8:	dc39      	bgt.n	736e <ProcessAesDrv+0xde>
    72fa:	2b00      	cmp	r3, #0
    72fc:	da3a      	bge.n	7374 <ProcessAesDrv+0xe4>
    72fe:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 75c8 <ProcessAesDrv+0x338>
    7302:	4a9e      	ldr	r2, [pc, #632]	; (757c <ProcessAesDrv+0x2ec>)
    7304:	6813      	ldr	r3, [r2, #0]
    7306:	2b00      	cmp	r3, #0
    7308:	d1fc      	bne.n	7304 <ProcessAesDrv+0x74>
    730a:	f1b8 0f00 	cmp.w	r8, #0
    730e:	f040 80dc 	bne.w	74ca <ProcessAesDrv+0x23a>
    7312:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7314:	f023 0304 	bic.w	r3, r3, #4
    7318:	2b03      	cmp	r3, #3
    731a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    731c:	d058      	beq.n	73d0 <ProcessAesDrv+0x140>
    731e:	2b01      	cmp	r3, #1
    7320:	4b97      	ldr	r3, [pc, #604]	; (7580 <ProcessAesDrv+0x2f0>)
    7322:	6818      	ldr	r0, [r3, #0]
    7324:	bf0c      	ite	eq
    7326:	f040 0080 	orreq.w	r0, r0, #128	; 0x80
    732a:	f040 0020 	orrne.w	r0, r0, #32
    732e:	f7fe fdc7 	bl	5ec0 <CC_HalMaskInterrupt>
    7332:	2200      	movs	r2, #0
    7334:	4b90      	ldr	r3, [pc, #576]	; (7578 <ProcessAesDrv+0x2e8>)
    7336:	2001      	movs	r0, #1
    7338:	601a      	str	r2, [r3, #0]
    733a:	f7fe fe89 	bl	6050 <CC_PalPowerSaveModeSelect>
    733e:	2800      	cmp	r0, #0
    7340:	f040 80bf 	bne.w	74c2 <ProcessAesDrv+0x232>
    7344:	488b      	ldr	r0, [pc, #556]	; (7574 <ProcessAesDrv+0x2e4>)
    7346:	f7fe fe5b 	bl	6000 <CC_PalMutexUnlock>
    734a:	2800      	cmp	r0, #0
    734c:	f040 80b2 	bne.w	74b4 <ProcessAesDrv+0x224>
    7350:	4648      	mov	r0, r9
    7352:	b007      	add	sp, #28
    7354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7358:	2b01      	cmp	r3, #1
    735a:	d1af      	bne.n	72bc <ProcessAesDrv+0x2c>
    735c:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
    7360:	d3ac      	bcc.n	72bc <ProcessAesDrv+0x2c>
    7362:	f8df 9268 	ldr.w	r9, [pc, #616]	; 75cc <ProcessAesDrv+0x33c>
    7366:	4648      	mov	r0, r9
    7368:	b007      	add	sp, #28
    736a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    736e:	3b06      	subs	r3, #6
    7370:	2b01      	cmp	r3, #1
    7372:	d8c4      	bhi.n	72fe <ProcessAesDrv+0x6e>
    7374:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    7376:	2b01      	cmp	r3, #1
    7378:	f200 80d6 	bhi.w	7528 <ProcessAesDrv+0x298>
    737c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    737e:	2b01      	cmp	r3, #1
    7380:	d837      	bhi.n	73f2 <ProcessAesDrv+0x162>
    7382:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7384:	2b01      	cmp	r3, #1
    7386:	f200 8134 	bhi.w	75f2 <ProcessAesDrv+0x362>
    738a:	4620      	mov	r0, r4
    738c:	f7ff ff04 	bl	7198 <InitAes.part.0>
    7390:	4681      	mov	r9, r0
    7392:	2800      	cmp	r0, #0
    7394:	d1b5      	bne.n	7302 <ProcessAesDrv+0x72>
    7396:	4620      	mov	r0, r4
    7398:	f7ff fe8c 	bl	70b4 <LoadAesKey>
    739c:	4681      	mov	r9, r0
    739e:	2800      	cmp	r0, #0
    73a0:	d1af      	bne.n	7302 <ProcessAesDrv+0x72>
    73a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
    73a4:	2b07      	cmp	r3, #7
    73a6:	d8aa      	bhi.n	72fe <ProcessAesDrv+0x6e>
    73a8:	a201      	add	r2, pc, #4	; (adr r2, 73b0 <ProcessAesDrv+0x120>)
    73aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    73ae:	bf00      	nop
    73b0:	0000740f 	.word	0x0000740f
    73b4:	000073f9 	.word	0x000073f9
    73b8:	0000756b 	.word	0x0000756b
    73bc:	000073f9 	.word	0x000073f9
    73c0:	000072ff 	.word	0x000072ff
    73c4:	000072ff 	.word	0x000072ff
    73c8:	0000756b 	.word	0x0000756b
    73cc:	000073f9 	.word	0x000073f9
    73d0:	2b01      	cmp	r3, #1
    73d2:	4b6b      	ldr	r3, [pc, #428]	; (7580 <ProcessAesDrv+0x2f0>)
    73d4:	6818      	ldr	r0, [r3, #0]
    73d6:	bf0c      	ite	eq
    73d8:	f040 0040 	orreq.w	r0, r0, #64	; 0x40
    73dc:	f040 0010 	orrne.w	r0, r0, #16
    73e0:	f7fe fd6e 	bl	5ec0 <CC_HalMaskInterrupt>
    73e4:	e7a5      	b.n	7332 <ProcessAesDrv+0xa2>
    73e6:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 75d0 <ProcessAesDrv+0x340>
    73ea:	4648      	mov	r0, r9
    73ec:	b007      	add	sp, #28
    73ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    73f2:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 75d4 <ProcessAesDrv+0x344>
    73f6:	e784      	b.n	7302 <ProcessAesDrv+0x72>
    73f8:	6821      	ldr	r1, [r4, #0]
    73fa:	4a62      	ldr	r2, [pc, #392]	; (7584 <ProcessAesDrv+0x2f4>)
    73fc:	4b62      	ldr	r3, [pc, #392]	; (7588 <ProcessAesDrv+0x2f8>)
    73fe:	6011      	str	r1, [r2, #0]
    7400:	6861      	ldr	r1, [r4, #4]
    7402:	6019      	str	r1, [r3, #0]
    7404:	68a1      	ldr	r1, [r4, #8]
    7406:	6091      	str	r1, [r2, #8]
    7408:	68e2      	ldr	r2, [r4, #12]
    740a:	609a      	str	r2, [r3, #8]
    740c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    740e:	f023 0304 	bic.w	r3, r3, #4
    7412:	2b03      	cmp	r3, #3
    7414:	682a      	ldr	r2, [r5, #0]
    7416:	d009      	beq.n	742c <ProcessAesDrv+0x19c>
    7418:	6e21      	ldr	r1, [r4, #96]	; 0x60
    741a:	6833      	ldr	r3, [r6, #0]
    741c:	2901      	cmp	r1, #1
    741e:	bf07      	ittee	eq
    7420:	485a      	ldreq	r0, [pc, #360]	; (758c <ProcessAesDrv+0x2fc>)
    7422:	495b      	ldreq	r1, [pc, #364]	; (7590 <ProcessAesDrv+0x300>)
    7424:	485b      	ldrne	r0, [pc, #364]	; (7594 <ProcessAesDrv+0x304>)
    7426:	495c      	ldrne	r1, [pc, #368]	; (7598 <ProcessAesDrv+0x308>)
    7428:	6003      	str	r3, [r0, #0]
    742a:	600f      	str	r7, [r1, #0]
    742c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    742e:	2b01      	cmp	r3, #1
    7430:	bf0b      	itete	eq
    7432:	4b5a      	ldreq	r3, [pc, #360]	; (759c <ProcessAesDrv+0x30c>)
    7434:	4b5a      	ldrne	r3, [pc, #360]	; (75a0 <ProcessAesDrv+0x310>)
    7436:	495b      	ldreq	r1, [pc, #364]	; (75a4 <ProcessAesDrv+0x314>)
    7438:	495b      	ldrne	r1, [pc, #364]	; (75a8 <ProcessAesDrv+0x318>)
    743a:	600a      	str	r2, [r1, #0]
    743c:	601f      	str	r7, [r3, #0]
    743e:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7440:	f023 0304 	bic.w	r3, r3, #4
    7444:	2b03      	cmp	r3, #3
    7446:	d075      	beq.n	7534 <ProcessAesDrv+0x2a4>
    7448:	6e23      	ldr	r3, [r4, #96]	; 0x60
    744a:	2b01      	cmp	r3, #1
    744c:	bf0c      	ite	eq
    744e:	2080      	moveq	r0, #128	; 0x80
    7450:	2020      	movne	r0, #32
    7452:	f7fe fd3b 	bl	5ecc <CC_HalWaitInterrupt>
    7456:	4681      	mov	r9, r0
    7458:	2800      	cmp	r0, #0
    745a:	f47f af52 	bne.w	7302 <ProcessAesDrv+0x72>
    745e:	4b47      	ldr	r3, [pc, #284]	; (757c <ProcessAesDrv+0x2ec>)
    7460:	681a      	ldr	r2, [r3, #0]
    7462:	2a00      	cmp	r2, #0
    7464:	d1fc      	bne.n	7460 <ProcessAesDrv+0x1d0>
    7466:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7468:	4691      	mov	r9, r2
    746a:	3b01      	subs	r3, #1
    746c:	2b06      	cmp	r3, #6
    746e:	d811      	bhi.n	7494 <ProcessAesDrv+0x204>
    7470:	e8df f003 	tbb	[pc, r3]
    7474:	1004bc04 	.word	0x1004bc04
    7478:	bc10      	.short	0xbc10
    747a:	04          	.byte	0x04
    747b:	00          	.byte	0x00
    747c:	4a41      	ldr	r2, [pc, #260]	; (7584 <ProcessAesDrv+0x2f4>)
    747e:	4b42      	ldr	r3, [pc, #264]	; (7588 <ProcessAesDrv+0x2f8>)
    7480:	6811      	ldr	r1, [r2, #0]
    7482:	3208      	adds	r2, #8
    7484:	6021      	str	r1, [r4, #0]
    7486:	6819      	ldr	r1, [r3, #0]
    7488:	3308      	adds	r3, #8
    748a:	6061      	str	r1, [r4, #4]
    748c:	6812      	ldr	r2, [r2, #0]
    748e:	60a2      	str	r2, [r4, #8]
    7490:	681b      	ldr	r3, [r3, #0]
    7492:	60e3      	str	r3, [r4, #12]
    7494:	2301      	movs	r3, #1
    7496:	65a3      	str	r3, [r4, #88]	; 0x58
    7498:	e733      	b.n	7302 <ProcessAesDrv+0x72>
    749a:	4844      	ldr	r0, [pc, #272]	; (75ac <ProcessAesDrv+0x31c>)
    749c:	f7fd fe5e 	bl	515c <CC_PalAbort>
    74a0:	2000      	movs	r0, #0
    74a2:	f7fe fdd5 	bl	6050 <CC_PalPowerSaveModeSelect>
    74a6:	2800      	cmp	r0, #0
    74a8:	f43f af1d 	beq.w	72e6 <ProcessAesDrv+0x56>
    74ac:	4840      	ldr	r0, [pc, #256]	; (75b0 <ProcessAesDrv+0x320>)
    74ae:	f7fd fe55 	bl	515c <CC_PalAbort>
    74b2:	e718      	b.n	72e6 <ProcessAesDrv+0x56>
    74b4:	483f      	ldr	r0, [pc, #252]	; (75b4 <ProcessAesDrv+0x324>)
    74b6:	f7fd fe51 	bl	515c <CC_PalAbort>
    74ba:	4648      	mov	r0, r9
    74bc:	b007      	add	sp, #28
    74be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    74c2:	483d      	ldr	r0, [pc, #244]	; (75b8 <ProcessAesDrv+0x328>)
    74c4:	f7fd fe4a 	bl	515c <CC_PalAbort>
    74c8:	e73c      	b.n	7344 <ProcessAesDrv+0xb4>
    74ca:	2304      	movs	r3, #4
    74cc:	2120      	movs	r1, #32
    74ce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    74d2:	f104 0010 	add.w	r0, r4, #16
    74d6:	f7ff fb49 	bl	6b6c <CC_PalMemSetZeroPlat>
    74da:	e71a      	b.n	7312 <ProcessAesDrv+0x82>
    74dc:	6b21      	ldr	r1, [r4, #48]	; 0x30
    74de:	6c20      	ldr	r0, [r4, #64]	; 0x40
    74e0:	f000 f9d2 	bl	7888 <kmu_validate_slot_and_size>
    74e4:	b9e8      	cbnz	r0, 7522 <ProcessAesDrv+0x292>
    74e6:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 75d8 <ProcessAesDrv+0x348>
    74ea:	f8df b0f0 	ldr.w	fp, [pc, #240]	; 75dc <ProcessAesDrv+0x34c>
    74ee:	f8d8 3000 	ldr.w	r3, [r8]
    74f2:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 75e0 <ProcessAesDrv+0x350>
    74f6:	681b      	ldr	r3, [r3, #0]
    74f8:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 75e4 <ProcessAesDrv+0x354>
    74fc:	f8cb 3000 	str.w	r3, [fp]
    7500:	f8d8 3000 	ldr.w	r3, [r8]
    7504:	4a2d      	ldr	r2, [pc, #180]	; (75bc <ProcessAesDrv+0x32c>)
    7506:	685b      	ldr	r3, [r3, #4]
    7508:	f8ca 3000 	str.w	r3, [sl]
    750c:	f8d8 3000 	ldr.w	r3, [r8]
    7510:	689b      	ldr	r3, [r3, #8]
    7512:	f8c9 3000 	str.w	r3, [r9]
    7516:	f8d8 3000 	ldr.w	r3, [r8]
    751a:	68db      	ldr	r3, [r3, #12]
    751c:	6013      	str	r3, [r2, #0]
    751e:	6b21      	ldr	r1, [r4, #48]	; 0x30
    7520:	b171      	cbz	r1, 7540 <ProcessAesDrv+0x2b0>
    7522:	f04f 0801 	mov.w	r8, #1
    7526:	e6d0      	b.n	72ca <ProcessAesDrv+0x3a>
    7528:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 75e8 <ProcessAesDrv+0x358>
    752c:	e6e9      	b.n	7302 <ProcessAesDrv+0x72>
    752e:	f44f 0971 	mov.w	r9, #15794176	; 0xf10000
    7532:	e70d      	b.n	7350 <ProcessAesDrv+0xc0>
    7534:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    7536:	2b01      	cmp	r3, #1
    7538:	bf0c      	ite	eq
    753a:	2040      	moveq	r0, #64	; 0x40
    753c:	2010      	movne	r0, #16
    753e:	e788      	b.n	7452 <ProcessAesDrv+0x1c2>
    7540:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	; 0x4c
    7544:	9300      	str	r3, [sp, #0]
    7546:	2310      	movs	r3, #16
    7548:	f104 0010 	add.w	r0, r4, #16
    754c:	e9cd 2001 	strd	r2, r0, [sp, #4]
    7550:	9303      	str	r3, [sp, #12]
    7552:	9005      	str	r0, [sp, #20]
    7554:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
    7558:	6c20      	ldr	r0, [r4, #64]	; 0x40
    755a:	f000 fa93 	bl	7a84 <kmu_derive_cmac>
    755e:	2800      	cmp	r0, #0
    7560:	d14a      	bne.n	75f8 <ProcessAesDrv+0x368>
    7562:	2300      	movs	r3, #0
    7564:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    7568:	e7db      	b.n	7522 <ProcessAesDrv+0x292>
    756a:	6821      	ldr	r1, [r4, #0]
    756c:	4a14      	ldr	r2, [pc, #80]	; (75c0 <ProcessAesDrv+0x330>)
    756e:	4b15      	ldr	r3, [pc, #84]	; (75c4 <ProcessAesDrv+0x334>)
    7570:	e745      	b.n	73fe <ProcessAesDrv+0x16e>
    7572:	bf00      	nop
    7574:	200000b8 	.word	0x200000b8
    7578:	50841810 	.word	0x50841810
    757c:	50841910 	.word	0x50841910
    7580:	50841a04 	.word	0x50841a04
    7584:	50841440 	.word	0x50841440
    7588:	50841444 	.word	0x50841444
    758c:	50841d28 	.word	0x50841d28
    7590:	50841d2c 	.word	0x50841d2c
    7594:	50841d30 	.word	0x50841d30
    7598:	50841d34 	.word	0x50841d34
    759c:	50841c2c 	.word	0x50841c2c
    75a0:	50841c34 	.word	0x50841c34
    75a4:	50841c28 	.word	0x50841c28
    75a8:	50841c30 	.word	0x50841c30
    75ac:	00008948 	.word	0x00008948
    75b0:	00008960 	.word	0x00008960
    75b4:	000089a0 	.word	0x000089a0
    75b8:	00008980 	.word	0x00008980
    75bc:	5084140c 	.word	0x5084140c
    75c0:	50841460 	.word	0x50841460
    75c4:	50841464 	.word	0x50841464
    75c8:	00f10001 	.word	0x00f10001
    75cc:	00f10005 	.word	0x00f10005
    75d0:	00f1000b 	.word	0x00f1000b
    75d4:	00f10003 	.word	0x00f10003
    75d8:	200000a8 	.word	0x200000a8
    75dc:	50841400 	.word	0x50841400
    75e0:	50841404 	.word	0x50841404
    75e4:	50841408 	.word	0x50841408
    75e8:	00f10002 	.word	0x00f10002
    75ec:	4a0f      	ldr	r2, [pc, #60]	; (762c <ProcessAesDrv+0x39c>)
    75ee:	4b10      	ldr	r3, [pc, #64]	; (7630 <ProcessAesDrv+0x3a0>)
    75f0:	e746      	b.n	7480 <ProcessAesDrv+0x1f0>
    75f2:	f8df 9044 	ldr.w	r9, [pc, #68]	; 7638 <ProcessAesDrv+0x3a8>
    75f6:	e684      	b.n	7302 <ProcessAesDrv+0x72>
    75f8:	f8d8 3000 	ldr.w	r3, [r8]
    75fc:	9805      	ldr	r0, [sp, #20]
    75fe:	681b      	ldr	r3, [r3, #0]
    7600:	4a0c      	ldr	r2, [pc, #48]	; (7634 <ProcessAesDrv+0x3a4>)
    7602:	f8cb 3000 	str.w	r3, [fp]
    7606:	f8d8 3000 	ldr.w	r3, [r8]
    760a:	2110      	movs	r1, #16
    760c:	685b      	ldr	r3, [r3, #4]
    760e:	f8ca 3000 	str.w	r3, [sl]
    7612:	f8d8 3000 	ldr.w	r3, [r8]
    7616:	689b      	ldr	r3, [r3, #8]
    7618:	f8c9 3000 	str.w	r3, [r9]
    761c:	f8d8 3000 	ldr.w	r3, [r8]
    7620:	68db      	ldr	r3, [r3, #12]
    7622:	6013      	str	r3, [r2, #0]
    7624:	f7ff faa2 	bl	6b6c <CC_PalMemSetZeroPlat>
    7628:	e79b      	b.n	7562 <ProcessAesDrv+0x2d2>
    762a:	bf00      	nop
    762c:	50841460 	.word	0x50841460
    7630:	50841464 	.word	0x50841464
    7634:	5084140c 	.word	0x5084140c
    7638:	00f10004 	.word	0x00f10004

0000763c <FinishAesDrv>:
    763c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7640:	b301      	cbz	r1, 7684 <FinishAesDrv+0x48>
    7642:	b1fa      	cbz	r2, 7684 <FinishAesDrv+0x48>
    7644:	4604      	mov	r4, r0
    7646:	2800      	cmp	r0, #0
    7648:	d07a      	beq.n	7740 <FinishAesDrv+0x104>
    764a:	461d      	mov	r5, r3
    764c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    764e:	460e      	mov	r6, r1
    7650:	2b07      	cmp	r3, #7
    7652:	d01b      	beq.n	768c <FinishAesDrv+0x50>
    7654:	b95d      	cbnz	r5, 766e <FinishAesDrv+0x32>
    7656:	2b03      	cmp	r3, #3
    7658:	d110      	bne.n	767c <FinishAesDrv+0x40>
    765a:	6d83      	ldr	r3, [r0, #88]	; 0x58
    765c:	b973      	cbnz	r3, 767c <FinishAesDrv+0x40>
    765e:	e9c0 5519 	strd	r5, r5, [r0, #100]	; 0x64
    7662:	e9c0 551b 	strd	r5, r5, [r0, #108]	; 0x6c
    7666:	2510      	movs	r5, #16
    7668:	f100 0364 	add.w	r3, r0, #100	; 0x64
    766c:	600b      	str	r3, [r1, #0]
    766e:	462b      	mov	r3, r5
    7670:	4631      	mov	r1, r6
    7672:	4620      	mov	r0, r4
    7674:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    7678:	f7ff be0a 	b.w	7290 <ProcessAesDrv>
    767c:	462f      	mov	r7, r5
    767e:	4638      	mov	r0, r7
    7680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7684:	4f68      	ldr	r7, [pc, #416]	; (7828 <FinishAesDrv+0x1ec>)
    7686:	4638      	mov	r0, r7
    7688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    768c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
    768e:	2b00      	cmp	r3, #0
    7690:	d159      	bne.n	7746 <FinishAesDrv+0x10a>
    7692:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
    7696:	d25b      	bcs.n	7750 <FinishAesDrv+0x114>
    7698:	b915      	cbnz	r5, 76a0 <FinishAesDrv+0x64>
    769a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    769c:	2b00      	cmp	r3, #0
    769e:	d157      	bne.n	7750 <FinishAesDrv+0x114>
    76a0:	f04f 31ff 	mov.w	r1, #4294967295
    76a4:	4861      	ldr	r0, [pc, #388]	; (782c <FinishAesDrv+0x1f0>)
    76a6:	f7fe fca3 	bl	5ff0 <CC_PalMutexLock>
    76aa:	2800      	cmp	r0, #0
    76ac:	f040 809a 	bne.w	77e4 <FinishAesDrv+0x1a8>
    76b0:	2000      	movs	r0, #0
    76b2:	f7fe fccd 	bl	6050 <CC_PalPowerSaveModeSelect>
    76b6:	2800      	cmp	r0, #0
    76b8:	f040 8090 	bne.w	77dc <FinishAesDrv+0x1a0>
    76bc:	2101      	movs	r1, #1
    76be:	4b5c      	ldr	r3, [pc, #368]	; (7830 <FinishAesDrv+0x1f4>)
    76c0:	4a5c      	ldr	r2, [pc, #368]	; (7834 <FinishAesDrv+0x1f8>)
    76c2:	6019      	str	r1, [r3, #0]
    76c4:	6813      	ldr	r3, [r2, #0]
    76c6:	2b00      	cmp	r3, #0
    76c8:	d1fc      	bne.n	76c4 <FinishAesDrv+0x88>
    76ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
    76cc:	2b03      	cmp	r3, #3
    76ce:	dd20      	ble.n	7712 <FinishAesDrv+0xd6>
    76d0:	3b06      	subs	r3, #6
    76d2:	2b01      	cmp	r3, #1
    76d4:	d81f      	bhi.n	7716 <FinishAesDrv+0xda>
    76d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    76d8:	2b01      	cmp	r3, #1
    76da:	d83b      	bhi.n	7754 <FinishAesDrv+0x118>
    76dc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    76de:	2b01      	cmp	r3, #1
    76e0:	f200 8088 	bhi.w	77f4 <FinishAesDrv+0x1b8>
    76e4:	6e23      	ldr	r3, [r4, #96]	; 0x60
    76e6:	2b01      	cmp	r3, #1
    76e8:	f200 8086 	bhi.w	77f8 <FinishAesDrv+0x1bc>
    76ec:	4620      	mov	r0, r4
    76ee:	f7ff fd53 	bl	7198 <InitAes.part.0>
    76f2:	4607      	mov	r7, r0
    76f4:	b980      	cbnz	r0, 7718 <FinishAesDrv+0xdc>
    76f6:	4620      	mov	r0, r4
    76f8:	f7ff fcdc 	bl	70b4 <LoadAesKey>
    76fc:	4607      	mov	r7, r0
    76fe:	b958      	cbnz	r0, 7718 <FinishAesDrv+0xdc>
    7700:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7702:	2b07      	cmp	r3, #7
    7704:	d807      	bhi.n	7716 <FinishAesDrv+0xda>
    7706:	e8df f003 	tbb	[pc, r3]
    770a:	2731      	.short	0x2731
    770c:	06062755 	.word	0x06062755
    7710:	2755      	.short	0x2755
    7712:	2b00      	cmp	r3, #0
    7714:	dadf      	bge.n	76d6 <FinishAesDrv+0x9a>
    7716:	4f48      	ldr	r7, [pc, #288]	; (7838 <FinishAesDrv+0x1fc>)
    7718:	4a46      	ldr	r2, [pc, #280]	; (7834 <FinishAesDrv+0x1f8>)
    771a:	6813      	ldr	r3, [r2, #0]
    771c:	2b00      	cmp	r3, #0
    771e:	d1fc      	bne.n	771a <FinishAesDrv+0xde>
    7720:	4a43      	ldr	r2, [pc, #268]	; (7830 <FinishAesDrv+0x1f4>)
    7722:	2001      	movs	r0, #1
    7724:	6013      	str	r3, [r2, #0]
    7726:	f7fe fc93 	bl	6050 <CC_PalPowerSaveModeSelect>
    772a:	2800      	cmp	r0, #0
    772c:	d15e      	bne.n	77ec <FinishAesDrv+0x1b0>
    772e:	483f      	ldr	r0, [pc, #252]	; (782c <FinishAesDrv+0x1f0>)
    7730:	f7fe fc66 	bl	6000 <CC_PalMutexUnlock>
    7734:	2800      	cmp	r0, #0
    7736:	d0a2      	beq.n	767e <FinishAesDrv+0x42>
    7738:	4840      	ldr	r0, [pc, #256]	; (783c <FinishAesDrv+0x200>)
    773a:	f7fd fd0f 	bl	515c <CC_PalAbort>
    773e:	e79e      	b.n	767e <FinishAesDrv+0x42>
    7740:	f44f 0771 	mov.w	r7, #15794176	; 0xf10000
    7744:	e79b      	b.n	767e <FinishAesDrv+0x42>
    7746:	2b01      	cmp	r3, #1
    7748:	d1a6      	bne.n	7698 <FinishAesDrv+0x5c>
    774a:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
    774e:	d3a3      	bcc.n	7698 <FinishAesDrv+0x5c>
    7750:	4f3b      	ldr	r7, [pc, #236]	; (7840 <FinishAesDrv+0x204>)
    7752:	e794      	b.n	767e <FinishAesDrv+0x42>
    7754:	4f3b      	ldr	r7, [pc, #236]	; (7844 <FinishAesDrv+0x208>)
    7756:	e7df      	b.n	7718 <FinishAesDrv+0xdc>
    7758:	6821      	ldr	r1, [r4, #0]
    775a:	4a3b      	ldr	r2, [pc, #236]	; (7848 <FinishAesDrv+0x20c>)
    775c:	4b3b      	ldr	r3, [pc, #236]	; (784c <FinishAesDrv+0x210>)
    775e:	6011      	str	r1, [r2, #0]
    7760:	6861      	ldr	r1, [r4, #4]
    7762:	6019      	str	r1, [r3, #0]
    7764:	68a1      	ldr	r1, [r4, #8]
    7766:	6091      	str	r1, [r2, #8]
    7768:	68e2      	ldr	r2, [r4, #12]
    776a:	609a      	str	r2, [r3, #8]
    776c:	2301      	movs	r3, #1
    776e:	4938      	ldr	r1, [pc, #224]	; (7850 <FinishAesDrv+0x214>)
    7770:	4a38      	ldr	r2, [pc, #224]	; (7854 <FinishAesDrv+0x218>)
    7772:	600b      	str	r3, [r1, #0]
    7774:	6015      	str	r5, [r2, #0]
    7776:	2d00      	cmp	r5, #0
    7778:	d140      	bne.n	77fc <FinishAesDrv+0x1c0>
    777a:	6da2      	ldr	r2, [r4, #88]	; 0x58
    777c:	b90a      	cbnz	r2, 7782 <FinishAesDrv+0x146>
    777e:	4a36      	ldr	r2, [pc, #216]	; (7858 <FinishAesDrv+0x21c>)
    7780:	6013      	str	r3, [r2, #0]
    7782:	4b2c      	ldr	r3, [pc, #176]	; (7834 <FinishAesDrv+0x1f8>)
    7784:	681f      	ldr	r7, [r3, #0]
    7786:	2f00      	cmp	r7, #0
    7788:	d1fc      	bne.n	7784 <FinishAesDrv+0x148>
    778a:	6b63      	ldr	r3, [r4, #52]	; 0x34
    778c:	3b01      	subs	r3, #1
    778e:	2b06      	cmp	r3, #6
    7790:	d8c2      	bhi.n	7718 <FinishAesDrv+0xdc>
    7792:	a201      	add	r2, pc, #4	; (adr r2, 7798 <FinishAesDrv+0x15c>)
    7794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7798:	000077bd 	.word	0x000077bd
    779c:	000077d7 	.word	0x000077d7
    77a0:	000077bd 	.word	0x000077bd
    77a4:	00007719 	.word	0x00007719
    77a8:	00007719 	.word	0x00007719
    77ac:	000077d7 	.word	0x000077d7
    77b0:	000077bd 	.word	0x000077bd
    77b4:	6821      	ldr	r1, [r4, #0]
    77b6:	4a29      	ldr	r2, [pc, #164]	; (785c <FinishAesDrv+0x220>)
    77b8:	4b29      	ldr	r3, [pc, #164]	; (7860 <FinishAesDrv+0x224>)
    77ba:	e7d0      	b.n	775e <FinishAesDrv+0x122>
    77bc:	4a22      	ldr	r2, [pc, #136]	; (7848 <FinishAesDrv+0x20c>)
    77be:	4b23      	ldr	r3, [pc, #140]	; (784c <FinishAesDrv+0x210>)
    77c0:	6811      	ldr	r1, [r2, #0]
    77c2:	3208      	adds	r2, #8
    77c4:	6021      	str	r1, [r4, #0]
    77c6:	6819      	ldr	r1, [r3, #0]
    77c8:	3308      	adds	r3, #8
    77ca:	6061      	str	r1, [r4, #4]
    77cc:	6812      	ldr	r2, [r2, #0]
    77ce:	60a2      	str	r2, [r4, #8]
    77d0:	681b      	ldr	r3, [r3, #0]
    77d2:	60e3      	str	r3, [r4, #12]
    77d4:	e7a0      	b.n	7718 <FinishAesDrv+0xdc>
    77d6:	4a21      	ldr	r2, [pc, #132]	; (785c <FinishAesDrv+0x220>)
    77d8:	4b21      	ldr	r3, [pc, #132]	; (7860 <FinishAesDrv+0x224>)
    77da:	e7f1      	b.n	77c0 <FinishAesDrv+0x184>
    77dc:	4821      	ldr	r0, [pc, #132]	; (7864 <FinishAesDrv+0x228>)
    77de:	f7fd fcbd 	bl	515c <CC_PalAbort>
    77e2:	e76b      	b.n	76bc <FinishAesDrv+0x80>
    77e4:	4820      	ldr	r0, [pc, #128]	; (7868 <FinishAesDrv+0x22c>)
    77e6:	f7fd fcb9 	bl	515c <CC_PalAbort>
    77ea:	e761      	b.n	76b0 <FinishAesDrv+0x74>
    77ec:	481f      	ldr	r0, [pc, #124]	; (786c <FinishAesDrv+0x230>)
    77ee:	f7fd fcb5 	bl	515c <CC_PalAbort>
    77f2:	e79c      	b.n	772e <FinishAesDrv+0xf2>
    77f4:	4f1e      	ldr	r7, [pc, #120]	; (7870 <FinishAesDrv+0x234>)
    77f6:	e78f      	b.n	7718 <FinishAesDrv+0xdc>
    77f8:	4f1e      	ldr	r7, [pc, #120]	; (7874 <FinishAesDrv+0x238>)
    77fa:	e78d      	b.n	7718 <FinishAesDrv+0xdc>
    77fc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    77fe:	6833      	ldr	r3, [r6, #0]
    7800:	2a01      	cmp	r2, #1
    7802:	d00a      	beq.n	781a <FinishAesDrv+0x1de>
    7804:	2010      	movs	r0, #16
    7806:	491c      	ldr	r1, [pc, #112]	; (7878 <FinishAesDrv+0x23c>)
    7808:	4a1c      	ldr	r2, [pc, #112]	; (787c <FinishAesDrv+0x240>)
    780a:	600b      	str	r3, [r1, #0]
    780c:	6015      	str	r5, [r2, #0]
    780e:	f7fe fb5d 	bl	5ecc <CC_HalWaitInterrupt>
    7812:	4607      	mov	r7, r0
    7814:	2800      	cmp	r0, #0
    7816:	d0b4      	beq.n	7782 <FinishAesDrv+0x146>
    7818:	e77e      	b.n	7718 <FinishAesDrv+0xdc>
    781a:	4919      	ldr	r1, [pc, #100]	; (7880 <FinishAesDrv+0x244>)
    781c:	4a19      	ldr	r2, [pc, #100]	; (7884 <FinishAesDrv+0x248>)
    781e:	600b      	str	r3, [r1, #0]
    7820:	2040      	movs	r0, #64	; 0x40
    7822:	6015      	str	r5, [r2, #0]
    7824:	e7f3      	b.n	780e <FinishAesDrv+0x1d2>
    7826:	bf00      	nop
    7828:	00f1000b 	.word	0x00f1000b
    782c:	200000b8 	.word	0x200000b8
    7830:	50841810 	.word	0x50841810
    7834:	50841910 	.word	0x50841910
    7838:	00f10001 	.word	0x00f10001
    783c:	000089a0 	.word	0x000089a0
    7840:	00f10005 	.word	0x00f10005
    7844:	00f10002 	.word	0x00f10002
    7848:	50841440 	.word	0x50841440
    784c:	50841444 	.word	0x50841444
    7850:	5084147c 	.word	0x5084147c
    7854:	508414bc 	.word	0x508414bc
    7858:	50841524 	.word	0x50841524
    785c:	50841460 	.word	0x50841460
    7860:	50841464 	.word	0x50841464
    7864:	00008960 	.word	0x00008960
    7868:	00008948 	.word	0x00008948
    786c:	00008980 	.word	0x00008980
    7870:	00f10003 	.word	0x00f10003
    7874:	00f10004 	.word	0x00f10004
    7878:	50841c30 	.word	0x50841c30
    787c:	50841c34 	.word	0x50841c34
    7880:	50841c28 	.word	0x50841c28
    7884:	50841c2c 	.word	0x50841c2c

00007888 <kmu_validate_slot_and_size>:
    7888:	287f      	cmp	r0, #127	; 0x7f
    788a:	d80c      	bhi.n	78a6 <kmu_validate_slot_and_size+0x1e>
    788c:	b149      	cbz	r1, 78a2 <kmu_validate_slot_and_size+0x1a>
    788e:	2903      	cmp	r1, #3
    7890:	d001      	beq.n	7896 <kmu_validate_slot_and_size+0xe>
    7892:	4806      	ldr	r0, [pc, #24]	; (78ac <kmu_validate_slot_and_size+0x24>)
    7894:	4770      	bx	lr
    7896:	4906      	ldr	r1, [pc, #24]	; (78b0 <kmu_validate_slot_and_size+0x28>)
    7898:	287f      	cmp	r0, #127	; 0x7f
    789a:	bf0c      	ite	eq
    789c:	4608      	moveq	r0, r1
    789e:	2000      	movne	r0, #0
    78a0:	4770      	bx	lr
    78a2:	4608      	mov	r0, r1
    78a4:	4770      	bx	lr
    78a6:	4802      	ldr	r0, [pc, #8]	; (78b0 <kmu_validate_slot_and_size+0x28>)
    78a8:	4770      	bx	lr
    78aa:	bf00      	nop
    78ac:	00f70003 	.word	0x00f70003
    78b0:	00f70001 	.word	0x00f70001

000078b4 <kmu_validate_slot_and_size_no_kdr>:
    78b4:	b4f0      	push	{r4, r5, r6, r7}
    78b6:	4a1c      	ldr	r2, [pc, #112]	; (7928 <kmu_validate_slot_and_size_no_kdr+0x74>)
    78b8:	00c5      	lsls	r5, r0, #3
    78ba:	1c44      	adds	r4, r0, #1
    78bc:	f505 037f 	add.w	r3, r5, #16711680	; 0xff0000
    78c0:	f503 4304 	add.w	r3, r3, #33792	; 0x8400
    78c4:	f8c2 4500 	str.w	r4, [r2, #1280]	; 0x500
    78c8:	681c      	ldr	r4, [r3, #0]
    78ca:	b082      	sub	sp, #8
    78cc:	f3bf 8f4f 	dsb	sy
    78d0:	2300      	movs	r3, #0
    78d2:	9400      	str	r4, [sp, #0]
    78d4:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    78d8:	9e00      	ldr	r6, [sp, #0]
    78da:	4c14      	ldr	r4, [pc, #80]	; (792c <kmu_validate_slot_and_size_no_kdr+0x78>)
    78dc:	42a6      	cmp	r6, r4
    78de:	d018      	beq.n	7912 <kmu_validate_slot_and_size_no_kdr+0x5e>
    78e0:	b1a9      	cbz	r1, 790e <kmu_validate_slot_and_size_no_kdr+0x5a>
    78e2:	4e13      	ldr	r6, [pc, #76]	; (7930 <kmu_validate_slot_and_size_no_kdr+0x7c>)
    78e4:	1c87      	adds	r7, r0, #2
    78e6:	442e      	add	r6, r5
    78e8:	f8c2 7500 	str.w	r7, [r2, #1280]	; 0x500
    78ec:	6835      	ldr	r5, [r6, #0]
    78ee:	f3bf 8f4f 	dsb	sy
    78f2:	9501      	str	r5, [sp, #4]
    78f4:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    78f8:	9a01      	ldr	r2, [sp, #4]
    78fa:	42a2      	cmp	r2, r4
    78fc:	d009      	beq.n	7912 <kmu_validate_slot_and_size_no_kdr+0x5e>
    78fe:	287f      	cmp	r0, #127	; 0x7f
    7900:	d807      	bhi.n	7912 <kmu_validate_slot_and_size_no_kdr+0x5e>
    7902:	2903      	cmp	r1, #3
    7904:	d10b      	bne.n	791e <kmu_validate_slot_and_size_no_kdr+0x6a>
    7906:	287f      	cmp	r0, #127	; 0x7f
    7908:	d003      	beq.n	7912 <kmu_validate_slot_and_size_no_kdr+0x5e>
    790a:	4618      	mov	r0, r3
    790c:	e002      	b.n	7914 <kmu_validate_slot_and_size_no_kdr+0x60>
    790e:	287f      	cmp	r0, #127	; 0x7f
    7910:	d903      	bls.n	791a <kmu_validate_slot_and_size_no_kdr+0x66>
    7912:	4808      	ldr	r0, [pc, #32]	; (7934 <kmu_validate_slot_and_size_no_kdr+0x80>)
    7914:	b002      	add	sp, #8
    7916:	bcf0      	pop	{r4, r5, r6, r7}
    7918:	4770      	bx	lr
    791a:	4608      	mov	r0, r1
    791c:	e7fa      	b.n	7914 <kmu_validate_slot_and_size_no_kdr+0x60>
    791e:	4806      	ldr	r0, [pc, #24]	; (7938 <kmu_validate_slot_and_size_no_kdr+0x84>)
    7920:	b002      	add	sp, #8
    7922:	bcf0      	pop	{r4, r5, r6, r7}
    7924:	4770      	bx	lr
    7926:	bf00      	nop
    7928:	50039000 	.word	0x50039000
    792c:	50841a50 	.word	0x50841a50
    7930:	00ff8408 	.word	0x00ff8408
    7934:	00f70001 	.word	0x00f70001
    7938:	00f70003 	.word	0x00f70003

0000793c <kmu_validate_kdr_slot_and_size>:
    793c:	b9b9      	cbnz	r1, 796e <kmu_validate_kdr_slot_and_size+0x32>
    793e:	4a0d      	ldr	r2, [pc, #52]	; (7974 <kmu_validate_kdr_slot_and_size+0x38>)
    7940:	00c3      	lsls	r3, r0, #3
    7942:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    7946:	3001      	adds	r0, #1
    7948:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    794c:	f503 4304 	add.w	r3, r3, #33792	; 0x8400
    7950:	b082      	sub	sp, #8
    7952:	681b      	ldr	r3, [r3, #0]
    7954:	f3bf 8f4f 	dsb	sy
    7958:	9301      	str	r3, [sp, #4]
    795a:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    795e:	9a01      	ldr	r2, [sp, #4]
    7960:	4b05      	ldr	r3, [pc, #20]	; (7978 <kmu_validate_kdr_slot_and_size+0x3c>)
    7962:	4806      	ldr	r0, [pc, #24]	; (797c <kmu_validate_kdr_slot_and_size+0x40>)
    7964:	429a      	cmp	r2, r3
    7966:	bf08      	it	eq
    7968:	2000      	moveq	r0, #0
    796a:	b002      	add	sp, #8
    796c:	4770      	bx	lr
    796e:	4804      	ldr	r0, [pc, #16]	; (7980 <kmu_validate_kdr_slot_and_size+0x44>)
    7970:	4770      	bx	lr
    7972:	bf00      	nop
    7974:	50039000 	.word	0x50039000
    7978:	50841a50 	.word	0x50841a50
    797c:	00f70001 	.word	0x00f70001
    7980:	00f70003 	.word	0x00f70003

00007984 <kmu_use_kdr_key>:
    7984:	2000      	movs	r0, #0
    7986:	2201      	movs	r2, #1
    7988:	4902      	ldr	r1, [pc, #8]	; (7994 <kmu_use_kdr_key+0x10>)
    798a:	4b03      	ldr	r3, [pc, #12]	; (7998 <kmu_use_kdr_key+0x14>)
    798c:	6008      	str	r0, [r1, #0]
    798e:	601a      	str	r2, [r3, #0]
    7990:	4770      	bx	lr
    7992:	bf00      	nop
    7994:	50841a38 	.word	0x50841a38
    7998:	50841478 	.word	0x50841478

0000799c <kmu_load_key_aes>:
    799c:	b109      	cbz	r1, 79a2 <kmu_load_key_aes+0x6>
    799e:	4832      	ldr	r0, [pc, #200]	; (7a68 <kmu_load_key_aes+0xcc>)
    79a0:	4770      	bx	lr
    79a2:	b430      	push	{r4, r5}
    79a4:	2401      	movs	r4, #1
    79a6:	4b31      	ldr	r3, [pc, #196]	; (7a6c <kmu_load_key_aes+0xd0>)
    79a8:	4a31      	ldr	r2, [pc, #196]	; (7a70 <kmu_load_key_aes+0xd4>)
    79aa:	b084      	sub	sp, #16
    79ac:	f8c2 4500 	str.w	r4, [r2, #1280]	; 0x500
    79b0:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    79b4:	f8d3 5108 	ldr.w	r5, [r3, #264]	; 0x108
    79b8:	00c2      	lsls	r2, r0, #3
    79ba:	9502      	str	r5, [sp, #8]
    79bc:	9d02      	ldr	r5, [sp, #8]
    79be:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    79c2:	f8d3 5100 	ldr.w	r5, [r3, #256]	; 0x100
    79c6:	4420      	add	r0, r4
    79c8:	9502      	str	r5, [sp, #8]
    79ca:	9d02      	ldr	r5, [sp, #8]
    79cc:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    79d0:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    79d4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
    79d8:	9102      	str	r1, [sp, #8]
    79da:	9902      	ldr	r1, [sp, #8]
    79dc:	f502 4204 	add.w	r2, r2, #33792	; 0x8400
    79e0:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    79e4:	6812      	ldr	r2, [r2, #0]
    79e6:	f3bf 8f4f 	dsb	sy
    79ea:	9203      	str	r2, [sp, #12]
    79ec:	9903      	ldr	r1, [sp, #12]
    79ee:	4a21      	ldr	r2, [pc, #132]	; (7a74 <kmu_load_key_aes+0xd8>)
    79f0:	4291      	cmp	r1, r2
    79f2:	d132      	bne.n	7a5a <kmu_load_key_aes+0xbe>
    79f4:	461a      	mov	r2, r3
    79f6:	601c      	str	r4, [r3, #0]
    79f8:	e005      	b.n	7a06 <kmu_load_key_aes+0x6a>
    79fa:	f89d 3006 	ldrb.w	r3, [sp, #6]
    79fe:	b9db      	cbnz	r3, 7a38 <kmu_load_key_aes+0x9c>
    7a00:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7a04:	b9c3      	cbnz	r3, 7a38 <kmu_load_key_aes+0x9c>
    7a06:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
    7a0a:	3b00      	subs	r3, #0
    7a0c:	bf18      	it	ne
    7a0e:	2301      	movne	r3, #1
    7a10:	f88d 3005 	strb.w	r3, [sp, #5]
    7a14:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
    7a18:	3b00      	subs	r3, #0
    7a1a:	bf18      	it	ne
    7a1c:	2301      	movne	r3, #1
    7a1e:	f88d 3006 	strb.w	r3, [sp, #6]
    7a22:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    7a26:	3b00      	subs	r3, #0
    7a28:	bf18      	it	ne
    7a2a:	2301      	movne	r3, #1
    7a2c:	f88d 3007 	strb.w	r3, [sp, #7]
    7a30:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7a34:	2b00      	cmp	r3, #0
    7a36:	d0e0      	beq.n	79fa <kmu_load_key_aes+0x5e>
    7a38:	f89d 3006 	ldrb.w	r3, [sp, #6]
    7a3c:	b98b      	cbnz	r3, 7a62 <kmu_load_key_aes+0xc6>
    7a3e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7a42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    7a46:	b933      	cbnz	r3, 7a56 <kmu_load_key_aes+0xba>
    7a48:	4610      	mov	r0, r2
    7a4a:	4b08      	ldr	r3, [pc, #32]	; (7a6c <kmu_load_key_aes+0xd0>)
    7a4c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    7a50:	b004      	add	sp, #16
    7a52:	bc30      	pop	{r4, r5}
    7a54:	4770      	bx	lr
    7a56:	4808      	ldr	r0, [pc, #32]	; (7a78 <kmu_load_key_aes+0xdc>)
    7a58:	e7fa      	b.n	7a50 <kmu_load_key_aes+0xb4>
    7a5a:	4808      	ldr	r0, [pc, #32]	; (7a7c <kmu_load_key_aes+0xe0>)
    7a5c:	b004      	add	sp, #16
    7a5e:	bc30      	pop	{r4, r5}
    7a60:	4770      	bx	lr
    7a62:	4807      	ldr	r0, [pc, #28]	; (7a80 <kmu_load_key_aes+0xe4>)
    7a64:	e7f4      	b.n	7a50 <kmu_load_key_aes+0xb4>
    7a66:	bf00      	nop
    7a68:	00f1000c 	.word	0x00f1000c
    7a6c:	50039000 	.word	0x50039000
    7a70:	50840000 	.word	0x50840000
    7a74:	50841400 	.word	0x50841400
    7a78:	00f70002 	.word	0x00f70002
    7a7c:	00f70006 	.word	0x00f70006
    7a80:	00f70001 	.word	0x00f70001

00007a84 <kmu_derive_cmac>:
    7a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7a88:	2400      	movs	r4, #0
    7a8a:	b0ce      	sub	sp, #312	; 0x138
    7a8c:	4605      	mov	r5, r0
    7a8e:	e9dd 9658 	ldrd	r9, r6, [sp, #352]	; 0x160
    7a92:	468a      	mov	sl, r1
    7a94:	4617      	mov	r7, r2
    7a96:	4621      	mov	r1, r4
    7a98:	2274      	movs	r2, #116	; 0x74
    7a9a:	a810      	add	r0, sp, #64	; 0x40
    7a9c:	4698      	mov	r8, r3
    7a9e:	f000 fa46 	bl	7f2e <memset>
    7aa2:	4621      	mov	r1, r4
    7aa4:	2280      	movs	r2, #128	; 0x80
    7aa6:	a82e      	add	r0, sp, #184	; 0xb8
    7aa8:	942d      	str	r4, [sp, #180]	; 0xb4
    7aaa:	f000 fa40 	bl	7f2e <memset>
    7aae:	2384      	movs	r3, #132	; 0x84
    7ab0:	f5b6 6f7f 	cmp.w	r6, #4080	; 0xff0
    7ab4:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
    7ab8:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
    7abc:	9306      	str	r3, [sp, #24]
    7abe:	d873      	bhi.n	7ba8 <kmu_derive_cmac+0x124>
    7ac0:	ab06      	add	r3, sp, #24
    7ac2:	ac2d      	add	r4, sp, #180	; 0xb4
    7ac4:	9301      	str	r3, [sp, #4]
    7ac6:	4641      	mov	r1, r8
    7ac8:	e9dd 2356 	ldrd	r2, r3, [sp, #344]	; 0x158
    7acc:	4638      	mov	r0, r7
    7ace:	9602      	str	r6, [sp, #8]
    7ad0:	9400      	str	r4, [sp, #0]
    7ad2:	f000 f87d 	bl	7bd0 <UtilCmacBuildDataForDerivation>
    7ad6:	2800      	cmp	r0, #0
    7ad8:	d16d      	bne.n	7bb6 <kmu_derive_cmac+0x132>
    7ada:	2200      	movs	r2, #0
    7adc:	2301      	movs	r3, #1
    7ade:	2101      	movs	r1, #1
    7ae0:	2707      	movs	r7, #7
    7ae2:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
    7ae6:	4a36      	ldr	r2, [pc, #216]	; (7bc0 <kmu_derive_cmac+0x13c>)
    7ae8:	00eb      	lsls	r3, r5, #3
    7aea:	9520      	str	r5, [sp, #128]	; 0x80
    7aec:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    7af0:	440d      	add	r5, r1
    7af2:	e9cd a71c 	strd	sl, r7, [sp, #112]	; 0x70
    7af6:	901e      	str	r0, [sp, #120]	; 0x78
    7af8:	9128      	str	r1, [sp, #160]	; 0xa0
    7afa:	f503 4304 	add.w	r3, r3, #33792	; 0x8400
    7afe:	f8c2 5500 	str.w	r5, [r2, #1280]	; 0x500
    7b02:	681b      	ldr	r3, [r3, #0]
    7b04:	f3bf 8f4f 	dsb	sy
    7b08:	9307      	str	r3, [sp, #28]
    7b0a:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    7b0e:	9a07      	ldr	r2, [sp, #28]
    7b10:	4b2c      	ldr	r3, [pc, #176]	; (7bc4 <kmu_derive_cmac+0x140>)
    7b12:	429a      	cmp	r2, r3
    7b14:	d142      	bne.n	7b9c <kmu_derive_cmac+0x118>
    7b16:	2203      	movs	r2, #3
    7b18:	f10d 0317 	add.w	r3, sp, #23
    7b1c:	701a      	strb	r2, [r3, #0]
    7b1e:	781b      	ldrb	r3, [r3, #0]
    7b20:	2110      	movs	r1, #16
    7b22:	a810      	add	r0, sp, #64	; 0x40
    7b24:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
    7b28:	f7ff f820 	bl	6b6c <CC_PalMemSetZeroPlat>
    7b2c:	2210      	movs	r2, #16
    7b2e:	f10d 0828 	add.w	r8, sp, #40	; 0x28
    7b32:	9200      	str	r2, [sp, #0]
    7b34:	4620      	mov	r0, r4
    7b36:	9906      	ldr	r1, [sp, #24]
    7b38:	ab0c      	add	r3, sp, #48	; 0x30
    7b3a:	aa08      	add	r2, sp, #32
    7b3c:	f8cd 8004 	str.w	r8, [sp, #4]
    7b40:	f7ff f8ec 	bl	6d1c <SetDataBuffersInfo>
    7b44:	4607      	mov	r7, r0
    7b46:	bb00      	cbnz	r0, 7b8a <kmu_derive_cmac+0x106>
    7b48:	2401      	movs	r4, #1
    7b4a:	e010      	b.n	7b6e <kmu_derive_cmac+0xea>
    7b4c:	2e10      	cmp	r6, #16
    7b4e:	4635      	mov	r5, r6
    7b50:	bf28      	it	cs
    7b52:	2510      	movcs	r5, #16
    7b54:	a910      	add	r1, sp, #64	; 0x40
    7b56:	462a      	mov	r2, r5
    7b58:	f7ff f804 	bl	6b64 <CC_PalMemCopyPlat>
    7b5c:	2110      	movs	r1, #16
    7b5e:	a810      	add	r0, sp, #64	; 0x40
    7b60:	f7ff f804 	bl	6b6c <CC_PalMemSetZeroPlat>
    7b64:	3401      	adds	r4, #1
    7b66:	1b76      	subs	r6, r6, r5
    7b68:	442f      	add	r7, r5
    7b6a:	b2e4      	uxtb	r4, r4
    7b6c:	d021      	beq.n	7bb2 <kmu_derive_cmac+0x12e>
    7b6e:	9b06      	ldr	r3, [sp, #24]
    7b70:	4642      	mov	r2, r8
    7b72:	a908      	add	r1, sp, #32
    7b74:	a810      	add	r0, sp, #64	; 0x40
    7b76:	f88d 40b4 	strb.w	r4, [sp, #180]	; 0xb4
    7b7a:	f7ff fd5f 	bl	763c <FinishAesDrv>
    7b7e:	4603      	mov	r3, r0
    7b80:	eb09 0007 	add.w	r0, r9, r7
    7b84:	2b00      	cmp	r3, #0
    7b86:	d0e1      	beq.n	7b4c <kmu_derive_cmac+0xc8>
    7b88:	461f      	mov	r7, r3
    7b8a:	a810      	add	r0, sp, #64	; 0x40
    7b8c:	2274      	movs	r2, #116	; 0x74
    7b8e:	2100      	movs	r1, #0
    7b90:	f7fe ffea 	bl	6b68 <CC_PalMemSetPlat>
    7b94:	4638      	mov	r0, r7
    7b96:	b04e      	add	sp, #312	; 0x138
    7b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7b9c:	2202      	movs	r2, #2
    7b9e:	f10d 0317 	add.w	r3, sp, #23
    7ba2:	f88d 2017 	strb.w	r2, [sp, #23]
    7ba6:	e7ba      	b.n	7b1e <kmu_derive_cmac+0x9a>
    7ba8:	4f07      	ldr	r7, [pc, #28]	; (7bc8 <kmu_derive_cmac+0x144>)
    7baa:	4638      	mov	r0, r7
    7bac:	b04e      	add	sp, #312	; 0x138
    7bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7bb2:	4637      	mov	r7, r6
    7bb4:	e7e9      	b.n	7b8a <kmu_derive_cmac+0x106>
    7bb6:	4f05      	ldr	r7, [pc, #20]	; (7bcc <kmu_derive_cmac+0x148>)
    7bb8:	4638      	mov	r0, r7
    7bba:	b04e      	add	sp, #312	; 0x138
    7bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7bc0:	50039000 	.word	0x50039000
    7bc4:	50841a50 	.word	0x50841a50
    7bc8:	00f1000f 	.word	0x00f1000f
    7bcc:	00f1000e 	.word	0x00f1000e

00007bd0 <UtilCmacBuildDataForDerivation>:
    7bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7bd4:	2600      	movs	r6, #0
    7bd6:	b082      	sub	sp, #8
    7bd8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7bda:	9601      	str	r6, [sp, #4]
    7bdc:	f5b5 6f7f 	cmp.w	r5, #4080	; 0xff0
    7be0:	d83b      	bhi.n	7c5a <UtilCmacBuildDataForDerivation+0x8a>
    7be2:	00ee      	lsls	r6, r5, #3
    7be4:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
    7be8:	461f      	mov	r7, r3
    7bea:	bf34      	ite	cc
    7bec:	2303      	movcc	r3, #3
    7bee:	2304      	movcs	r3, #4
    7bf0:	1e4d      	subs	r5, r1, #1
    7bf2:	2d3f      	cmp	r5, #63	; 0x3f
    7bf4:	460c      	mov	r4, r1
    7bf6:	9300      	str	r3, [sp, #0]
    7bf8:	d82f      	bhi.n	7c5a <UtilCmacBuildDataForDerivation+0x8a>
    7bfa:	b370      	cbz	r0, 7c5a <UtilCmacBuildDataForDerivation+0x8a>
    7bfc:	4690      	mov	r8, r2
    7bfe:	b117      	cbz	r7, 7c06 <UtilCmacBuildDataForDerivation+0x36>
    7c00:	b35a      	cbz	r2, 7c5a <UtilCmacBuildDataForDerivation+0x8a>
    7c02:	2f40      	cmp	r7, #64	; 0x40
    7c04:	d829      	bhi.n	7c5a <UtilCmacBuildDataForDerivation+0x8a>
    7c06:	9a08      	ldr	r2, [sp, #32]
    7c08:	b33a      	cbz	r2, 7c5a <UtilCmacBuildDataForDerivation+0x8a>
    7c0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7c0c:	6811      	ldr	r1, [r2, #0]
    7c0e:	b321      	cbz	r1, 7c5a <UtilCmacBuildDataForDerivation+0x8a>
    7c10:	19e2      	adds	r2, r4, r7
    7c12:	4413      	add	r3, r2
    7c14:	4299      	cmp	r1, r3
    7c16:	d320      	bcc.n	7c5a <UtilCmacBuildDataForDerivation+0x8a>
    7c18:	9b08      	ldr	r3, [sp, #32]
    7c1a:	4622      	mov	r2, r4
    7c1c:	4601      	mov	r1, r0
    7c1e:	1c58      	adds	r0, r3, #1
    7c20:	f7fe ffa0 	bl	6b64 <CC_PalMemCopyPlat>
    7c24:	2200      	movs	r2, #0
    7c26:	9b08      	ldr	r3, [sp, #32]
    7c28:	4423      	add	r3, r4
    7c2a:	705a      	strb	r2, [r3, #1]
    7c2c:	3402      	adds	r4, #2
    7c2e:	bb07      	cbnz	r7, 7c72 <UtilCmacBuildDataForDerivation+0xa2>
    7c30:	2eff      	cmp	r6, #255	; 0xff
    7c32:	9600      	str	r6, [sp, #0]
    7c34:	d915      	bls.n	7c62 <UtilCmacBuildDataForDerivation+0x92>
    7c36:	9b08      	ldr	r3, [sp, #32]
    7c38:	0235      	lsls	r5, r6, #8
    7c3a:	b2ad      	uxth	r5, r5
    7c3c:	1918      	adds	r0, r3, r4
    7c3e:	2202      	movs	r2, #2
    7c40:	ea45 2516 	orr.w	r5, r5, r6, lsr #8
    7c44:	a901      	add	r1, sp, #4
    7c46:	9501      	str	r5, [sp, #4]
    7c48:	f7fe ff8c 	bl	6b64 <CC_PalMemCopyPlat>
    7c4c:	3402      	adds	r4, #2
    7c4e:	2000      	movs	r0, #0
    7c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7c52:	601c      	str	r4, [r3, #0]
    7c54:	b002      	add	sp, #8
    7c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7c5a:	480a      	ldr	r0, [pc, #40]	; (7c84 <UtilCmacBuildDataForDerivation+0xb4>)
    7c5c:	b002      	add	sp, #8
    7c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7c62:	9b08      	ldr	r3, [sp, #32]
    7c64:	2201      	movs	r2, #1
    7c66:	1918      	adds	r0, r3, r4
    7c68:	4669      	mov	r1, sp
    7c6a:	f7fe ff7b 	bl	6b64 <CC_PalMemCopyPlat>
    7c6e:	3401      	adds	r4, #1
    7c70:	e7ed      	b.n	7c4e <UtilCmacBuildDataForDerivation+0x7e>
    7c72:	9b08      	ldr	r3, [sp, #32]
    7c74:	4641      	mov	r1, r8
    7c76:	1918      	adds	r0, r3, r4
    7c78:	463a      	mov	r2, r7
    7c7a:	f7fe ff73 	bl	6b64 <CC_PalMemCopyPlat>
    7c7e:	443c      	add	r4, r7
    7c80:	e7d6      	b.n	7c30 <UtilCmacBuildDataForDerivation+0x60>
    7c82:	bf00      	nop
    7c84:	80000006 	.word	0x80000006

00007c88 <CC_PalDataBufferAttrGet>:
    7c88:	2000      	movs	r0, #0
    7c8a:	7018      	strb	r0, [r3, #0]
    7c8c:	4770      	bx	lr
    7c8e:	bf00      	nop

00007c90 <main>:
 *  0 kB  |---------------------|
 */


void main(void)
{
    7c90:	b508      	push	{r3, lr}
	spm_config();
    7c92:	f7f9 fa91 	bl	11b8 <spm_config>
	spm_jump();
}
    7c96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	spm_jump();
    7c9a:	f7f9 ba2d 	b.w	10f8 <spm_jump>

00007c9e <arch_printk_char_out>:
}
    7c9e:	2000      	movs	r0, #0
    7ca0:	4770      	bx	lr

00007ca2 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    7ca2:	b40f      	push	{r0, r1, r2, r3}
    7ca4:	b507      	push	{r0, r1, r2, lr}
    7ca6:	a904      	add	r1, sp, #16
    7ca8:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    7cac:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    7cae:	f7f8 fc67 	bl	580 <vprintk>
	}
	va_end(ap);
}
    7cb2:	b003      	add	sp, #12
    7cb4:	f85d eb04 	ldr.w	lr, [sp], #4
    7cb8:	b004      	add	sp, #16
    7cba:	4770      	bx	lr

00007cbc <onoff_manager_init>:
	return rv;
}

int onoff_manager_init(struct onoff_manager *mgr,
		       const struct onoff_transitions *transitions)
{
    7cbc:	b538      	push	{r3, r4, r5, lr}
    7cbe:	460c      	mov	r4, r1
	if ((mgr == NULL)
    7cc0:	4605      	mov	r5, r0
    7cc2:	b158      	cbz	r0, 7cdc <onoff_manager_init+0x20>
	    || (transitions == NULL)
    7cc4:	b151      	cbz	r1, 7cdc <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    7cc6:	680b      	ldr	r3, [r1, #0]
    7cc8:	b143      	cbz	r3, 7cdc <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    7cca:	684b      	ldr	r3, [r1, #4]
    7ccc:	b133      	cbz	r3, 7cdc <onoff_manager_init+0x20>
		return -EINVAL;
	}

	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    7cce:	2220      	movs	r2, #32
    7cd0:	2100      	movs	r1, #0
    7cd2:	f000 f92c 	bl	7f2e <memset>

	return 0;
    7cd6:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    7cd8:	612c      	str	r4, [r5, #16]
}
    7cda:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    7cdc:	f06f 0015 	mvn.w	r0, #21
    7ce0:	e7fb      	b.n	7cda <onoff_manager_init+0x1e>

00007ce2 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    7ce2:	4604      	mov	r4, r0
    7ce4:	b508      	push	{r3, lr}
    7ce6:	4608      	mov	r0, r1
    7ce8:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    7cea:	461a      	mov	r2, r3
    7cec:	47a0      	blx	r4
	return z_impl_z_current_get();
    7cee:	f7fc fe95 	bl	4a1c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    7cf2:	f7fa f92d 	bl	1f50 <z_impl_k_thread_abort>

00007cf6 <encode_uint>:
{
    7cf6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7cfa:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    7cfc:	78d3      	ldrb	r3, [r2, #3]
{
    7cfe:	4614      	mov	r4, r2
	switch (specifier) {
    7d00:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    7d02:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    7d06:	4606      	mov	r6, r0
    7d08:	460f      	mov	r7, r1
    7d0a:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    7d0c:	d02d      	beq.n	7d6a <encode_uint+0x74>
    7d0e:	d828      	bhi.n	7d62 <encode_uint+0x6c>
		return 16;
    7d10:	2b58      	cmp	r3, #88	; 0x58
    7d12:	bf14      	ite	ne
    7d14:	250a      	movne	r5, #10
    7d16:	2510      	moveq	r5, #16
		unsigned int lsv = (unsigned int)(value % radix);
    7d18:	46aa      	mov	sl, r5
    7d1a:	f04f 0b00 	mov.w	fp, #0
	char *bp = bps + (bpe - bps);
    7d1e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    7d22:	4652      	mov	r2, sl
    7d24:	465b      	mov	r3, fp
    7d26:	4630      	mov	r0, r6
    7d28:	4639      	mov	r1, r7
    7d2a:	f7f8 fa87 	bl	23c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    7d2e:	2a09      	cmp	r2, #9
    7d30:	b2d3      	uxtb	r3, r2
    7d32:	d81f      	bhi.n	7d74 <encode_uint+0x7e>
    7d34:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    7d36:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    7d38:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    7d3a:	bf08      	it	eq
    7d3c:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    7d3e:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    7d42:	d301      	bcc.n	7d48 <encode_uint+0x52>
    7d44:	45c8      	cmp	r8, r9
    7d46:	d812      	bhi.n	7d6e <encode_uint+0x78>
	if (conv->flag_hash) {
    7d48:	7823      	ldrb	r3, [r4, #0]
    7d4a:	069b      	lsls	r3, r3, #26
    7d4c:	d505      	bpl.n	7d5a <encode_uint+0x64>
		if (radix == 8) {
    7d4e:	2d08      	cmp	r5, #8
    7d50:	d116      	bne.n	7d80 <encode_uint+0x8a>
			conv->altform_0 = true;
    7d52:	78a3      	ldrb	r3, [r4, #2]
    7d54:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    7d58:	70a3      	strb	r3, [r4, #2]
}
    7d5a:	4640      	mov	r0, r8
    7d5c:	b003      	add	sp, #12
    7d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    7d62:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    7d66:	2b70      	cmp	r3, #112	; 0x70
    7d68:	e7d3      	b.n	7d12 <encode_uint+0x1c>
	switch (specifier) {
    7d6a:	2508      	movs	r5, #8
    7d6c:	e7d4      	b.n	7d18 <encode_uint+0x22>
		value /= radix;
    7d6e:	4606      	mov	r6, r0
    7d70:	460f      	mov	r7, r1
    7d72:	e7d6      	b.n	7d22 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    7d74:	9a01      	ldr	r2, [sp, #4]
    7d76:	2a19      	cmp	r2, #25
    7d78:	bf94      	ite	ls
    7d7a:	3337      	addls	r3, #55	; 0x37
    7d7c:	3357      	addhi	r3, #87	; 0x57
    7d7e:	e7da      	b.n	7d36 <encode_uint+0x40>
		} else if (radix == 16) {
    7d80:	2d10      	cmp	r5, #16
    7d82:	d1ea      	bne.n	7d5a <encode_uint+0x64>
			conv->altform_0c = true;
    7d84:	78a3      	ldrb	r3, [r4, #2]
    7d86:	f043 0310 	orr.w	r3, r3, #16
    7d8a:	e7e5      	b.n	7d58 <encode_uint+0x62>

00007d8c <outs>:
{
    7d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7d90:	4607      	mov	r7, r0
    7d92:	4688      	mov	r8, r1
    7d94:	4615      	mov	r5, r2
    7d96:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    7d98:	4614      	mov	r4, r2
    7d9a:	42b4      	cmp	r4, r6
    7d9c:	eba4 0005 	sub.w	r0, r4, r5
    7da0:	d302      	bcc.n	7da8 <outs+0x1c>
    7da2:	b93e      	cbnz	r6, 7db4 <outs+0x28>
    7da4:	7823      	ldrb	r3, [r4, #0]
    7da6:	b12b      	cbz	r3, 7db4 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    7da8:	4641      	mov	r1, r8
    7daa:	f814 0b01 	ldrb.w	r0, [r4], #1
    7dae:	47b8      	blx	r7
		if (rc < 0) {
    7db0:	2800      	cmp	r0, #0
    7db2:	daf2      	bge.n	7d9a <outs+0xe>
}
    7db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007db8 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    7db8:	4040      	eors	r0, r0
    7dba:	f380 8811 	msr	BASEPRI, r0
    7dbe:	f04f 0004 	mov.w	r0, #4
    7dc2:	df02      	svc	2
}
    7dc4:	4770      	bx	lr

00007dc6 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    7dc6:	4770      	bx	lr

00007dc8 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    7dc8:	b084      	sub	sp, #16
    7dca:	ab04      	add	r3, sp, #16
    7dcc:	e903 0007 	stmdb	r3, {r0, r1, r2}
    7dd0:	2300      	movs	r3, #0
    7dd2:	f383 8811 	msr	BASEPRI, r3
    7dd6:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    7dda:	b004      	add	sp, #16
    7ddc:	4770      	bx	lr

00007dde <z_log_minimal_printk>:
#include <sys/printk.h>

#define HEXDUMP_BYTES_IN_LINE 8U

void z_log_minimal_printk(const char *fmt, ...)
{
    7dde:	b40f      	push	{r0, r1, r2, r3}
    7de0:	b507      	push	{r0, r1, r2, lr}
    7de2:	a904      	add	r1, sp, #16
    7de4:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    7de8:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
    7dea:	f7f8 fbc9 	bl	580 <vprintk>
	va_end(ap);
}
    7dee:	b003      	add	sp, #12
    7df0:	f85d eb04 	ldr.w	lr, [sp], #4
    7df4:	b004      	add	sp, #16
    7df6:	4770      	bx	lr

00007df8 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    7df8:	2200      	movs	r2, #0
    7dfa:	e9c0 2200 	strd	r2, r2, [r0]
    7dfe:	6082      	str	r2, [r0, #8]
}
    7e00:	4770      	bx	lr

00007e02 <abort_function>:
	sys_reboot(SYS_REBOOT_WARM);
    7e02:	2000      	movs	r0, #0
{
    7e04:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    7e06:	f7f8 ff89 	bl	d1c <sys_reboot>

00007e0a <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    7e0a:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    7e0c:	6800      	ldr	r0, [r0, #0]
    7e0e:	f7f9 bc37 	b.w	1680 <z_arm_fatal_error>

00007e12 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    7e12:	2100      	movs	r1, #0
    7e14:	2001      	movs	r0, #1
    7e16:	f7f9 bc33 	b.w	1680 <z_arm_fatal_error>

00007e1a <irq_target_state_set>:
 *
 * @return The resulting target state of the given IRQ
 */
irq_target_state_t irq_target_state_set(unsigned int irq,
	irq_target_state_t irq_target_state)
{
    7e1a:	4602      	mov	r2, r0
    7e1c:	b243      	sxtb	r3, r0
	uint32_t result;

	if (irq_target_state == IRQ_TARGET_STATE_SECURE) {
    7e1e:	4608      	mov	r0, r1
    7e20:	b9c1      	cbnz	r1, 7e54 <irq_target_state_set+0x3a>
  if ((int32_t)(IRQn) >= 0)
    7e22:	2b00      	cmp	r3, #0
    7e24:	db27      	blt.n	7e76 <irq_target_state_set+0x5c>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    7e26:	2001      	movs	r0, #1
    7e28:	095b      	lsrs	r3, r3, #5
    7e2a:	009b      	lsls	r3, r3, #2
    7e2c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    7e30:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    7e34:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
    7e38:	f002 021f 	and.w	r2, r2, #31
    7e3c:	4090      	lsls	r0, r2
    7e3e:	ea21 0100 	bic.w	r1, r1, r0
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    7e42:	f8c3 1280 	str.w	r1, [r3, #640]	; 0x280
    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
    7e46:	f8d3 0280 	ldr.w	r0, [r3, #640]	; 0x280
    7e4a:	40d0      	lsrs	r0, r2
    7e4c:	f000 0001 	and.w	r0, r0, #1
	} else {
		/* Set target to Non-Secure */
		result = NVIC_SetTargetState(irq);
	}

	if (result) {
    7e50:	b2c0      	uxtb	r0, r0
    7e52:	4770      	bx	lr
  if ((int32_t)(IRQn) >= 0)
    7e54:	2b00      	cmp	r3, #0
    7e56:	db0d      	blt.n	7e74 <irq_target_state_set+0x5a>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    7e58:	2101      	movs	r1, #1
    7e5a:	095b      	lsrs	r3, r3, #5
    7e5c:	009b      	lsls	r3, r3, #2
    7e5e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    7e62:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    7e66:	f8d3 0280 	ldr.w	r0, [r3, #640]	; 0x280
    7e6a:	f002 021f 	and.w	r2, r2, #31
    7e6e:	4091      	lsls	r1, r2
    7e70:	4301      	orrs	r1, r0
    7e72:	e7e6      	b.n	7e42 <irq_target_state_set+0x28>
		return IRQ_TARGET_STATE_NON_SECURE;
	} else {
		return IRQ_TARGET_STATE_SECURE;
    7e74:	2000      	movs	r0, #0
	}
}
    7e76:	4770      	bx	lr

00007e78 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    7e78:	b508      	push	{r3, lr}
	handler();
    7e7a:	f7f9 fc73 	bl	1764 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    7e7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    7e82:	f7f9 bd35 	b.w	18f0 <z_arm_exc_exit>

00007e86 <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    7e86:	6e43      	ldr	r3, [r0, #100]	; 0x64
    7e88:	f383 880b 	msr	PSPLIM, r3
}
    7e8c:	4770      	bx	lr

00007e8e <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    7e8e:	e840 f300 	tt	r3, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    7e92:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    7e96:	b2d8      	uxtb	r0, r3
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
    7e98:	bf08      	it	eq
    7e9a:	f06f 0015 	mvneq.w	r0, #21
    7e9e:	4770      	bx	lr

00007ea0 <arm_cmse_addr_is_secure>:
    7ea0:	e840 f000 	tt	r0, r0
int arm_cmse_addr_is_secure(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	return addr_info.flags.secure;
}
    7ea4:	f3c0 5080 	ubfx	r0, r0, #22, #1
    7ea8:	4770      	bx	lr

00007eaa <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    7eaa:	4603      	mov	r3, r0
	size_t n = 0;
    7eac:	2000      	movs	r0, #0

	while (*s != '\0') {
    7eae:	5c1a      	ldrb	r2, [r3, r0]
    7eb0:	b902      	cbnz	r2, 7eb4 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    7eb2:	4770      	bx	lr
		n++;
    7eb4:	3001      	adds	r0, #1
    7eb6:	e7fa      	b.n	7eae <strlen+0x4>

00007eb8 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    7eb8:	4603      	mov	r3, r0
	size_t n = 0;
    7eba:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    7ebc:	5c1a      	ldrb	r2, [r3, r0]
    7ebe:	b10a      	cbz	r2, 7ec4 <strnlen+0xc>
    7ec0:	4288      	cmp	r0, r1
    7ec2:	d100      	bne.n	7ec6 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    7ec4:	4770      	bx	lr
		n++;
    7ec6:	3001      	adds	r0, #1
    7ec8:	e7f8      	b.n	7ebc <strnlen+0x4>

00007eca <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
    7eca:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    7ecc:	b15a      	cbz	r2, 7ee6 <__kernel_ram_size+0x16>
    7ece:	3901      	subs	r1, #1
    7ed0:	1884      	adds	r4, r0, r2
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    7ed2:	f810 2b01 	ldrb.w	r2, [r0], #1
    7ed6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    7eda:	42a0      	cmp	r0, r4
    7edc:	d001      	beq.n	7ee2 <__kernel_ram_size+0x12>
    7ede:	429a      	cmp	r2, r3
    7ee0:	d0f7      	beq.n	7ed2 <__kernel_ram_size+0x2>
		c1++;
		c2++;
	}

	return *c1 - *c2;
    7ee2:	1ad0      	subs	r0, r2, r3
}
    7ee4:	bd10      	pop	{r4, pc}
		return 0;
    7ee6:	4610      	mov	r0, r2
    7ee8:	e7fc      	b.n	7ee4 <__kernel_ram_size+0x14>

00007eea <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
    7eea:	1a43      	subs	r3, r0, r1
    7eec:	4293      	cmp	r3, r2
{
    7eee:	b510      	push	{r4, lr}
    7ef0:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
    7ef4:	d308      	bcc.n	7f08 <memmove+0x1e>
	char *dest = d;
    7ef6:	4602      	mov	r2, r0
    7ef8:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
    7efa:	429a      	cmp	r2, r3
    7efc:	d00b      	beq.n	7f16 <memmove+0x2c>
			*dest = *src;
    7efe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    7f02:	f802 4b01 	strb.w	r4, [r2], #1
			dest++;
			src++;
			n--;
    7f06:	e7f8      	b.n	7efa <memmove+0x10>
    7f08:	440a      	add	r2, r1
			dest[n] = src[n];
    7f0a:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
		while (n > 0) {
    7f0e:	428a      	cmp	r2, r1
			dest[n] = src[n];
    7f10:	f803 4d01 	strb.w	r4, [r3, #-1]!
		while (n > 0) {
    7f14:	d1f9      	bne.n	7f0a <memmove+0x20>
		}
	}

	return d;
}
    7f16:	bd10      	pop	{r4, pc}

00007f18 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    7f18:	b510      	push	{r4, lr}
    7f1a:	1e43      	subs	r3, r0, #1
    7f1c:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    7f1e:	4291      	cmp	r1, r2
    7f20:	d100      	bne.n	7f24 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    7f22:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    7f24:	f811 4b01 	ldrb.w	r4, [r1], #1
    7f28:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    7f2c:	e7f7      	b.n	7f1e <memcpy+0x6>

00007f2e <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    7f2e:	4603      	mov	r3, r0
	unsigned char c_byte = (unsigned char)c;
    7f30:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    7f32:	4402      	add	r2, r0
    7f34:	4293      	cmp	r3, r2
    7f36:	d100      	bne.n	7f3a <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    7f38:	4770      	bx	lr
		*(d_byte++) = c_byte;
    7f3a:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    7f3e:	e7f9      	b.n	7f34 <memset+0x6>

00007f40 <_stdout_hook_default>:
}
    7f40:	f04f 30ff 	mov.w	r0, #4294967295
    7f44:	4770      	bx	lr

00007f46 <set_starting_state>:
{
    7f46:	b510      	push	{r4, lr}
	__asm__ volatile(
    7f48:	f04f 0320 	mov.w	r3, #32
    7f4c:	f3ef 8211 	mrs	r2, BASEPRI
    7f50:	f383 8812 	msr	BASEPRI_MAX, r3
    7f54:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    7f58:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    7f5a:	f003 0407 	and.w	r4, r3, #7
    7f5e:	2c01      	cmp	r4, #1
    7f60:	d106      	bne.n	7f70 <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    7f62:	6001      	str	r1, [r0, #0]
	int err = 0;
    7f64:	2000      	movs	r0, #0
	__asm__ volatile(
    7f66:	f382 8811 	msr	BASEPRI, r2
    7f6a:	f3bf 8f6f 	isb	sy
}
    7f6e:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    7f70:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    7f74:	428b      	cmp	r3, r1
		err = -EALREADY;
    7f76:	bf14      	ite	ne
    7f78:	f04f 30ff 	movne.w	r0, #4294967295
    7f7c:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    7f80:	e7f1      	b.n	7f66 <set_starting_state+0x20>

00007f82 <set_on_state>:
	__asm__ volatile(
    7f82:	f04f 0320 	mov.w	r3, #32
    7f86:	f3ef 8211 	mrs	r2, BASEPRI
    7f8a:	f383 8812 	msr	BASEPRI_MAX, r3
    7f8e:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    7f92:	6803      	ldr	r3, [r0, #0]
    7f94:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    7f98:	f043 0302 	orr.w	r3, r3, #2
    7f9c:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    7f9e:	f382 8811 	msr	BASEPRI, r2
    7fa2:	f3bf 8f6f 	isb	sy
}
    7fa6:	4770      	bx	lr

00007fa8 <onoff_started_callback>:
	return &data->mgr[type];
    7fa8:	6900      	ldr	r0, [r0, #16]
    7faa:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    7fac:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    7fb0:	2100      	movs	r1, #0
    7fb2:	4710      	bx	r2

00007fb4 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    7fb4:	2000      	movs	r0, #0
    7fb6:	f7fb b82d 	b.w	3014 <nrfx_clock_start>

00007fba <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    7fba:	2000      	movs	r0, #0
    7fbc:	f7fb b87a 	b.w	30b4 <nrfx_clock_stop>

00007fc0 <api_stop>:
	return stop(dev, subsys, CTX_API);
    7fc0:	2280      	movs	r2, #128	; 0x80
    7fc2:	f7fa ba7f 	b.w	24c4 <stop>

00007fc6 <blocking_start_callback>:
{
    7fc6:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    7fc8:	f7fb bdc8 	b.w	3b5c <z_impl_k_sem_give>

00007fcc <api_start>:
{
    7fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err = set_starting_state(&subdata->flags, ctx);
    7fd0:	240c      	movs	r4, #12
    7fd2:	b2c9      	uxtb	r1, r1
    7fd4:	434c      	muls	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    7fd6:	6905      	ldr	r5, [r0, #16]
{
    7fd8:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    7fda:	f104 0048 	add.w	r0, r4, #72	; 0x48
    7fde:	2180      	movs	r1, #128	; 0x80
    7fe0:	4428      	add	r0, r5
{
    7fe2:	4690      	mov	r8, r2
    7fe4:	461f      	mov	r7, r3
	err = set_starting_state(&subdata->flags, ctx);
    7fe6:	f7ff ffae 	bl	7f46 <set_starting_state>
	if (err < 0) {
    7fea:	2800      	cmp	r0, #0
    7fec:	db06      	blt.n	7ffc <api_start+0x30>
	subdata->cb = cb;
    7fee:	4425      	add	r5, r4
	subdata->user_data = user_data;
    7ff0:	e9c5 8710 	strd	r8, r7, [r5, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    7ff4:	6873      	ldr	r3, [r6, #4]
    7ff6:	591b      	ldr	r3, [r3, r4]
    7ff8:	4798      	blx	r3
	return 0;
    7ffa:	2000      	movs	r0, #0
}
    7ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008000 <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    8000:	6843      	ldr	r3, [r0, #4]
    8002:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    8004:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    8008:	05d1      	lsls	r1, r2, #23
    800a:	d518      	bpl.n	803e <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    800c:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    8010:	b1aa      	cbz	r2, 803e <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    8012:	f04f 0120 	mov.w	r1, #32
    8016:	f3ef 8211 	mrs	r2, BASEPRI
    801a:	f381 8812 	msr	BASEPRI_MAX, r1
    801e:	f3bf 8f6f 	isb	sy
    8022:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    8026:	b131      	cbz	r1, 8036 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8028:	2100      	movs	r1, #0
    802a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    802e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8032:	2101      	movs	r1, #1
    8034:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    8036:	f382 8811 	msr	BASEPRI, r2
    803a:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    803e:	6842      	ldr	r2, [r0, #4]
    8040:	6852      	ldr	r2, [r2, #4]
    8042:	06d2      	lsls	r2, r2, #27
    8044:	d515      	bpl.n	8072 <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    8046:	f04f 0120 	mov.w	r1, #32
    804a:	f3ef 8211 	mrs	r2, BASEPRI
    804e:	f381 8812 	msr	BASEPRI_MAX, r1
    8052:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8056:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    805a:	b111      	cbz	r1, 8062 <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    805c:	2100      	movs	r1, #0
    805e:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    8062:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    8066:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    806a:	f382 8811 	msr	BASEPRI, r2
    806e:	f3bf 8f6f 	isb	sy
}
    8072:	4770      	bx	lr

00008074 <uarte_nrfx_config_get>:
{
    8074:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    8076:	6902      	ldr	r2, [r0, #16]
    8078:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    807c:	e883 0003 	stmia.w	r3, {r0, r1}
}
    8080:	2000      	movs	r0, #0
    8082:	4770      	bx	lr

00008084 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    8084:	6843      	ldr	r3, [r0, #4]
    8086:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    8088:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    808c:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    8090:	4770      	bx	lr

00008092 <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    8092:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    8094:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8096:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    809a:	b940      	cbnz	r0, 80ae <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    809c:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    809e:	0792      	lsls	r2, r2, #30
    80a0:	d406      	bmi.n	80b0 <is_tx_ready+0x1e>
    80a2:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    80a6:	3800      	subs	r0, #0
    80a8:	bf18      	it	ne
    80aa:	2001      	movne	r0, #1
    80ac:	4770      	bx	lr
    80ae:	2001      	movs	r0, #1
}
    80b0:	4770      	bx	lr

000080b2 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    80b2:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    80b4:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    80b6:	681b      	ldr	r3, [r3, #0]
    80b8:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    80bc:	b148      	cbz	r0, 80d2 <uarte_nrfx_poll_in+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    80be:	2000      	movs	r0, #0
	*c = data->rx_data;
    80c0:	7c52      	ldrb	r2, [r2, #17]
    80c2:	700a      	strb	r2, [r1, #0]
    80c4:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    80c8:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    80cc:	2201      	movs	r2, #1
    80ce:	601a      	str	r2, [r3, #0]
	return 0;
    80d0:	4770      	bx	lr
		return -1;
    80d2:	f04f 30ff 	mov.w	r0, #4294967295
}
    80d6:	4770      	bx	lr

000080d8 <uarte_instance_init.isra.0>:
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    80d8:	2300      	movs	r3, #0
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    80da:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    80de:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    80e2:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    80e4:	f8d8 4000 	ldr.w	r4, [r8]
static int uarte_instance_init(const struct device *dev,
    80e8:	4606      	mov	r6, r0
    80ea:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    80ee:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    80f0:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    80f2:	68eb      	ldr	r3, [r5, #12]
    80f4:	1c59      	adds	r1, r3, #1
    80f6:	d011      	beq.n	811c <uarte_instance_init.isra.0+0x44>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    80f8:	a801      	add	r0, sp, #4
    80fa:	9301      	str	r3, [sp, #4]
    80fc:	f7fa fbe4 	bl	28c8 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    8100:	2301      	movs	r3, #1
    8102:	9a01      	ldr	r2, [sp, #4]
    8104:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    8106:	6083      	str	r3, [r0, #8]
    nrf_gpio_cfg(
    8108:	68eb      	ldr	r3, [r5, #12]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    810a:	a801      	add	r0, sp, #4
    810c:	9301      	str	r3, [sp, #4]
    810e:	f7fa fbdb 	bl	28c8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    8112:	2203      	movs	r2, #3
    8114:	9b01      	ldr	r3, [sp, #4]
    8116:	3380      	adds	r3, #128	; 0x80
    8118:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    811c:	692b      	ldr	r3, [r5, #16]
    811e:	1c5a      	adds	r2, r3, #1
    8120:	d010      	beq.n	8144 <uarte_instance_init.isra.0+0x6c>
			nrf_gpio_cfg_input(cfg->rx_pin,
    8122:	7f2a      	ldrb	r2, [r5, #28]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8124:	a801      	add	r0, sp, #4
    8126:	2a00      	cmp	r2, #0
    8128:	bf14      	ite	ne
    812a:	f04f 0903 	movne.w	r9, #3
    812e:	f04f 0900 	moveq.w	r9, #0
    nrf_gpio_cfg(
    8132:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8134:	f7fa fbc8 	bl	28c8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    8138:	9b01      	ldr	r3, [sp, #4]
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    813a:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    813e:	3380      	adds	r3, #128	; 0x80
    8140:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    8144:	696b      	ldr	r3, [r5, #20]
    8146:	1c58      	adds	r0, r3, #1
    8148:	d011      	beq.n	816e <uarte_instance_init.isra.0+0x96>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    814a:	a801      	add	r0, sp, #4
    814c:	9301      	str	r3, [sp, #4]
    814e:	f7fa fbbb 	bl	28c8 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    8152:	2301      	movs	r3, #1
    8154:	9a01      	ldr	r2, [sp, #4]
    8156:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    8158:	6083      	str	r3, [r0, #8]
    nrf_gpio_cfg(
    815a:	696b      	ldr	r3, [r5, #20]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    815c:	a801      	add	r0, sp, #4
    815e:	9301      	str	r3, [sp, #4]
    8160:	f7fa fbb2 	bl	28c8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    8164:	2203      	movs	r2, #3
    8166:	9b01      	ldr	r3, [sp, #4]
    8168:	3380      	adds	r3, #128	; 0x80
    816a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    816e:	69ab      	ldr	r3, [r5, #24]
    8170:	1c59      	adds	r1, r3, #1
    8172:	d010      	beq.n	8196 <uarte_instance_init.isra.0+0xbe>
			nrf_gpio_cfg_input(cfg->cts_pin,
    8174:	7f6a      	ldrb	r2, [r5, #29]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8176:	a801      	add	r0, sp, #4
    8178:	2a00      	cmp	r2, #0
    817a:	bf14      	ite	ne
    817c:	f04f 0903 	movne.w	r9, #3
    8180:	f04f 0900 	moveq.w	r9, #0
    nrf_gpio_cfg(
    8184:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8186:	f7fa fb9f 	bl	28c8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    818a:	9b01      	ldr	r3, [sp, #4]
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    818c:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    8190:	3380      	adds	r3, #128	; 0x80
    8192:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    8196:	682b      	ldr	r3, [r5, #0]
    8198:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    p_reg->PSEL.TXD = pseltxd;
    819c:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    81a0:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    81a4:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    81a8:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    81ac:	6931      	ldr	r1, [r6, #16]
    81ae:	4630      	mov	r0, r6
    p_reg->PSEL.CTS = pselcts;
    81b0:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    81b4:	3104      	adds	r1, #4
    81b6:	f7fa fad5 	bl	2764 <uarte_nrfx_configure>
	if (err) {
    81ba:	bb40      	cbnz	r0, 820e <uarte_instance_init.isra.0+0x136>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    81bc:	2308      	movs	r3, #8
    81be:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    81c2:	f898 3008 	ldrb.w	r3, [r8, #8]
    81c6:	b95b      	cbnz	r3, 81e0 <uarte_instance_init.isra.0+0x108>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    81c8:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
    81cc:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    81d0:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    81d4:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    81d8:	2301      	movs	r3, #1
    81da:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    81de:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    81e0:	f8d8 3004 	ldr.w	r3, [r8, #4]

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    81e4:	3710      	adds	r7, #16
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    81e6:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    81e8:	bf5c      	itt	pl
    81ea:	f44f 7280 	movpl.w	r2, #256	; 0x100
    81ee:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    81f2:	06db      	lsls	r3, r3, #27
    81f4:	bf44      	itt	mi
    81f6:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    81fa:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
    p_reg->TXD.MAXCNT = length;
    81fe:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    8200:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    8204:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8208:	2301      	movs	r3, #1
    820a:	60a3      	str	r3, [r4, #8]
    820c:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    820e:	b003      	add	sp, #12
    8210:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00008214 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    8214:	b510      	push	{r4, lr}
    8216:	4604      	mov	r4, r0
    8218:	2200      	movs	r2, #0
    821a:	2101      	movs	r1, #1
    821c:	2008      	movs	r0, #8
    821e:	f7f9 fa7b 	bl	1718 <z_arm_irq_priority_set>
    8222:	2008      	movs	r0, #8
    8224:	f7f9 fa5a 	bl	16dc <arch_irq_enable>
    8228:	4620      	mov	r0, r4
    822a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    822e:	f7ff bf53 	b.w	80d8 <uarte_instance_init.isra.0>

00008232 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    8232:	b510      	push	{r4, lr}
    8234:	4604      	mov	r4, r0
    8236:	2200      	movs	r2, #0
    8238:	2101      	movs	r1, #1
    823a:	2009      	movs	r0, #9
    823c:	f7f9 fa6c 	bl	1718 <z_arm_irq_priority_set>
    8240:	2009      	movs	r0, #9
    8242:	f7f9 fa4b 	bl	16dc <arch_irq_enable>
    8246:	4620      	mov	r0, r4
    8248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    824c:	f7ff bf44 	b.w	80d8 <uarte_instance_init.isra.0>

00008250 <entropy_cc3xx_rng_init>:
		int ret = 0;

		/* When the given context is NULL, a global internal
		 * ctr_drbg context is being used.
		 */
		ret = nrf_cc3xx_platform_ctr_drbg_init(NULL, NULL, 0);
    8250:	2200      	movs	r2, #0
{
    8252:	b508      	push	{r3, lr}
		ret = nrf_cc3xx_platform_ctr_drbg_init(NULL, NULL, 0);
    8254:	4611      	mov	r1, r2
    8256:	4610      	mov	r0, r2
    8258:	f7fc ffa4 	bl	51a4 <nrf_cc3xx_platform_ctr_drbg_init>
		if (ret != 0) {
    825c:	2800      	cmp	r0, #0
			return -EINVAL;
		}
	#endif

	return 0;
}
    825e:	bf18      	it	ne
    8260:	f06f 0015 	mvnne.w	r0, #21
    8264:	bd08      	pop	{r3, pc}

00008266 <hw_cc3xx_init_internal>:

	int res;

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
    8266:	f7fc bf45 	b.w	50f4 <nrf_cc3xx_platform_init>

0000826a <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    826a:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    826c:	f7f9 f932 	bl	14d4 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    8270:	f7f9 f9dc 	bl	162c <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    8274:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init();
    8278:	f7fc bf3c 	b.w	50f4 <nrf_cc3xx_platform_init>

0000827c <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    827c:	4700      	bx	r0

0000827e <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    827e:	f000 b861 	b.w	8344 <z_impl_k_busy_wait>

00008282 <z_device_state_init>:
}
    8282:	4770      	bx	lr

00008284 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    8284:	b138      	cbz	r0, 8296 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    8286:	68c3      	ldr	r3, [r0, #12]
    8288:	8818      	ldrh	r0, [r3, #0]
    828a:	f3c0 0008 	ubfx	r0, r0, #0, #9
    828e:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    8292:	4258      	negs	r0, r3
    8294:	4158      	adcs	r0, r3
}
    8296:	4770      	bx	lr

00008298 <k_mem_slab_init>:
{
    8298:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    829a:	2400      	movs	r4, #0
    829c:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    829e:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    82a0:	ea41 0402 	orr.w	r4, r1, r2
    82a4:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    82a8:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    82ac:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    82ae:	d10c      	bne.n	82ca <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    82b0:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    82b2:	42a3      	cmp	r3, r4
    82b4:	d103      	bne.n	82be <k_mem_slab_init+0x26>
	list->tail = (sys_dnode_t *)list;
    82b6:	e9c0 0000 	strd	r0, r0, [r0]
}
    82ba:	2000      	movs	r0, #0
}
    82bc:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    82be:	6985      	ldr	r5, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    82c0:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    82c2:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    82c4:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    82c6:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    82c8:	e7f3      	b.n	82b2 <k_mem_slab_init+0x1a>
		return -EINVAL;
    82ca:	f06f 0015 	mvn.w	r0, #21
	return rc;
    82ce:	e7f5      	b.n	82bc <k_mem_slab_init+0x24>

000082d0 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    82d0:	f3ef 8005 	mrs	r0, IPSR
}
    82d4:	3800      	subs	r0, #0
    82d6:	bf18      	it	ne
    82d8:	2001      	movne	r0, #1
    82da:	4770      	bx	lr

000082dc <k_thread_name_get>:
}
    82dc:	2000      	movs	r0, #0
    82de:	4770      	bx	lr

000082e0 <z_pm_save_idle_exit>:
{
    82e0:	b508      	push	{r3, lr}
	pm_system_resume();
    82e2:	f7f8 fdd1 	bl	e88 <pm_system_resume>
}
    82e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    82ea:	f7fa bcd5 	b.w	2c98 <sys_clock_idle_exit>

000082ee <z_impl_k_mutex_init>:
{
    82ee:	4603      	mov	r3, r0
	mutex->owner = NULL;
    82f0:	2000      	movs	r0, #0
    82f2:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
    82f6:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
    82fa:	4770      	bx	lr

000082fc <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    82fc:	4603      	mov	r3, r0
    82fe:	b920      	cbnz	r0, 830a <z_reschedule_irqlock+0xe>
    8300:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    8304:	b90a      	cbnz	r2, 830a <z_reschedule_irqlock+0xe>
    8306:	f7f9 ba4d 	b.w	17a4 <arch_swap>
    830a:	f383 8811 	msr	BASEPRI, r3
    830e:	f3bf 8f6f 	isb	sy
}
    8312:	4770      	bx	lr

00008314 <z_reschedule_unlocked>:
	__asm__ volatile(
    8314:	f04f 0320 	mov.w	r3, #32
    8318:	f3ef 8011 	mrs	r0, BASEPRI
    831c:	f383 8812 	msr	BASEPRI_MAX, r3
    8320:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    8324:	f7ff bfea 	b.w	82fc <z_reschedule_irqlock>

00008328 <z_priq_dumb_best>:
{
    8328:	4603      	mov	r3, r0
	return list->head == list;
    832a:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    832c:	4283      	cmp	r3, r0
    832e:	d003      	beq.n	8338 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    8330:	2800      	cmp	r0, #0
    8332:	bf38      	it	cc
    8334:	2000      	movcc	r0, #0
    8336:	4770      	bx	lr
	struct k_thread *thread = NULL;
    8338:	2000      	movs	r0, #0
}
    833a:	4770      	bx	lr

0000833c <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    833c:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    833e:	f7fc fe8f 	bl	5060 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    8342:	bd08      	pop	{r3, pc}

00008344 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    8344:	b108      	cbz	r0, 834a <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    8346:	f7f8 bd15 	b.w	d74 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    834a:	4770      	bx	lr

0000834c <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    834c:	4770      	bx	lr
	...

00008350 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    8350:	f7fa bd24 	b.w	2d9c <SystemInit>

Disassembly of section .gnu.sgstubs:

00009a80 <spm_firmware_info_nse-0x6560>:
	...

0000ffe0 <spm_firmware_info_nse>:
    ffe0:	e97f e97f 	sg
    ffe4:	f7f1 ba32 	b.w	144c <__acle_se_spm_firmware_info_nse>

0000ffe8 <spm_request_random_number_nse>:
    ffe8:	e97f e97f 	sg
    ffec:	f7f1 ba0a 	b.w	1404 <__acle_se_spm_request_random_number_nse>

0000fff0 <spm_request_read_nse>:
    fff0:	e97f e97f 	sg
    fff4:	f7f1 b9d2 	b.w	139c <__acle_se_spm_request_read_nse>
	...
