<snippet>
	<!--
		This snippet is primarily of use for the copy ports
		as testbench command, however could be used from
		the insert snippet table.  It will not insert
		the signals list nor the instantiation.

		Edit to taste.
	-->
	<content><![CDATA[
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
use std.textio.all;
use ieee.std_logic_textio.all;

-----------------------------------------------------------

entity ${ENAME} is

end entity ${ENAME};

-----------------------------------------------------------

architecture testbench of ${ENAME} is

	-- Testbench DUT generics as constants
${CONSTANTS}

	-- Testbench DUT ports as signals
${SIGNALS}

	-- Other constants
	constant clk_period : time := 10 ns; -- NS

begin
	-----------------------------------------------------------
	-- Clocks and Reset
	-----------------------------------------------------------
	CLK_Proc : process
	begin
		clk <= '1';
		wait for clk_period/2;
		clk <= '0';
		wait for clk_period/2;
	end process CLK_Proc;

${RESETPROCESS}

	-----------------------------------------------------------
	-- Testbench Stimulus
	-----------------------------------------------------------
	
${TESTDATA}	

	-----------------------------------------------------------
	-- Entity Under Test
	-----------------------------------------------------------
${INSTANCE}

end architecture testbench;
]]></content>
	<scope>source.vhdl</scope>
</snippet>
