// Seed: 316744131
module module_0;
  reg
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37;
  wire id_38;
  always #(1'b0) begin : LABEL_0
    if (1'd0) begin : LABEL_0
      if (id_33) id_26 <= id_26;
    end
  end
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    output tri0 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
