// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "04/03/2020 19:40:26"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module g10_FIR (
	x,
	clk,
	rst,
	y);
input 	[15:0] x;
input 	clk;
input 	rst;
output 	[16:0] y;

// Design Ports Information
// y[0]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[8]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[9]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[10]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[11]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[12]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[13]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[14]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[15]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[16]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[8]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[9]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[10]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[11]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[12]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[13]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[14]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[15]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult0~68 ;
wire \Mult0~69 ;
wire \Mult0~70 ;
wire \Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst~input_o ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~0_combout ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~q ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit1~q ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~0_combout ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~q ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit3~q ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~0_combout ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~q ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout ;
wire \r_pipeline_rtl_0|auto_generated|dffe7~0_combout ;
wire \r_pipeline_rtl_0|auto_generated|dffe7~q ;
wire \x[15]~input_o ;
wire \r_pipeline[0][15]~feeder_combout ;
wire \r_pipeline[0][15]~q ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1_sumout ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ;
wire \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ;
wire \r_pipeline_rtl_0|auto_generated|op_2~0_combout ;
wire \r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ;
wire \r_pipeline_rtl_0|auto_generated|op_1~1_sumout ;
wire \r_pipeline_rtl_0|auto_generated|op_1~2 ;
wire \r_pipeline_rtl_0|auto_generated|op_1~5_sumout ;
wire \r_pipeline_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \r_pipeline_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \r_pipeline_rtl_0|auto_generated|op_1~6 ;
wire \r_pipeline_rtl_0|auto_generated|op_1~9_sumout ;
wire \r_pipeline_rtl_0|auto_generated|op_1~10 ;
wire \r_pipeline_rtl_0|auto_generated|op_1~13_sumout ;
wire \r_pipeline_rtl_0|auto_generated|op_1~14 ;
wire \r_pipeline_rtl_0|auto_generated|op_1~17_sumout ;
wire \x[14]~input_o ;
wire \r_pipeline[0][14]~feeder_combout ;
wire \r_pipeline[0][14]~q ;
wire \x[13]~input_o ;
wire \r_pipeline[0][13]~q ;
wire \x[12]~input_o ;
wire \r_pipeline[0][12]~feeder_combout ;
wire \r_pipeline[0][12]~q ;
wire \x[11]~input_o ;
wire \r_pipeline[0][11]~q ;
wire \x[10]~input_o ;
wire \r_pipeline[0][10]~feeder_combout ;
wire \r_pipeline[0][10]~q ;
wire \x[9]~input_o ;
wire \r_pipeline[0][9]~feeder_combout ;
wire \r_pipeline[0][9]~q ;
wire \x[8]~input_o ;
wire \r_pipeline[0][8]~feeder_combout ;
wire \r_pipeline[0][8]~q ;
wire \x[7]~input_o ;
wire \r_pipeline[0][7]~feeder_combout ;
wire \r_pipeline[0][7]~q ;
wire \x[6]~input_o ;
wire \r_pipeline[0][6]~feeder_combout ;
wire \r_pipeline[0][6]~q ;
wire \x[5]~input_o ;
wire \r_pipeline[0][5]~q ;
wire \x[4]~input_o ;
wire \r_pipeline[0][4]~q ;
wire \x[3]~input_o ;
wire \r_pipeline[0][3]~feeder_combout ;
wire \r_pipeline[0][3]~q ;
wire \x[2]~input_o ;
wire \r_pipeline[0][2]~feeder_combout ;
wire \r_pipeline[0][2]~q ;
wire \x[1]~input_o ;
wire \r_pipeline[0][1]~q ;
wire \x[0]~input_o ;
wire \r_pipeline[0][0]~feeder_combout ;
wire \r_pipeline[0][0]~q ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a15 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a14 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a13 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a12 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a11 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a10 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a9 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a8 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a7 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a6 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a5 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a4 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a3 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a2 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a1 ;
wire \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ;
wire \Add0~1_sumout ;
wire \y[0]~reg0_q ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \y[1]~reg0_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \y[2]~reg0_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \y[3]~reg0_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \y[4]~reg0feeder_combout ;
wire \y[4]~reg0_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \y[5]~reg0_q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \y[6]~reg0feeder_combout ;
wire \y[6]~reg0_q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \y[7]~reg0_q ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \y[8]~reg0feeder_combout ;
wire \y[8]~reg0_q ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \y[9]~reg0_q ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \y[10]~reg0feeder_combout ;
wire \y[10]~reg0_q ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \y[11]~reg0feeder_combout ;
wire \y[11]~reg0_q ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \y[12]~reg0_q ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \y[13]~reg0feeder_combout ;
wire \y[13]~reg0_q ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \y[14]~reg0_q ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \y[15]~reg0feeder_combout ;
wire \y[15]~reg0_q ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \y[16]~reg0feeder_combout ;
wire \y[16]~reg0_q ;
wire [31:0] mult_result;
wire [4:0] \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [16:0] sum_result;
wire [4:0] \r_pipeline_rtl_0|auto_generated|dffe3a ;

wire [63:0] \Mult0~8_RESULTA_bus ;
wire [39:0] \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus ;

assign mult_result[0] = \Mult0~8_RESULTA_bus [0];
assign mult_result[1] = \Mult0~8_RESULTA_bus [1];
assign mult_result[2] = \Mult0~8_RESULTA_bus [2];
assign mult_result[3] = \Mult0~8_RESULTA_bus [3];
assign mult_result[4] = \Mult0~8_RESULTA_bus [4];
assign mult_result[5] = \Mult0~8_RESULTA_bus [5];
assign mult_result[6] = \Mult0~8_RESULTA_bus [6];
assign mult_result[7] = \Mult0~8_RESULTA_bus [7];
assign mult_result[8] = \Mult0~8_RESULTA_bus [8];
assign mult_result[9] = \Mult0~8_RESULTA_bus [9];
assign mult_result[10] = \Mult0~8_RESULTA_bus [10];
assign mult_result[11] = \Mult0~8_RESULTA_bus [11];
assign mult_result[12] = \Mult0~8_RESULTA_bus [12];
assign mult_result[13] = \Mult0~8_RESULTA_bus [13];
assign mult_result[14] = \Mult0~8_RESULTA_bus [14];
assign mult_result[15] = \Mult0~8_RESULTA_bus [15];
assign \Mult0~24  = \Mult0~8_RESULTA_bus [16];
assign \Mult0~25  = \Mult0~8_RESULTA_bus [17];
assign \Mult0~26  = \Mult0~8_RESULTA_bus [18];
assign \Mult0~27  = \Mult0~8_RESULTA_bus [19];
assign \Mult0~28  = \Mult0~8_RESULTA_bus [20];
assign \Mult0~29  = \Mult0~8_RESULTA_bus [21];
assign \Mult0~30  = \Mult0~8_RESULTA_bus [22];
assign \Mult0~31  = \Mult0~8_RESULTA_bus [23];
assign \Mult0~32  = \Mult0~8_RESULTA_bus [24];
assign \Mult0~33  = \Mult0~8_RESULTA_bus [25];
assign \Mult0~34  = \Mult0~8_RESULTA_bus [26];
assign \Mult0~35  = \Mult0~8_RESULTA_bus [27];
assign \Mult0~36  = \Mult0~8_RESULTA_bus [28];
assign \Mult0~37  = \Mult0~8_RESULTA_bus [29];
assign mult_result[31] = \Mult0~8_RESULTA_bus [30];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [31];
assign \Mult0~40  = \Mult0~8_RESULTA_bus [32];
assign \Mult0~41  = \Mult0~8_RESULTA_bus [33];
assign \Mult0~42  = \Mult0~8_RESULTA_bus [34];
assign \Mult0~43  = \Mult0~8_RESULTA_bus [35];
assign \Mult0~44  = \Mult0~8_RESULTA_bus [36];
assign \Mult0~45  = \Mult0~8_RESULTA_bus [37];
assign \Mult0~46  = \Mult0~8_RESULTA_bus [38];
assign \Mult0~47  = \Mult0~8_RESULTA_bus [39];
assign \Mult0~48  = \Mult0~8_RESULTA_bus [40];
assign \Mult0~49  = \Mult0~8_RESULTA_bus [41];
assign \Mult0~50  = \Mult0~8_RESULTA_bus [42];
assign \Mult0~51  = \Mult0~8_RESULTA_bus [43];
assign \Mult0~52  = \Mult0~8_RESULTA_bus [44];
assign \Mult0~53  = \Mult0~8_RESULTA_bus [45];
assign \Mult0~54  = \Mult0~8_RESULTA_bus [46];
assign \Mult0~55  = \Mult0~8_RESULTA_bus [47];
assign \Mult0~56  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~57  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~58  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~59  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~60  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~61  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~62  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~63  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~64  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~65  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~66  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~67  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~68  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~69  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~70  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~71  = \Mult0~8_RESULTA_bus [63];

assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [0];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a1  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [1];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a2  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [2];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a3  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [3];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a4  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [4];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a5  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [5];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a6  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [6];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a7  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [7];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a8  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [8];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a9  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [9];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a10  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [10];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a11  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [11];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a12  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [12];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a13  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [13];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a14  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [14];
assign \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a15  = \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \y[0]~output (
	.i(\y[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[0]),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
defparam \y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \y[1]~output (
	.i(\y[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[1]),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
defparam \y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \y[2]~output (
	.i(\y[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[2]),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
defparam \y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \y[3]~output (
	.i(\y[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[3]),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
defparam \y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \y[4]~output (
	.i(\y[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[4]),
	.obar());
// synopsys translate_off
defparam \y[4]~output .bus_hold = "false";
defparam \y[4]~output .open_drain_output = "false";
defparam \y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \y[5]~output (
	.i(\y[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[5]),
	.obar());
// synopsys translate_off
defparam \y[5]~output .bus_hold = "false";
defparam \y[5]~output .open_drain_output = "false";
defparam \y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \y[6]~output (
	.i(\y[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[6]),
	.obar());
// synopsys translate_off
defparam \y[6]~output .bus_hold = "false";
defparam \y[6]~output .open_drain_output = "false";
defparam \y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \y[7]~output (
	.i(\y[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[7]),
	.obar());
// synopsys translate_off
defparam \y[7]~output .bus_hold = "false";
defparam \y[7]~output .open_drain_output = "false";
defparam \y[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \y[8]~output (
	.i(\y[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[8]),
	.obar());
// synopsys translate_off
defparam \y[8]~output .bus_hold = "false";
defparam \y[8]~output .open_drain_output = "false";
defparam \y[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \y[9]~output (
	.i(\y[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[9]),
	.obar());
// synopsys translate_off
defparam \y[9]~output .bus_hold = "false";
defparam \y[9]~output .open_drain_output = "false";
defparam \y[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \y[10]~output (
	.i(\y[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[10]),
	.obar());
// synopsys translate_off
defparam \y[10]~output .bus_hold = "false";
defparam \y[10]~output .open_drain_output = "false";
defparam \y[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \y[11]~output (
	.i(\y[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[11]),
	.obar());
// synopsys translate_off
defparam \y[11]~output .bus_hold = "false";
defparam \y[11]~output .open_drain_output = "false";
defparam \y[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \y[12]~output (
	.i(\y[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[12]),
	.obar());
// synopsys translate_off
defparam \y[12]~output .bus_hold = "false";
defparam \y[12]~output .open_drain_output = "false";
defparam \y[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \y[13]~output (
	.i(\y[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[13]),
	.obar());
// synopsys translate_off
defparam \y[13]~output .bus_hold = "false";
defparam \y[13]~output .open_drain_output = "false";
defparam \y[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \y[14]~output (
	.i(\y[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[14]),
	.obar());
// synopsys translate_off
defparam \y[14]~output .bus_hold = "false";
defparam \y[14]~output .open_drain_output = "false";
defparam \y[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \y[15]~output (
	.i(\y[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[15]),
	.obar());
// synopsys translate_off
defparam \y[15]~output .bus_hold = "false";
defparam \y[15]~output .open_drain_output = "false";
defparam \y[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \y[16]~output (
	.i(\y[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[16]),
	.obar());
// synopsys translate_off
defparam \y[16]~output .bus_hold = "false";
defparam \y[16]~output .open_drain_output = "false";
defparam \y[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout  = SUM(( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT  = CARRY(( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0 .lut_mask = 64'h000000000000FF00;
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~0 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~0_combout  = ( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~0 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N38
dffeas \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0 .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N3
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit1~q  ) + ( VCC ) + ( \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT  ))
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT  = CARRY(( \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit1~q  ) + ( VCC ) + ( \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1 .lut_mask = 64'h00000000000000FF;
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N5
dffeas \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit1 .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout  = SUM(( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~q  ) + ( VCC ) + ( \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT  ))
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT  = CARRY(( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~q  ) + ( VCC ) + ( \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2 .lut_mask = 64'h000000000000FF00;
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~0 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~0_combout  = ( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~0 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N23
dffeas \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2 .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit3~q  ) + ( VCC ) + ( \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT  ))
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT  = CARRY(( \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit3~q  ) + ( VCC ) + ( \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3 .lut_mask = 64'h00000000000000FF;
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N11
dffeas \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit3 .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~sumout  = SUM(( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~q  ) + ( VCC ) + ( \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT  ))
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT  = CARRY(( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~q  ) + ( VCC ) + ( \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4 .lut_mask = 64'h000000000000FF00;
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~0 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~0_combout  = ( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~0 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N56
dffeas \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4 .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_reg_bit4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout  = SUM(( GND ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1 .lut_mask = 64'h0000FFFF00000000;
defparam \r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N54
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|dffe7~0 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|dffe7~0_combout  = ( !\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\r_pipeline_rtl_0|auto_generated|cntr6|counter_comb_bita4~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline_rtl_0|auto_generated|dffe7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|dffe7~0 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|dffe7~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \r_pipeline_rtl_0|auto_generated|dffe7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N55
dffeas \r_pipeline_rtl_0|auto_generated|dffe7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|dffe7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|dffe7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|dffe7 .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|dffe7 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \x[15]~input (
	.i(x[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[15]~input_o ));
// synopsys translate_off
defparam \x[15]~input .bus_hold = "false";
defparam \x[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N30
cyclonev_lcell_comb \r_pipeline[0][15]~feeder (
// Equation(s):
// \r_pipeline[0][15]~feeder_combout  = ( \x[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][15]~feeder .extended_lut = "off";
defparam \r_pipeline[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N32
dffeas \r_pipeline[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][15] .is_wysiwyg = "true";
defparam \r_pipeline[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  ))
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N5
dffeas \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  ))
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N8
dffeas \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N9
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  ))
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N10
dffeas \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4] ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  ))
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4] ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N14
dffeas \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1_sumout  = SUM(( GND ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1 .lut_mask = 64'h0000FFFF00000000;
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cntr1|cout_actual (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout  = ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1_sumout  ) ) # ( 
// !\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1_sumout  ) ) # ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ( 
// !\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1_sumout  & ( (!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit 
// [0] & \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4]))) ) ) )

	.dataa(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datae(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.dataf(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|cout_actual .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|cout_actual .lut_mask = 64'h00000020FFFFFFFF;
defparam \r_pipeline_rtl_0|auto_generated|cntr1|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N2
dffeas \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N7
dffeas \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N11
dffeas \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r_pipeline_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N51
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|op_2~0 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|op_2~0_combout  = ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  & ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4] ) ) ) 
// # ( !\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  & ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4] ) ) ) # ( 
// \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ( !\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  & ( (\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit 
// [4]) ) ) ) # ( !\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ( !\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  & ( (\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & 
// (\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0])) ) ) )

	.dataa(gnd),
	.datab(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.dataf(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline_rtl_0|auto_generated|op_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|op_2~0 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|op_2~0 .lut_mask = 64'h000303030F0F0F0F;
defparam \r_pipeline_rtl_0|auto_generated|op_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout  = ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q  & ( (!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit 
// [4] & (!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0] & !\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [3]))) ) )

	.dataa(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0 .lut_mask = 64'h0000000020002000;
defparam \r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|op_1~1 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|op_1~1_sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( (!\r_pipeline_rtl_0|auto_generated|op_2~0_combout  & !\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) ) + ( !VCC ))
// \r_pipeline_rtl_0|auto_generated|op_1~2  = CARRY(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( (!\r_pipeline_rtl_0|auto_generated|op_2~0_combout  & !\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) ) + ( !VCC ))

	.dataa(!\r_pipeline_rtl_0|auto_generated|op_2~0_combout ),
	.datab(gnd),
	.datac(!\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|op_1~1_sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|op_1~1 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|op_1~1 .lut_mask = 64'h00005F5F000000FF;
defparam \r_pipeline_rtl_0|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N32
dffeas \r_pipeline_rtl_0|auto_generated|dffe3a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|op_1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N33
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|op_1~5 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|op_1~5_sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( (!\r_pipeline_rtl_0|auto_generated|op_2~0_combout  & !\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) ) + ( 
// \r_pipeline_rtl_0|auto_generated|op_1~2  ))
// \r_pipeline_rtl_0|auto_generated|op_1~6  = CARRY(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( (!\r_pipeline_rtl_0|auto_generated|op_2~0_combout  & !\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) ) + ( 
// \r_pipeline_rtl_0|auto_generated|op_1~2  ))

	.dataa(!\r_pipeline_rtl_0|auto_generated|op_2~0_combout ),
	.datab(gnd),
	.datac(!\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ),
	.datad(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|op_1~5_sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|op_1~5 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|op_1~5 .lut_mask = 64'h00005F5F000000FF;
defparam \r_pipeline_rtl_0|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|dffe3a[1]~0_combout  = ( !\r_pipeline_rtl_0|auto_generated|op_1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline_rtl_0|auto_generated|op_1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[1]~0 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N19
dffeas \r_pipeline_rtl_0|auto_generated|dffe3a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N57
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = ( !\r_pipeline_rtl_0|auto_generated|dffe3a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline_rtl_0|auto_generated|dffe3a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[1]~_wirecell .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|op_1~9 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|op_1~9_sumout  = SUM(( (\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) # (\r_pipeline_rtl_0|auto_generated|op_2~0_combout ) ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( 
// \r_pipeline_rtl_0|auto_generated|op_1~6  ))
// \r_pipeline_rtl_0|auto_generated|op_1~10  = CARRY(( (\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) # (\r_pipeline_rtl_0|auto_generated|op_2~0_combout ) ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( 
// \r_pipeline_rtl_0|auto_generated|op_1~6  ))

	.dataa(!\r_pipeline_rtl_0|auto_generated|op_2~0_combout ),
	.datab(gnd),
	.datac(!\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|op_1~9_sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|op_1~9 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|op_1~9 .lut_mask = 64'h0000FF0000005F5F;
defparam \r_pipeline_rtl_0|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N37
dffeas \r_pipeline_rtl_0|auto_generated|dffe3a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|op_1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|dffe3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[2] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N39
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|op_1~13 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|op_1~13_sumout  = SUM(( (\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) # (\r_pipeline_rtl_0|auto_generated|op_2~0_combout ) ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  ) + ( 
// \r_pipeline_rtl_0|auto_generated|op_1~10  ))
// \r_pipeline_rtl_0|auto_generated|op_1~14  = CARRY(( (\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ) # (\r_pipeline_rtl_0|auto_generated|op_2~0_combout ) ) + ( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q  ) + ( 
// \r_pipeline_rtl_0|auto_generated|op_1~10  ))

	.dataa(!\r_pipeline_rtl_0|auto_generated|op_2~0_combout ),
	.datab(gnd),
	.datac(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(!\r_pipeline_rtl_0|auto_generated|cmpr4_aeb_int~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|op_1~13_sumout ),
	.cout(\r_pipeline_rtl_0|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|op_1~13 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|op_1~13 .lut_mask = 64'h0000F0F0000055FF;
defparam \r_pipeline_rtl_0|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N41
dffeas \r_pipeline_rtl_0|auto_generated|dffe3a[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|op_1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|dffe3a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[3] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \r_pipeline_rtl_0|auto_generated|op_1~17 (
// Equation(s):
// \r_pipeline_rtl_0|auto_generated|op_1~17_sumout  = SUM(( \r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4] ) + ( GND ) + ( \r_pipeline_rtl_0|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(!\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r_pipeline_rtl_0|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r_pipeline_rtl_0|auto_generated|op_1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|op_1~17 .extended_lut = "off";
defparam \r_pipeline_rtl_0|auto_generated|op_1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \r_pipeline_rtl_0|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N44
dffeas \r_pipeline_rtl_0|auto_generated|dffe3a[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline_rtl_0|auto_generated|op_1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline_rtl_0|auto_generated|dffe3a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[4] .is_wysiwyg = "true";
defparam \r_pipeline_rtl_0|auto_generated|dffe3a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \x[14]~input (
	.i(x[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[14]~input_o ));
// synopsys translate_off
defparam \x[14]~input .bus_hold = "false";
defparam \x[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N45
cyclonev_lcell_comb \r_pipeline[0][14]~feeder (
// Equation(s):
// \r_pipeline[0][14]~feeder_combout  = ( \x[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][14]~feeder .extended_lut = "off";
defparam \r_pipeline[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N46
dffeas \r_pipeline[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][14] .is_wysiwyg = "true";
defparam \r_pipeline[0][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \x[13]~input (
	.i(x[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[13]~input_o ));
// synopsys translate_off
defparam \x[13]~input .bus_hold = "false";
defparam \x[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y2_N8
dffeas \r_pipeline[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[13]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][13] .is_wysiwyg = "true";
defparam \r_pipeline[0][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \x[12]~input (
	.i(x[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[12]~input_o ));
// synopsys translate_off
defparam \x[12]~input .bus_hold = "false";
defparam \x[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N15
cyclonev_lcell_comb \r_pipeline[0][12]~feeder (
// Equation(s):
// \r_pipeline[0][12]~feeder_combout  = ( \x[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][12]~feeder .extended_lut = "off";
defparam \r_pipeline[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N16
dffeas \r_pipeline[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][12] .is_wysiwyg = "true";
defparam \r_pipeline[0][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \x[11]~input (
	.i(x[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[11]~input_o ));
// synopsys translate_off
defparam \x[11]~input .bus_hold = "false";
defparam \x[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y2_N44
dffeas \r_pipeline[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[11]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][11] .is_wysiwyg = "true";
defparam \r_pipeline[0][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \x[10]~input (
	.i(x[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[10]~input_o ));
// synopsys translate_off
defparam \x[10]~input .bus_hold = "false";
defparam \x[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N51
cyclonev_lcell_comb \r_pipeline[0][10]~feeder (
// Equation(s):
// \r_pipeline[0][10]~feeder_combout  = ( \x[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][10]~feeder .extended_lut = "off";
defparam \r_pipeline[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N52
dffeas \r_pipeline[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][10] .is_wysiwyg = "true";
defparam \r_pipeline[0][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \x[9]~input (
	.i(x[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[9]~input_o ));
// synopsys translate_off
defparam \x[9]~input .bus_hold = "false";
defparam \x[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N3
cyclonev_lcell_comb \r_pipeline[0][9]~feeder (
// Equation(s):
// \r_pipeline[0][9]~feeder_combout  = ( \x[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][9]~feeder .extended_lut = "off";
defparam \r_pipeline[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N5
dffeas \r_pipeline[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][9] .is_wysiwyg = "true";
defparam \r_pipeline[0][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \x[8]~input (
	.i(x[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[8]~input_o ));
// synopsys translate_off
defparam \x[8]~input .bus_hold = "false";
defparam \x[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N24
cyclonev_lcell_comb \r_pipeline[0][8]~feeder (
// Equation(s):
// \r_pipeline[0][8]~feeder_combout  = ( \x[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][8]~feeder .extended_lut = "off";
defparam \r_pipeline[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N26
dffeas \r_pipeline[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][8] .is_wysiwyg = "true";
defparam \r_pipeline[0][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \x[7]~input (
	.i(x[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[7]~input_o ));
// synopsys translate_off
defparam \x[7]~input .bus_hold = "false";
defparam \x[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N54
cyclonev_lcell_comb \r_pipeline[0][7]~feeder (
// Equation(s):
// \r_pipeline[0][7]~feeder_combout  = ( \x[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][7]~feeder .extended_lut = "off";
defparam \r_pipeline[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N56
dffeas \r_pipeline[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][7] .is_wysiwyg = "true";
defparam \r_pipeline[0][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \x[6]~input (
	.i(x[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[6]~input_o ));
// synopsys translate_off
defparam \x[6]~input .bus_hold = "false";
defparam \x[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N36
cyclonev_lcell_comb \r_pipeline[0][6]~feeder (
// Equation(s):
// \r_pipeline[0][6]~feeder_combout  = ( \x[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][6]~feeder .extended_lut = "off";
defparam \r_pipeline[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N38
dffeas \r_pipeline[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][6] .is_wysiwyg = "true";
defparam \r_pipeline[0][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \x[5]~input (
	.i(x[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[5]~input_o ));
// synopsys translate_off
defparam \x[5]~input .bus_hold = "false";
defparam \x[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y2_N29
dffeas \r_pipeline[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[5]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][5] .is_wysiwyg = "true";
defparam \r_pipeline[0][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \x[4]~input (
	.i(x[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[4]~input_o ));
// synopsys translate_off
defparam \x[4]~input .bus_hold = "false";
defparam \x[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y2_N22
dffeas \r_pipeline[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[4]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][4] .is_wysiwyg = "true";
defparam \r_pipeline[0][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \x[3]~input (
	.i(x[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[3]~input_o ));
// synopsys translate_off
defparam \x[3]~input .bus_hold = "false";
defparam \x[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N39
cyclonev_lcell_comb \r_pipeline[0][3]~feeder (
// Equation(s):
// \r_pipeline[0][3]~feeder_combout  = ( \x[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][3]~feeder .extended_lut = "off";
defparam \r_pipeline[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N40
dffeas \r_pipeline[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][3] .is_wysiwyg = "true";
defparam \r_pipeline[0][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \x[2]~input (
	.i(x[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[2]~input_o ));
// synopsys translate_off
defparam \x[2]~input .bus_hold = "false";
defparam \x[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N6
cyclonev_lcell_comb \r_pipeline[0][2]~feeder (
// Equation(s):
// \r_pipeline[0][2]~feeder_combout  = ( \x[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][2]~feeder .extended_lut = "off";
defparam \r_pipeline[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N8
dffeas \r_pipeline[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][2] .is_wysiwyg = "true";
defparam \r_pipeline[0][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \x[1]~input (
	.i(x[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[1]~input_o ));
// synopsys translate_off
defparam \x[1]~input .bus_hold = "false";
defparam \x[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y2_N10
dffeas \r_pipeline[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[1]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][1] .is_wysiwyg = "true";
defparam \r_pipeline[0][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \x[0]~input (
	.i(x[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[0]~input_o ));
// synopsys translate_off
defparam \x[0]~input .bus_hold = "false";
defparam \x[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N33
cyclonev_lcell_comb \r_pipeline[0][0]~feeder (
// Equation(s):
// \r_pipeline[0][0]~feeder_combout  = ( \x[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][0]~feeder .extended_lut = "off";
defparam \r_pipeline[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N34
dffeas \r_pipeline[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][0] .is_wysiwyg = "true";
defparam \r_pipeline[0][0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\r_pipeline_rtl_0|auto_generated|dffe7~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\r_pipeline[0][0]~q ,\r_pipeline[0][1]~q ,\r_pipeline[0][2]~q ,\r_pipeline[0][3]~q ,\r_pipeline[0][4]~q ,\r_pipeline[0][5]~q ,\r_pipeline[0][6]~q ,\r_pipeline[0][7]~q ,\r_pipeline[0][8]~q ,
\r_pipeline[0][9]~q ,\r_pipeline[0][10]~q ,\r_pipeline[0][11]~q ,\r_pipeline[0][12]~q ,\r_pipeline[0][13]~q ,\r_pipeline[0][14]~q ,\r_pipeline[0][15]~q }),
	.portaaddr({\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q ,\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ,\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [1],
\r_pipeline_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\r_pipeline_rtl_0|auto_generated|dffe3a [4],\r_pipeline_rtl_0|auto_generated|dffe3a [3],\r_pipeline_rtl_0|auto_generated|dffe3a [2],\r_pipeline_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\r_pipeline_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .clk0_core_clock_enable = "ena0";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .clk0_input_clock_enable = "ena0";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .clk1_output_clock_enable = "ena1";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .data_interleave_offset_in_bits = 1;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .data_interleave_width_in_bits = 1;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .logical_ram_name = "altshift_taps:r_pipeline_rtl_0|shift_taps_hev:auto_generated|altsyncram_ric1:altsyncram5|ALTSYNCRAM";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .mixed_port_feed_through_mode = "dont_care";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .operation_mode = "dual_port";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_address_clear = "none";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_address_width = 5;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_byte_enable_clock = "none";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_data_out_clear = "none";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_data_out_clock = "none";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_data_width = 40;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_first_address = 0;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_first_bit_number = 0;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_last_address = 31;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_logical_ram_depth = 23;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_logical_ram_width = 16;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_address_clear = "none";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_address_clock = "clock0";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_address_width = 5;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_data_out_clear = "clear0";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_data_out_clock = "clock1";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_data_width = 40;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_first_address = 0;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_first_bit_number = 0;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_last_address = 31;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_logical_ram_depth = 23;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_logical_ram_width = 16;
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .port_b_read_enable_clock = "clock0";
defparam \r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: DSP_X54_Y4_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,vcc,vcc,gnd,gnd,vcc,gnd}),
	.ay({\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ,
\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a0~portbdataout ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a1 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a2 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a3 ,
\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a4 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a5 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a6 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a7 ,
\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a8 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a9 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a10 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a11 ,
\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a12 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a13 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a14 ,\r_pipeline_rtl_0|auto_generated|altsyncram5|ram_block8a15 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\clk~inputCLKENA0_outclk ,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~input_o }),
	.ena({vcc,!\rst~input_o ,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 15;
defparam \Mult0~8 .ay_scan_in_clock = "0";
defparam \Mult0~8 .ay_scan_in_width = 19;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m18x18_full";
defparam \Mult0~8 .output_clock = "1";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "true";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( mult_result[0] ) + ( sum_result[0] ) + ( !VCC ))
// \Add0~2  = CARRY(( mult_result[0] ) + ( sum_result[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sum_result[0]),
	.datad(!mult_result[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N2
dffeas \sum_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[0] .is_wysiwyg = "true";
defparam \sum_result[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N37
dffeas \y[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sum_result[0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[0]~reg0 .is_wysiwyg = "true";
defparam \y[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( sum_result[1] ) + ( mult_result[1] ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( sum_result[1] ) + ( mult_result[1] ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult_result[1]),
	.datad(!sum_result[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N5
dffeas \sum_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[1] .is_wysiwyg = "true";
defparam \sum_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N56
dffeas \y[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sum_result[1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[1]~reg0 .is_wysiwyg = "true";
defparam \y[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( mult_result[2] ) + ( sum_result[2] ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( mult_result[2] ) + ( sum_result[2] ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!sum_result[2]),
	.datac(gnd),
	.datad(!mult_result[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N8
dffeas \sum_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[2] .is_wysiwyg = "true";
defparam \sum_result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N47
dffeas \y[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sum_result[2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[2]~reg0 .is_wysiwyg = "true";
defparam \y[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( mult_result[3] ) + ( sum_result[3] ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( mult_result[3] ) + ( sum_result[3] ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sum_result[3]),
	.datad(!mult_result[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N11
dffeas \sum_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[3] .is_wysiwyg = "true";
defparam \sum_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N58
dffeas \y[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sum_result[3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[3]~reg0 .is_wysiwyg = "true";
defparam \y[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( mult_result[4] ) + ( sum_result[4] ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( mult_result[4] ) + ( sum_result[4] ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult_result[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sum_result[4]),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N14
dffeas \sum_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[4] .is_wysiwyg = "true";
defparam \sum_result[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \y[4]~reg0feeder (
// Equation(s):
// \y[4]~reg0feeder_combout  = ( sum_result[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sum_result[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[4]~reg0feeder .extended_lut = "off";
defparam \y[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N4
dffeas \y[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[4]~reg0 .is_wysiwyg = "true";
defparam \y[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( mult_result[5] ) + ( sum_result[5] ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( mult_result[5] ) + ( sum_result[5] ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!mult_result[5]),
	.datac(!sum_result[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N17
dffeas \sum_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[5] .is_wysiwyg = "true";
defparam \sum_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N19
dffeas \y[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sum_result[5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[5]~reg0 .is_wysiwyg = "true";
defparam \y[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( mult_result[6] ) + ( sum_result[6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( mult_result[6] ) + ( sum_result[6] ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sum_result[6]),
	.datad(!mult_result[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N20
dffeas \sum_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[6] .is_wysiwyg = "true";
defparam \sum_result[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \y[6]~reg0feeder (
// Equation(s):
// \y[6]~reg0feeder_combout  = ( sum_result[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sum_result[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[6]~reg0feeder .extended_lut = "off";
defparam \y[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N1
dffeas \y[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[6]~reg0 .is_wysiwyg = "true";
defparam \y[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( sum_result[7] ) + ( mult_result[7] ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( sum_result[7] ) + ( mult_result[7] ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult_result[7]),
	.datad(!sum_result[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N23
dffeas \sum_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[7] .is_wysiwyg = "true";
defparam \sum_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N13
dffeas \y[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sum_result[7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[7]~reg0 .is_wysiwyg = "true";
defparam \y[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( mult_result[8] ) + ( sum_result[8] ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( mult_result[8] ) + ( sum_result[8] ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sum_result[8]),
	.datad(!mult_result[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N26
dffeas \sum_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[8] .is_wysiwyg = "true";
defparam \sum_result[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \y[8]~reg0feeder (
// Equation(s):
// \y[8]~reg0feeder_combout  = ( sum_result[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sum_result[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[8]~reg0feeder .extended_lut = "off";
defparam \y[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N22
dffeas \y[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[8]~reg0 .is_wysiwyg = "true";
defparam \y[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( sum_result[9] ) + ( mult_result[9] ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( sum_result[9] ) + ( mult_result[9] ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult_result[9]),
	.datad(!sum_result[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N29
dffeas \sum_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[9] .is_wysiwyg = "true";
defparam \sum_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N8
dffeas \y[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sum_result[9]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[9]~reg0 .is_wysiwyg = "true";
defparam \y[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( mult_result[10] ) + ( sum_result[10] ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( mult_result[10] ) + ( sum_result[10] ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!sum_result[10]),
	.datac(gnd),
	.datad(!mult_result[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N32
dffeas \sum_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[10] .is_wysiwyg = "true";
defparam \sum_result[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \y[10]~reg0feeder (
// Equation(s):
// \y[10]~reg0feeder_combout  = ( sum_result[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sum_result[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[10]~reg0feeder .extended_lut = "off";
defparam \y[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N49
dffeas \y[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[10]~reg0 .is_wysiwyg = "true";
defparam \y[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( mult_result[11] ) + ( sum_result[11] ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( mult_result[11] ) + ( sum_result[11] ) + ( \Add0~42  ))

	.dataa(!sum_result[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!mult_result[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N35
dffeas \sum_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[11] .is_wysiwyg = "true";
defparam \sum_result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \y[11]~reg0feeder (
// Equation(s):
// \y[11]~reg0feeder_combout  = ( sum_result[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sum_result[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[11]~reg0feeder .extended_lut = "off";
defparam \y[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N31
dffeas \y[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[11]~reg0 .is_wysiwyg = "true";
defparam \y[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( sum_result[12] ) + ( mult_result[12] ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( sum_result[12] ) + ( mult_result[12] ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult_result[12]),
	.datad(!sum_result[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N38
dffeas \sum_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[12] .is_wysiwyg = "true";
defparam \sum_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N29
dffeas \y[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sum_result[12]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[12]~reg0 .is_wysiwyg = "true";
defparam \y[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( mult_result[13] ) + ( sum_result[13] ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( mult_result[13] ) + ( sum_result[13] ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sum_result[13]),
	.datad(!mult_result[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N41
dffeas \sum_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[13] .is_wysiwyg = "true";
defparam \sum_result[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \y[13]~reg0feeder (
// Equation(s):
// \y[13]~reg0feeder_combout  = ( sum_result[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sum_result[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[13]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[13]~reg0feeder .extended_lut = "off";
defparam \y[13]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[13]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N59
dffeas \y[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[13]~reg0 .is_wysiwyg = "true";
defparam \y[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( mult_result[14] ) + ( sum_result[14] ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( mult_result[14] ) + ( sum_result[14] ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!sum_result[14]),
	.datac(!mult_result[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N44
dffeas \sum_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[14] .is_wysiwyg = "true";
defparam \sum_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N40
dffeas \y[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sum_result[14]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[14]~reg0 .is_wysiwyg = "true";
defparam \y[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( sum_result[15] ) + ( mult_result[15] ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( sum_result[15] ) + ( mult_result[15] ) + ( \Add0~58  ))

	.dataa(!mult_result[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!sum_result[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N47
dffeas \sum_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[15]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[15] .is_wysiwyg = "true";
defparam \sum_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N57
cyclonev_lcell_comb \y[15]~reg0feeder (
// Equation(s):
// \y[15]~reg0feeder_combout  = sum_result[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!sum_result[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[15]~reg0feeder .extended_lut = "off";
defparam \y[15]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N59
dffeas \y[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[15]~reg0 .is_wysiwyg = "true";
defparam \y[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( mult_result[31] ) + ( sum_result[16] ) + ( \Add0~62  ))

	.dataa(!mult_result[31]),
	.datab(gnd),
	.datac(!sum_result[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N50
dffeas \sum_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_result[16]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_result[16] .is_wysiwyg = "true";
defparam \sum_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N54
cyclonev_lcell_comb \y[16]~reg0feeder (
// Equation(s):
// \y[16]~reg0feeder_combout  = sum_result[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!sum_result[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[16]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[16]~reg0feeder .extended_lut = "off";
defparam \y[16]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[16]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N55
dffeas \y[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\y[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[16]~reg0 .is_wysiwyg = "true";
defparam \y[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
