ISim log file
Running: \\userspace.cae.wisc.edu\people\b\barry-lenoch\Documents\School\Classes\5th_year\Fall_2016\ece554\project\ECE554-SPU\hw\integration\MMU_VGA\test\mmu-vga\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/integration/MMU_VGA/test/mmu-vga/test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '27005@license.ece.wisc.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27005@license.ece.wisc.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: For instance inst/\native_mem_mapped_module.blk_mem_gen_v7_3_inst /, width 15 of formal port ADDRB is not equal to width 17 of actual.
WARNING: File "//userspace.cae.wisc.edu/people/b/barry-lenoch/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/integration/MMU_VGA/test/mmu_vga_test-top-level.v" Line 16.  For instance test/mmu1/, width 4 of formal port cpu_we is not equal to width 1 of actual variable cpu_we. 
WARNING: For instance test/vga_hier/, width 64 of formal port clk_cnt is not equal to width 32 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.mmu1.data_mem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.mmu1.imem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File numbers.mem referenced on //userspace.cae.wisc.edu/people/b/barry-lenoch/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/src/simple_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.WARNING: File reg.mem referenced on //userspace.cae.wisc.edu/people/b/barry-lenoch/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/src/simple_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.Finished circuit initialization process.
[monitor]@                   0,	vga_data1=xxxxxxxx,	vga_data2=xxxxxxxx,	vga_data3=xxxxxxxx
test cpu instr read
Input Error : RST on instance test.vga_clk_gen1.DCM_ADV_INST must be asserted for 3 CLKIN clock cycles.
@                  30,	cpu_addr=0080007c,	read_data=686a6b66
test cpu memory write
@                 670,	cpu_addr=00800080,	read_data=686a6b66
@                 670,	cpu_addr=00800080,	read_data=6173646c
@                 690,	cpu_addr=00800084,	read_data=6173646c
@                 690,	cpu_addr=00800084,	read_data=68666a80
@                 710,	cpu_addr=00800088,	read_data=68666a80
@                 710,	cpu_addr=00800088,	read_data=63736194
@                 730,	cpu_addr=0080008c,	read_data=63736194
@                 730,	cpu_addr=0080008c,	read_data=6c5a62a8
@                 750,	cpu_addr=00800090,	read_data=6c5a62a8
@                 750,	cpu_addr=00800090,	read_data=6a7361bc
@                 770,	cpu_addr=00800094,	read_data=6a7361bc
@                 770,	cpu_addr=00800094,	read_data=616466d0
@                 790,	cpu_addr=00800098,	read_data=616466d0
@                 790,	cpu_addr=00800098,	read_data=66686ce4
@                 810,	cpu_addr=0080009c,	read_data=66686ce4
@                 810,	cpu_addr=0080009c,	read_data=425a73f8
@                 830,	cpu_addr=008000a0,	read_data=425a73f8
@                 830,	cpu_addr=008000a0,	read_data=6366670c
@                 850,	cpu_addr=008000a4,	read_data=6366670c
@                 850,	cpu_addr=008000a4,	read_data=686a6120
@                 870,	cpu_addr=008000a8,	read_data=686a6120
@                 870,	cpu_addr=008000a8,	read_data=73666734
@                 890,	cpu_addr=008000ac,	read_data=73666734
@                 890,	cpu_addr=008000ac,	read_data=68626b48
@                 910,	cpu_addr=008000b0,	read_data=68626b48
@                 910,	cpu_addr=008000b0,	read_data=4e63765c
@                 930,	cpu_addr=008000b4,	read_data=4e63765c
@                 930,	cpu_addr=008000b4,	read_data=4d635870
@                 950,	cpu_addr=008000b8,	read_data=4d635870
@                 950,	cpu_addr=008000b8,	read_data=73686684
@                 970,	cpu_addr=008000bc,	read_data=73686684
@                 970,	cpu_addr=008000bc,	read_data=736c6698
@                 990,	cpu_addr=008000c0,	read_data=736c6698
@                 990,	cpu_addr=008000c0,	read_data=686a6bac
# run all
@                1010,	cpu_addr=008000c4,	read_data=686a6bac
@                1010,	cpu_addr=008000c4,	read_data=63626ec0
@                1030,	cpu_addr=008000c8,	read_data=63626ec0
@                1030,	cpu_addr=008000c8,	read_data=000000d4
@                1050,	cpu_addr=008000cc,	read_data=000000d4
@                1050,	cpu_addr=008000cc,	read_data=000000e8
@                1070,	cpu_addr=008000d0,	read_data=000000e8
@                1070,	cpu_addr=008000d0,	read_data=000000fc
@                1090,	cpu_addr=008000d4,	read_data=000000fc
@                1090,	cpu_addr=008000d4,	read_data=00000010
@                1110,	cpu_addr=008000d8,	read_data=00000010
@                1110,	cpu_addr=008000d8,	read_data=00000024
@                1130,	cpu_addr=008000dc,	read_data=00000024
@                1130,	cpu_addr=008000dc,	read_data=00000038
@                1150,	cpu_addr=008000e0,	read_data=00000038
@                1150,	cpu_addr=008000e0,	read_data=0000004c
@                1170,	cpu_addr=008000e4,	read_data=0000004c
@                1170,	cpu_addr=008000e4,	read_data=00000060
@                1190,	cpu_addr=008000e8,	read_data=00000060
@                1190,	cpu_addr=008000e8,	read_data=00000074
@                1210,	cpu_addr=008000ec,	read_data=00000074
@                1210,	cpu_addr=008000ec,	read_data=00000088
@                1230,	cpu_addr=008000f0,	read_data=00000088
@                1230,	cpu_addr=008000f0,	read_data=0000009c
@                1250,	cpu_addr=008000f4,	read_data=0000009c
@                1250,	cpu_addr=008000f4,	read_data=000000b0
@                1270,	cpu_addr=008000f8,	read_data=000000b0
@                1270,	cpu_addr=008000f8,	read_data=000000c4
test spu memory read and cpu write results
@                1290,	cpu_addr=008000fc,	read_data=000000c4
@                1290,	cpu_addr=008000fc,	read_data=00000061
test memory mapped spart read and write
@                1630,	cpu_addr=00a00000,	read_data=00000000
@                1650,	cpu_addr=00a00004,	read_data=00000001
@                1670,	cpu_addr=00a00008,	read_data=00000001
@                1690,	cpu_addr=00a0000c,	read_data=000000xx
test spu result write and VGA read
test cpu read spu registers
@                2370,	cpu_addr=00b00000,	read_data=71c71c5c
@                2390,	cpu_addr=00b00004,	read_data=c71c7171
@                2410,	cpu_addr=00b00008,	read_data=1c71c5c6
@                2430,	cpu_addr=00b0000c,	read_data=71c7171b
@                2450,	cpu_addr=00b00010,	read_data=c71c5c70
@                2470,	cpu_addr=00b00014,	read_data=1c7171c5
@                2490,	cpu_addr=00b00018,	read_data=71c5c71a
@                2510,	cpu_addr=00b0001c,	read_data=c7171c6f
@                2530,	cpu_addr=00b00020,	read_data=1c5c71c4
@                2550,	cpu_addr=00b00024,	read_data=7171c719
@                2570,	cpu_addr=00b00028,	read_data=c5c71c6e
@                2590,	cpu_addr=00b0002c,	read_data=171c71c3
@                2610,	cpu_addr=00b00030,	read_data=5c71c718
@                2630,	cpu_addr=00b00034,	read_data=71c71c6d
@                2650,	cpu_addr=00b00038,	read_data=c71c71c2
@                2670,	cpu_addr=00b0003c,	read_data=1c71c717
Stopped at time : 2690 ns : File "//userspace.cae.wisc.edu/people/b/barry-lenoch/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/integration/MMU_VGA/test/mmu_vga_test-top-level.v" Line 169
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '27005@license.ece.wisc.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27005@license.ece.wisc.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: For instance inst/\native_mem_mapped_module.blk_mem_gen_v7_3_inst /, width 15 of formal port ADDRB is not equal to width 17 of actual.
WARNING: File "//userspace.cae.wisc.edu/people/b/barry-lenoch/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/integration/MMU_VGA/test/mmu_vga_test-top-level.v" Line 16.  For instance test/mmu1/, width 4 of formal port cpu_we is not equal to width 1 of actual variable cpu_we. 
WARNING: For instance test/vga_hier/, width 64 of formal port clk_cnt is not equal to width 32 of actual.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.mmu1.data_mem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.mmu1.imem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File numbers.mem referenced on //userspace.cae.wisc.edu/people/b/barry-lenoch/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/src/simple_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.WARNING: File reg.mem referenced on //userspace.cae.wisc.edu/people/b/barry-lenoch/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/intrf/vga/src/simple_rom.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.Finished circuit initialization process.
@                   0,	spu_addr=00800000,	read-data=00000000000000000000000000000000
test cpu instr read
Input Error : RST on instance test.vga_clk_gen1.DCM_ADV_INST must be asserted for 3 CLKIN clock cycles.
@                  30,	spu_addr=00800000,	read-data=61637668736175696866617364667361
test cpu memory write
# run all
test spu memory read and cpu write results
@                1310,	spu_addr=00800004,	read-data=61637668736175696866617364667361
@                1310,	spu_addr=00800004,	read-data=6b61736473686a6b666173766a6b6c73
@                1330,	spu_addr=00800008,	read-data=6b61736473686a6b666173766a6b6c73
@                1330,	spu_addr=00800008,	read-data=686a7361786c5a626e6373616768666a
@                1350,	spu_addr=0080000c,	read-data=686a7361786c5a626e6373616768666a
@                1350,	spu_addr=0080000c,	read-data=7363666758425a736b66686c73616466
@                1370,	spu_addr=00800010,	read-data=7363666758425a736b66686c73616466
@                1370,	spu_addr=00800010,	read-data=5a4e63766d68626b6173666764686a61
@                1390,	spu_addr=00800014,	read-data=5a4e63766d68626b6173666764686a61
@                1390,	spu_addr=00800014,	read-data=66686a6b61736c6661736866674d6358
@                1410,	spu_addr=00800018,	read-data=66686a6b61736c6661736866674d6358
@                1410,	spu_addr=00800018,	read-data=6175696866617364667361005a63626e
@                1430,	spu_addr=0080001c,	read-data=6175696866617364667361005a63626e
@                1430,	spu_addr=0080001c,	read-data=686a6b666173766a6b6c736163766873
@                1450,	spu_addr=00800020,	read-data=686a6b666173766a6b6c736163766873
@                1450,	spu_addr=00800020,	read-data=6c5a62a86373619468666a806173646c
@                1470,	spu_addr=00800024,	read-data=6c5a62a86373619468666a806173646c
@                1470,	spu_addr=00800024,	read-data=425a73f866686ce4616466d06a7361bc
@                1490,	spu_addr=00800028,	read-data=425a73f866686ce4616466d06a7361bc
@                1490,	spu_addr=00800028,	read-data=68626b4873666734686a61206366670c
@                1510,	spu_addr=0080002c,	read-data=68626b4873666734686a61206366670c
@                1510,	spu_addr=0080002c,	read-data=736c6698736866844d6358704e63765c
@                1530,	spu_addr=00800030,	read-data=736c6698736866844d6358704e63765c
@                1530,	spu_addr=00800030,	read-data=000000e8000000d463626ec0686a6bac
@                1550,	spu_addr=00800034,	read-data=000000e8000000d463626ec0686a6bac
@                1550,	spu_addr=00800034,	read-data=000000380000002400000010000000fc
@                1570,	spu_addr=00800038,	read-data=000000380000002400000010000000fc
@                1570,	spu_addr=00800038,	read-data=0000008800000074000000600000004c
@                1590,	spu_addr=0080003c,	read-data=0000008800000074000000600000004c
@                1590,	spu_addr=0080003c,	read-data=00000061000000c4000000b00000009c
test memory mapped spart read and write
@                1610,	spu_addr=00800040,	read-data=00000061000000c4000000b00000009c
@                1610,	spu_addr=00800040,	read-data=00000061000000610000006100000061
test spu result write and VGA read
test cpu read spu registers
Stopped at time : 2690 ns : File "//userspace.cae.wisc.edu/people/b/barry-lenoch/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/integration/MMU_VGA/test/mmu_vga_test-top-level.v" Line 169
