INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/github-files/DSD-SEM5/Circular_FIFO/Circular_FIFO.srcs/sources_1/new/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_module
WARNING: [VRFC 10-1581] illegal format specifier p for display [C:/Users/Admin/Desktop/github-files/DSD-SEM5/Circular_FIFO/Circular_FIFO.srcs/sources_1/new/design.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/github-files/DSD-SEM5/Circular_FIFO/Circular_FIFO.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
