
I2C-RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048d4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08004ab4  08004ab4  00005ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b64  08004b64  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004b64  08004b64  00005b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b6c  08004b6c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b6c  08004b6c  00005b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b70  08004b70  00005b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004b74  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  08004bdc  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08004bdc  000062c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010692  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023b4  00000000  00000000  0001672a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  00018ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a63  00000000  00000000  00019850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e929  00000000  00000000  0001a2b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011071  00000000  00000000  00038bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bbbeb  00000000  00000000  00049c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00105838  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f44  00000000  00000000  0010587c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003f  00000000  00000000  001097c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004a9c 	.word	0x08004a9c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08004a9c 	.word	0x08004a9c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <BCD_to_Decimal>:
uint8_t Decimal_to_BCD(uint8_t decimal) {
    return ((decimal / 10) << 4) | (decimal % 10);
}

// Convert BCD to decimal
uint8_t BCD_to_Decimal(uint8_t bcd) {
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
    return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	461a      	mov	r2, r3
 80005fe:	0092      	lsls	r2, r2, #2
 8000600:	4413      	add	r3, r2
 8000602:	005b      	lsls	r3, r3, #1
 8000604:	b2da      	uxtb	r2, r3
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	f003 030f 	and.w	r3, r3, #15
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4413      	add	r3, r2
 8000610:	b2db      	uxtb	r3, r3
}
 8000612:	4618      	mov	r0, r3
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
	...

08000620 <DS1307_ReadTime>:
                      I2C_MEMADD_SIZE_8BIT, &data[1], 7, 100);
}

// Read DS1307 time
void DS1307_ReadTime(uint8_t *year, uint8_t *month, uint8_t *date,
                     uint8_t *hours, uint8_t *minutes, uint8_t *seconds) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b08a      	sub	sp, #40	@ 0x28
 8000624:	af04      	add	r7, sp, #16
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
 800062c:	603b      	str	r3, [r7, #0]
    uint8_t regAddr = DS1307_REG_SECONDS;
 800062e:	2300      	movs	r3, #0
 8000630:	75fb      	strb	r3, [r7, #23]
    // OLD METHOD - Using Master_Transmit and Master_Receive
    // HAL_I2C_Master_Transmit(&hi2c1, DS1307_ADDRESS, &regAddr, 1, 100);
    // HAL_I2C_Master_Receive(&hi2c1, DS1307_ADDRESS, data, 7, 100);

    // NEW METHOD - Using Mem_Read
    HAL_I2C_Mem_Read(&hi2c1, DS1307_ADDRESS, regAddr,
 8000632:	7dfb      	ldrb	r3, [r7, #23]
 8000634:	b29a      	uxth	r2, r3
 8000636:	2364      	movs	r3, #100	@ 0x64
 8000638:	9302      	str	r3, [sp, #8]
 800063a:	2307      	movs	r3, #7
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	f107 0310 	add.w	r3, r7, #16
 8000642:	9300      	str	r3, [sp, #0]
 8000644:	2301      	movs	r3, #1
 8000646:	21d0      	movs	r1, #208	@ 0xd0
 8000648:	481c      	ldr	r0, [pc, #112]	@ (80006bc <DS1307_ReadTime+0x9c>)
 800064a:	f000 ff21 	bl	8001490 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT, data, 7, 100);

    *seconds = BCD_to_Decimal(data[0] & 0x7F);
 800064e:	7c3b      	ldrb	r3, [r7, #16]
 8000650:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000654:	b2db      	uxtb	r3, r3
 8000656:	4618      	mov	r0, r3
 8000658:	f7ff ffc8 	bl	80005ec <BCD_to_Decimal>
 800065c:	4603      	mov	r3, r0
 800065e:	461a      	mov	r2, r3
 8000660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000662:	701a      	strb	r2, [r3, #0]
    *minutes = BCD_to_Decimal(data[1]);
 8000664:	7c7b      	ldrb	r3, [r7, #17]
 8000666:	4618      	mov	r0, r3
 8000668:	f7ff ffc0 	bl	80005ec <BCD_to_Decimal>
 800066c:	4603      	mov	r3, r0
 800066e:	461a      	mov	r2, r3
 8000670:	6a3b      	ldr	r3, [r7, #32]
 8000672:	701a      	strb	r2, [r3, #0]
    *hours = BCD_to_Decimal(data[2]);
 8000674:	7cbb      	ldrb	r3, [r7, #18]
 8000676:	4618      	mov	r0, r3
 8000678:	f7ff ffb8 	bl	80005ec <BCD_to_Decimal>
 800067c:	4603      	mov	r3, r0
 800067e:	461a      	mov	r2, r3
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	701a      	strb	r2, [r3, #0]
    *date = BCD_to_Decimal(data[4]);
 8000684:	7d3b      	ldrb	r3, [r7, #20]
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff ffb0 	bl	80005ec <BCD_to_Decimal>
 800068c:	4603      	mov	r3, r0
 800068e:	461a      	mov	r2, r3
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	701a      	strb	r2, [r3, #0]
    *month = BCD_to_Decimal(data[5]);
 8000694:	7d7b      	ldrb	r3, [r7, #21]
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff ffa8 	bl	80005ec <BCD_to_Decimal>
 800069c:	4603      	mov	r3, r0
 800069e:	461a      	mov	r2, r3
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	701a      	strb	r2, [r3, #0]
    *year = BCD_to_Decimal(data[6]);
 80006a4:	7dbb      	ldrb	r3, [r7, #22]
 80006a6:	4618      	mov	r0, r3
 80006a8:	f7ff ffa0 	bl	80005ec <BCD_to_Decimal>
 80006ac:	4603      	mov	r3, r0
 80006ae:	461a      	mov	r2, r3
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	701a      	strb	r2, [r3, #0]
}
 80006b4:	bf00      	nop
 80006b6:	3718      	adds	r7, #24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000084 	.word	0x20000084

080006c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c0:	b5b0      	push	{r4, r5, r7, lr}
 80006c2:	b086      	sub	sp, #24
 80006c4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c6:	f000 fb4e 	bl	8000d66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ca:	f000 f839 	bl	8000740 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ce:	f000 f90f 	bl	80008f0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80006d2:	f000 f881 	bl	80007d8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80006d6:	f000 f8bf 	bl	8000858 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 80006da:	4816      	ldr	r0, [pc, #88]	@ (8000734 <main+0x74>)
 80006dc:	f000 f932 	bl	8000944 <RetargetInit>

  // Set time ONCE to current date and time: 2025-12-04 01:34:50
  //DS1307_SetTime(25, 12, 4, 1, 34, 50);  // year, month, date, hours, minutes, seconds

  printf("DS1307 RTC Initialized\r\n");
 80006e0:	4815      	ldr	r0, [pc, #84]	@ (8000738 <main+0x78>)
 80006e2:	f003 fabd 	bl	8003c60 <puts>
  HAL_Delay(1000);
 80006e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006ea:	f000 fbad 	bl	8000e48 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  uint8_t year, month, date, hours, minutes, seconds;

  while (1)
  {
    DS1307_ReadTime(&year, &month, &date, &hours, &minutes, &seconds);
 80006ee:	1d3c      	adds	r4, r7, #4
 80006f0:	1d7a      	adds	r2, r7, #5
 80006f2:	1db9      	adds	r1, r7, #6
 80006f4:	1df8      	adds	r0, r7, #7
 80006f6:	1cbb      	adds	r3, r7, #2
 80006f8:	9301      	str	r3, [sp, #4]
 80006fa:	1cfb      	adds	r3, r7, #3
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	4623      	mov	r3, r4
 8000700:	f7ff ff8e 	bl	8000620 <DS1307_ReadTime>

    printf("20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 8000704:	79fb      	ldrb	r3, [r7, #7]
 8000706:	4618      	mov	r0, r3
 8000708:	79bb      	ldrb	r3, [r7, #6]
 800070a:	461c      	mov	r4, r3
 800070c:	797b      	ldrb	r3, [r7, #5]
 800070e:	461d      	mov	r5, r3
 8000710:	793b      	ldrb	r3, [r7, #4]
 8000712:	78fa      	ldrb	r2, [r7, #3]
 8000714:	78b9      	ldrb	r1, [r7, #2]
 8000716:	9102      	str	r1, [sp, #8]
 8000718:	9201      	str	r2, [sp, #4]
 800071a:	9300      	str	r3, [sp, #0]
 800071c:	462b      	mov	r3, r5
 800071e:	4622      	mov	r2, r4
 8000720:	4601      	mov	r1, r0
 8000722:	4806      	ldr	r0, [pc, #24]	@ (800073c <main+0x7c>)
 8000724:	f003 fa34 	bl	8003b90 <iprintf>
           year, month, date, hours, minutes, seconds);

    HAL_Delay(1000);
 8000728:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800072c:	f000 fb8c 	bl	8000e48 <HAL_Delay>
    DS1307_ReadTime(&year, &month, &date, &hours, &minutes, &seconds);
 8000730:	bf00      	nop
 8000732:	e7dc      	b.n	80006ee <main+0x2e>
 8000734:	200000d8 	.word	0x200000d8
 8000738:	08004ab4 	.word	0x08004ab4
 800073c:	08004acc 	.word	0x08004acc

08000740 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b094      	sub	sp, #80	@ 0x50
 8000744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000746:	f107 0318 	add.w	r3, r7, #24
 800074a:	2238      	movs	r2, #56	@ 0x38
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f003 fc1a 	bl	8003f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000754:	1d3b      	adds	r3, r7, #4
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]
 800075c:	609a      	str	r2, [r3, #8]
 800075e:	60da      	str	r2, [r3, #12]
 8000760:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000762:	2000      	movs	r0, #0
 8000764:	f001 fab4 	bl	8001cd0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000768:	2302      	movs	r3, #2
 800076a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800076c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000770:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000772:	2340      	movs	r3, #64	@ 0x40
 8000774:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000776:	2302      	movs	r3, #2
 8000778:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800077a:	2302      	movs	r3, #2
 800077c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800077e:	2304      	movs	r3, #4
 8000780:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000782:	2355      	movs	r3, #85	@ 0x55
 8000784:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000786:	2302      	movs	r3, #2
 8000788:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800078a:	2302      	movs	r3, #2
 800078c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800078e:	2302      	movs	r3, #2
 8000790:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000792:	f107 0318 	add.w	r3, r7, #24
 8000796:	4618      	mov	r0, r3
 8000798:	f001 fb4e 	bl	8001e38 <HAL_RCC_OscConfig>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80007a2:	f000 f8c9 	bl	8000938 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a6:	230f      	movs	r3, #15
 80007a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007aa:	2303      	movs	r3, #3
 80007ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b6:	2300      	movs	r3, #0
 80007b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	2104      	movs	r1, #4
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 fe4c 	bl	800245c <HAL_RCC_ClockConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007ca:	f000 f8b5 	bl	8000938 <Error_Handler>
  }
}
 80007ce:	bf00      	nop
 80007d0:	3750      	adds	r7, #80	@ 0x50
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007dc:	4b1b      	ldr	r3, [pc, #108]	@ (800084c <MX_I2C1_Init+0x74>)
 80007de:	4a1c      	ldr	r2, [pc, #112]	@ (8000850 <MX_I2C1_Init+0x78>)
 80007e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 80007e2:	4b1a      	ldr	r3, [pc, #104]	@ (800084c <MX_I2C1_Init+0x74>)
 80007e4:	4a1b      	ldr	r2, [pc, #108]	@ (8000854 <MX_I2C1_Init+0x7c>)
 80007e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007e8:	4b18      	ldr	r3, [pc, #96]	@ (800084c <MX_I2C1_Init+0x74>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007ee:	4b17      	ldr	r3, [pc, #92]	@ (800084c <MX_I2C1_Init+0x74>)
 80007f0:	2201      	movs	r2, #1
 80007f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007f4:	4b15      	ldr	r3, [pc, #84]	@ (800084c <MX_I2C1_Init+0x74>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007fa:	4b14      	ldr	r3, [pc, #80]	@ (800084c <MX_I2C1_Init+0x74>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000800:	4b12      	ldr	r3, [pc, #72]	@ (800084c <MX_I2C1_Init+0x74>)
 8000802:	2200      	movs	r2, #0
 8000804:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000806:	4b11      	ldr	r3, [pc, #68]	@ (800084c <MX_I2C1_Init+0x74>)
 8000808:	2200      	movs	r2, #0
 800080a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800080c:	4b0f      	ldr	r3, [pc, #60]	@ (800084c <MX_I2C1_Init+0x74>)
 800080e:	2200      	movs	r2, #0
 8000810:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000812:	480e      	ldr	r0, [pc, #56]	@ (800084c <MX_I2C1_Init+0x74>)
 8000814:	f000 fda0 	bl	8001358 <HAL_I2C_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800081e:	f000 f88b 	bl	8000938 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000822:	2100      	movs	r1, #0
 8000824:	4809      	ldr	r0, [pc, #36]	@ (800084c <MX_I2C1_Init+0x74>)
 8000826:	f001 f9bb 	bl	8001ba0 <HAL_I2CEx_ConfigAnalogFilter>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000830:	f000 f882 	bl	8000938 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000834:	2100      	movs	r1, #0
 8000836:	4805      	ldr	r0, [pc, #20]	@ (800084c <MX_I2C1_Init+0x74>)
 8000838:	f001 f9fd 	bl	8001c36 <HAL_I2CEx_ConfigDigitalFilter>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000842:	f000 f879 	bl	8000938 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000084 	.word	0x20000084
 8000850:	40005400 	.word	0x40005400
 8000854:	40b285c2 	.word	0x40b285c2

08000858 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800085c:	4b22      	ldr	r3, [pc, #136]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 800085e:	4a23      	ldr	r2, [pc, #140]	@ (80008ec <MX_USART2_UART_Init+0x94>)
 8000860:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000862:	4b21      	ldr	r3, [pc, #132]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 8000864:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000868:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800086a:	4b1f      	ldr	r3, [pc, #124]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000870:	4b1d      	ldr	r3, [pc, #116]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 8000872:	2200      	movs	r2, #0
 8000874:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000876:	4b1c      	ldr	r3, [pc, #112]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800087c:	4b1a      	ldr	r3, [pc, #104]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 800087e:	220c      	movs	r2, #12
 8000880:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000882:	4b19      	ldr	r3, [pc, #100]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 8000884:	2200      	movs	r2, #0
 8000886:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000888:	4b17      	ldr	r3, [pc, #92]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 800088a:	2200      	movs	r2, #0
 800088c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800088e:	4b16      	ldr	r3, [pc, #88]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 8000890:	2200      	movs	r2, #0
 8000892:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000894:	4b14      	ldr	r3, [pc, #80]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 8000896:	2200      	movs	r2, #0
 8000898:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800089a:	4b13      	ldr	r3, [pc, #76]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 800089c:	2200      	movs	r2, #0
 800089e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008a0:	4811      	ldr	r0, [pc, #68]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 80008a2:	f002 f9e7 	bl	8002c74 <HAL_UART_Init>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008ac:	f000 f844 	bl	8000938 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008b0:	2100      	movs	r1, #0
 80008b2:	480d      	ldr	r0, [pc, #52]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 80008b4:	f002 ffe0 	bl	8003878 <HAL_UARTEx_SetTxFifoThreshold>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008be:	f000 f83b 	bl	8000938 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c2:	2100      	movs	r1, #0
 80008c4:	4808      	ldr	r0, [pc, #32]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 80008c6:	f003 f815 	bl	80038f4 <HAL_UARTEx_SetRxFifoThreshold>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008d0:	f000 f832 	bl	8000938 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008d4:	4804      	ldr	r0, [pc, #16]	@ (80008e8 <MX_USART2_UART_Init+0x90>)
 80008d6:	f002 ff96 	bl	8003806 <HAL_UARTEx_DisableFifoMode>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008e0:	f000 f82a 	bl	8000938 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	200000d8 	.word	0x200000d8
 80008ec:	40004400 	.word	0x40004400

080008f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <MX_GPIO_Init+0x44>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fa:	4a0e      	ldr	r2, [pc, #56]	@ (8000934 <MX_GPIO_Init+0x44>)
 80008fc:	f043 0301 	orr.w	r3, r3, #1
 8000900:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000902:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <MX_GPIO_Init+0x44>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000906:	f003 0301 	and.w	r3, r3, #1
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <MX_GPIO_Init+0x44>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000912:	4a08      	ldr	r2, [pc, #32]	@ (8000934 <MX_GPIO_Init+0x44>)
 8000914:	f043 0302 	orr.w	r3, r3, #2
 8000918:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800091a:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <MX_GPIO_Init+0x44>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	603b      	str	r3, [r7, #0]
 8000924:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000926:	bf00      	nop
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	40021000 	.word	0x40021000

08000938 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800093c:	b672      	cpsid	i
}
 800093e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <Error_Handler+0x8>

08000944 <RetargetInit>:
#include <stdint.h>
#include <stdio.h>
#include "main.h"
#include "myprintf.h"
UART_HandleTypeDef* gHuart;
void RetargetInit(UART_HandleTypeDef *huart) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	gHuart = huart;
 800094c:	4a07      	ldr	r2, [pc, #28]	@ (800096c <RetargetInit+0x28>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6013      	str	r3, [r2, #0]
	/* Disable I/O buffering for STDOUT stream, so that
	 * chars are sent out as soon as they are printed. */
	setvbuf(stdout, NULL, _IONBF, 0);
 8000952:	4b07      	ldr	r3, [pc, #28]	@ (8000970 <RetargetInit+0x2c>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	6898      	ldr	r0, [r3, #8]
 8000958:	2300      	movs	r3, #0
 800095a:	2202      	movs	r2, #2
 800095c:	2100      	movs	r1, #0
 800095e:	f003 f987 	bl	8003c70 <setvbuf>
}
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	2000016c 	.word	0x2000016c
 8000970:	20000018 	.word	0x20000018

08000974 <_write>:
int _write(int fd, char* ptr, int len) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b084      	sub	sp, #16
 8000978:	af00      	add	r7, sp, #0
 800097a:	60f8      	str	r0, [r7, #12]
 800097c:	60b9      	str	r1, [r7, #8]
 800097e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000980:	4b06      	ldr	r3, [pc, #24]	@ (800099c <_write+0x28>)
 8000982:	6818      	ldr	r0, [r3, #0]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	b29a      	uxth	r2, r3
 8000988:	f04f 33ff 	mov.w	r3, #4294967295
 800098c:	68b9      	ldr	r1, [r7, #8]
 800098e:	f002 f9c1 	bl	8002d14 <HAL_UART_Transmit>
	return len;
 8000992:	687b      	ldr	r3, [r7, #4]
}
 8000994:	4618      	mov	r0, r3
 8000996:	3710      	adds	r7, #16
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	2000016c 	.word	0x2000016c

080009a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a6:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <HAL_MspInit+0x44>)
 80009a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009aa:	4a0e      	ldr	r2, [pc, #56]	@ (80009e4 <HAL_MspInit+0x44>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80009b2:	4b0c      	ldr	r3, [pc, #48]	@ (80009e4 <HAL_MspInit+0x44>)
 80009b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009be:	4b09      	ldr	r3, [pc, #36]	@ (80009e4 <HAL_MspInit+0x44>)
 80009c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009c2:	4a08      	ldr	r2, [pc, #32]	@ (80009e4 <HAL_MspInit+0x44>)
 80009c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80009ca:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <HAL_MspInit+0x44>)
 80009cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d2:	603b      	str	r3, [r7, #0]
 80009d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009d6:	f001 fa1f 	bl	8001e18 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40021000 	.word	0x40021000

080009e8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b09c      	sub	sp, #112	@ 0x70
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
 80009fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a00:	f107 0318 	add.w	r3, r7, #24
 8000a04:	2244      	movs	r2, #68	@ 0x44
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f003 fabd 	bl	8003f88 <memset>
  if(hi2c->Instance==I2C1)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a2d      	ldr	r2, [pc, #180]	@ (8000ac8 <HAL_I2C_MspInit+0xe0>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d153      	bne.n	8000ac0 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a18:	2340      	movs	r3, #64	@ 0x40
 8000a1a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a20:	f107 0318 	add.w	r3, r7, #24
 8000a24:	4618      	mov	r0, r3
 8000a26:	f001 ff35 	bl	8002894 <HAL_RCCEx_PeriphCLKConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000a30:	f7ff ff82 	bl	8000938 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a34:	4b25      	ldr	r3, [pc, #148]	@ (8000acc <HAL_I2C_MspInit+0xe4>)
 8000a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a38:	4a24      	ldr	r2, [pc, #144]	@ (8000acc <HAL_I2C_MspInit+0xe4>)
 8000a3a:	f043 0301 	orr.w	r3, r3, #1
 8000a3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a40:	4b22      	ldr	r3, [pc, #136]	@ (8000acc <HAL_I2C_MspInit+0xe4>)
 8000a42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a44:	f003 0301 	and.w	r3, r3, #1
 8000a48:	617b      	str	r3, [r7, #20]
 8000a4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000acc <HAL_I2C_MspInit+0xe4>)
 8000a4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a50:	4a1e      	ldr	r2, [pc, #120]	@ (8000acc <HAL_I2C_MspInit+0xe4>)
 8000a52:	f043 0302 	orr.w	r3, r3, #2
 8000a56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a58:	4b1c      	ldr	r3, [pc, #112]	@ (8000acc <HAL_I2C_MspInit+0xe4>)
 8000a5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5c:	f003 0302 	and.w	r3, r3, #2
 8000a60:	613b      	str	r3, [r7, #16]
 8000a62:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a68:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a6a:	2312      	movs	r3, #18
 8000a6c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a72:	2300      	movs	r3, #0
 8000a74:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a76:	2304      	movs	r3, #4
 8000a78:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a7e:	4619      	mov	r1, r3
 8000a80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a84:	f000 fae6 	bl	8001054 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a88:	2380      	movs	r3, #128	@ 0x80
 8000a8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a8c:	2312      	movs	r3, #18
 8000a8e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a98:	2304      	movs	r3, #4
 8000a9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a9c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	480b      	ldr	r0, [pc, #44]	@ (8000ad0 <HAL_I2C_MspInit+0xe8>)
 8000aa4:	f000 fad6 	bl	8001054 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000aa8:	4b08      	ldr	r3, [pc, #32]	@ (8000acc <HAL_I2C_MspInit+0xe4>)
 8000aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aac:	4a07      	ldr	r2, [pc, #28]	@ (8000acc <HAL_I2C_MspInit+0xe4>)
 8000aae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ab2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ab4:	4b05      	ldr	r3, [pc, #20]	@ (8000acc <HAL_I2C_MspInit+0xe4>)
 8000ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ab8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ac0:	bf00      	nop
 8000ac2:	3770      	adds	r7, #112	@ 0x70
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40005400 	.word	0x40005400
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	48000400 	.word	0x48000400

08000ad4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b09a      	sub	sp, #104	@ 0x68
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	2244      	movs	r2, #68	@ 0x44
 8000af2:	2100      	movs	r1, #0
 8000af4:	4618      	mov	r0, r3
 8000af6:	f003 fa47 	bl	8003f88 <memset>
  if(huart->Instance==USART2)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a1f      	ldr	r2, [pc, #124]	@ (8000b7c <HAL_UART_MspInit+0xa8>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d136      	bne.n	8000b72 <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b04:	2302      	movs	r3, #2
 8000b06:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b0c:	f107 0310 	add.w	r3, r7, #16
 8000b10:	4618      	mov	r0, r3
 8000b12:	f001 febf 	bl	8002894 <HAL_RCCEx_PeriphCLKConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b1c:	f7ff ff0c 	bl	8000938 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b20:	4b17      	ldr	r3, [pc, #92]	@ (8000b80 <HAL_UART_MspInit+0xac>)
 8000b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b24:	4a16      	ldr	r2, [pc, #88]	@ (8000b80 <HAL_UART_MspInit+0xac>)
 8000b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b2c:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <HAL_UART_MspInit+0xac>)
 8000b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b38:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <HAL_UART_MspInit+0xac>)
 8000b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3c:	4a10      	ldr	r2, [pc, #64]	@ (8000b80 <HAL_UART_MspInit+0xac>)
 8000b3e:	f043 0301 	orr.w	r3, r3, #1
 8000b42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b44:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <HAL_UART_MspInit+0xac>)
 8000b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000b50:	230c      	movs	r3, #12
 8000b52:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b54:	2302      	movs	r3, #2
 8000b56:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b60:	2307      	movs	r3, #7
 8000b62:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b64:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b68:	4619      	mov	r1, r3
 8000b6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b6e:	f000 fa71 	bl	8001054 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b72:	bf00      	nop
 8000b74:	3768      	adds	r7, #104	@ 0x68
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40004400 	.word	0x40004400
 8000b80:	40021000 	.word	0x40021000

08000b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <NMI_Handler+0x4>

08000b8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <HardFault_Handler+0x4>

08000b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <MemManage_Handler+0x4>

08000b9c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <BusFault_Handler+0x4>

08000ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <UsageFault_Handler+0x4>

08000bac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr

08000bba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bba:	b480      	push	{r7}
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bda:	f000 f917 	bl	8000e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}

08000be2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	b086      	sub	sp, #24
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	60f8      	str	r0, [r7, #12]
 8000bea:	60b9      	str	r1, [r7, #8]
 8000bec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bee:	2300      	movs	r3, #0
 8000bf0:	617b      	str	r3, [r7, #20]
 8000bf2:	e00a      	b.n	8000c0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bf4:	f3af 8000 	nop.w
 8000bf8:	4601      	mov	r1, r0
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	1c5a      	adds	r2, r3, #1
 8000bfe:	60ba      	str	r2, [r7, #8]
 8000c00:	b2ca      	uxtb	r2, r1
 8000c02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	3301      	adds	r3, #1
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	697a      	ldr	r2, [r7, #20]
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	429a      	cmp	r2, r3
 8000c10:	dbf0      	blt.n	8000bf4 <_read+0x12>
  }

  return len;
 8000c12:	687b      	ldr	r3, [r7, #4]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3718      	adds	r7, #24
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c44:	605a      	str	r2, [r3, #4]
  return 0;
 8000c46:	2300      	movs	r3, #0
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <_isatty>:

int _isatty(int file)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c5c:	2301      	movs	r3, #1
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b085      	sub	sp, #20
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	60f8      	str	r0, [r7, #12]
 8000c72:	60b9      	str	r1, [r7, #8]
 8000c74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c76:	2300      	movs	r3, #0
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3714      	adds	r7, #20
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c8c:	4a14      	ldr	r2, [pc, #80]	@ (8000ce0 <_sbrk+0x5c>)
 8000c8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <_sbrk+0x60>)
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c98:	4b13      	ldr	r3, [pc, #76]	@ (8000ce8 <_sbrk+0x64>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d102      	bne.n	8000ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <_sbrk+0x64>)
 8000ca2:	4a12      	ldr	r2, [pc, #72]	@ (8000cec <_sbrk+0x68>)
 8000ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca6:	4b10      	ldr	r3, [pc, #64]	@ (8000ce8 <_sbrk+0x64>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d207      	bcs.n	8000cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb4:	f003 f9b6 	bl	8004024 <__errno>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	220c      	movs	r2, #12
 8000cbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc2:	e009      	b.n	8000cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc4:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cca:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <_sbrk+0x64>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	4a05      	ldr	r2, [pc, #20]	@ (8000ce8 <_sbrk+0x64>)
 8000cd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3718      	adds	r7, #24
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20008000 	.word	0x20008000
 8000ce4:	00000400 	.word	0x00000400
 8000ce8:	20000170 	.word	0x20000170
 8000cec:	200002c8 	.word	0x200002c8

08000cf0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cf4:	4b06      	ldr	r3, [pc, #24]	@ (8000d10 <SystemInit+0x20>)
 8000cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cfa:	4a05      	ldr	r2, [pc, #20]	@ (8000d10 <SystemInit+0x20>)
 8000cfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d14:	480d      	ldr	r0, [pc, #52]	@ (8000d4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d16:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d18:	f7ff ffea 	bl	8000cf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d1c:	480c      	ldr	r0, [pc, #48]	@ (8000d50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d1e:	490d      	ldr	r1, [pc, #52]	@ (8000d54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d20:	4a0d      	ldr	r2, [pc, #52]	@ (8000d58 <LoopForever+0xe>)
  movs r3, #0
 8000d22:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d24:	e002      	b.n	8000d2c <LoopCopyDataInit>

08000d26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2a:	3304      	adds	r3, #4

08000d2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d30:	d3f9      	bcc.n	8000d26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d32:	4a0a      	ldr	r2, [pc, #40]	@ (8000d5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d34:	4c0a      	ldr	r4, [pc, #40]	@ (8000d60 <LoopForever+0x16>)
  movs r3, #0
 8000d36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d38:	e001      	b.n	8000d3e <LoopFillZerobss>

08000d3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d3c:	3204      	adds	r2, #4

08000d3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d40:	d3fb      	bcc.n	8000d3a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000d42:	f003 f975 	bl	8004030 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d46:	f7ff fcbb 	bl	80006c0 <main>

08000d4a <LoopForever>:

LoopForever:
    b LoopForever
 8000d4a:	e7fe      	b.n	8000d4a <LoopForever>
  ldr   r0, =_estack
 8000d4c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d54:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d58:	08004b74 	.word	0x08004b74
  ldr r2, =_sbss
 8000d5c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d60:	200002c4 	.word	0x200002c4

08000d64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d64:	e7fe      	b.n	8000d64 <ADC1_2_IRQHandler>

08000d66 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b082      	sub	sp, #8
 8000d6a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d70:	2003      	movs	r0, #3
 8000d72:	f000 f93d 	bl	8000ff0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d76:	2000      	movs	r0, #0
 8000d78:	f000 f80e 	bl	8000d98 <HAL_InitTick>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d002      	beq.n	8000d88 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	71fb      	strb	r3, [r7, #7]
 8000d86:	e001      	b.n	8000d8c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d88:	f7ff fe0a 	bl	80009a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d8c:	79fb      	ldrb	r3, [r7, #7]

}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
	...

08000d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000da0:	2300      	movs	r3, #0
 8000da2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000da4:	4b16      	ldr	r3, [pc, #88]	@ (8000e00 <HAL_InitTick+0x68>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d022      	beq.n	8000df2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000dac:	4b15      	ldr	r3, [pc, #84]	@ (8000e04 <HAL_InitTick+0x6c>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <HAL_InitTick+0x68>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000db8:	fbb1 f3f3 	udiv	r3, r1, r3
 8000dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f000 f93a 	bl	800103a <HAL_SYSTICK_Config>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d10f      	bne.n	8000dec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2b0f      	cmp	r3, #15
 8000dd0:	d809      	bhi.n	8000de6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	6879      	ldr	r1, [r7, #4]
 8000dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8000dda:	f000 f914 	bl	8001006 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dde:	4a0a      	ldr	r2, [pc, #40]	@ (8000e08 <HAL_InitTick+0x70>)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	6013      	str	r3, [r2, #0]
 8000de4:	e007      	b.n	8000df6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
 8000de8:	73fb      	strb	r3, [r7, #15]
 8000dea:	e004      	b.n	8000df6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dec:	2301      	movs	r3, #1
 8000dee:	73fb      	strb	r3, [r7, #15]
 8000df0:	e001      	b.n	8000df6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3710      	adds	r7, #16
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20000008 	.word	0x20000008
 8000e04:	20000000 	.word	0x20000000
 8000e08:	20000004 	.word	0x20000004

08000e0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e10:	4b05      	ldr	r3, [pc, #20]	@ (8000e28 <HAL_IncTick+0x1c>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b05      	ldr	r3, [pc, #20]	@ (8000e2c <HAL_IncTick+0x20>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4413      	add	r3, r2
 8000e1a:	4a03      	ldr	r2, [pc, #12]	@ (8000e28 <HAL_IncTick+0x1c>)
 8000e1c:	6013      	str	r3, [r2, #0]
}
 8000e1e:	bf00      	nop
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	20000174 	.word	0x20000174
 8000e2c:	20000008 	.word	0x20000008

08000e30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  return uwTick;
 8000e34:	4b03      	ldr	r3, [pc, #12]	@ (8000e44 <HAL_GetTick+0x14>)
 8000e36:	681b      	ldr	r3, [r3, #0]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000174 	.word	0x20000174

08000e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e50:	f7ff ffee 	bl	8000e30 <HAL_GetTick>
 8000e54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e60:	d004      	beq.n	8000e6c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e62:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <HAL_Delay+0x40>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	68fa      	ldr	r2, [r7, #12]
 8000e68:	4413      	add	r3, r2
 8000e6a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e6c:	bf00      	nop
 8000e6e:	f7ff ffdf 	bl	8000e30 <HAL_GetTick>
 8000e72:	4602      	mov	r2, r0
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	68fa      	ldr	r2, [r7, #12]
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d8f7      	bhi.n	8000e6e <HAL_Delay+0x26>
  {
  }
}
 8000e7e:	bf00      	nop
 8000e80:	bf00      	nop
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000008 	.word	0x20000008

08000e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ea2:	68ba      	ldr	r2, [r7, #8]
 8000ea4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000eb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ebe:	4a04      	ldr	r2, [pc, #16]	@ (8000ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	60d3      	str	r3, [r2, #12]
}
 8000ec4:	bf00      	nop
 8000ec6:	3714      	adds	r7, #20
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr
 8000ed0:	e000ed00 	.word	0xe000ed00

08000ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ed8:	4b04      	ldr	r3, [pc, #16]	@ (8000eec <__NVIC_GetPriorityGrouping+0x18>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	0a1b      	lsrs	r3, r3, #8
 8000ede:	f003 0307 	and.w	r3, r3, #7
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	6039      	str	r1, [r7, #0]
 8000efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	db0a      	blt.n	8000f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	b2da      	uxtb	r2, r3
 8000f08:	490c      	ldr	r1, [pc, #48]	@ (8000f3c <__NVIC_SetPriority+0x4c>)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	0112      	lsls	r2, r2, #4
 8000f10:	b2d2      	uxtb	r2, r2
 8000f12:	440b      	add	r3, r1
 8000f14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f18:	e00a      	b.n	8000f30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	b2da      	uxtb	r2, r3
 8000f1e:	4908      	ldr	r1, [pc, #32]	@ (8000f40 <__NVIC_SetPriority+0x50>)
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	f003 030f 	and.w	r3, r3, #15
 8000f26:	3b04      	subs	r3, #4
 8000f28:	0112      	lsls	r2, r2, #4
 8000f2a:	b2d2      	uxtb	r2, r2
 8000f2c:	440b      	add	r3, r1
 8000f2e:	761a      	strb	r2, [r3, #24]
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000e100 	.word	0xe000e100
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b089      	sub	sp, #36	@ 0x24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	f003 0307 	and.w	r3, r3, #7
 8000f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	f1c3 0307 	rsb	r3, r3, #7
 8000f5e:	2b04      	cmp	r3, #4
 8000f60:	bf28      	it	cs
 8000f62:	2304      	movcs	r3, #4
 8000f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	3304      	adds	r3, #4
 8000f6a:	2b06      	cmp	r3, #6
 8000f6c:	d902      	bls.n	8000f74 <NVIC_EncodePriority+0x30>
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	3b03      	subs	r3, #3
 8000f72:	e000      	b.n	8000f76 <NVIC_EncodePriority+0x32>
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f78:	f04f 32ff 	mov.w	r2, #4294967295
 8000f7c:	69bb      	ldr	r3, [r7, #24]
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43da      	mvns	r2, r3
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	401a      	ands	r2, r3
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	fa01 f303 	lsl.w	r3, r1, r3
 8000f96:	43d9      	mvns	r1, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f9c:	4313      	orrs	r3, r2
         );
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3724      	adds	r7, #36	@ 0x24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
	...

08000fac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fbc:	d301      	bcc.n	8000fc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e00f      	b.n	8000fe2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fec <SysTick_Config+0x40>)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fca:	210f      	movs	r1, #15
 8000fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd0:	f7ff ff8e 	bl	8000ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fd4:	4b05      	ldr	r3, [pc, #20]	@ (8000fec <SysTick_Config+0x40>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fda:	4b04      	ldr	r3, [pc, #16]	@ (8000fec <SysTick_Config+0x40>)
 8000fdc:	2207      	movs	r2, #7
 8000fde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fe0:	2300      	movs	r3, #0
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	e000e010 	.word	0xe000e010

08000ff0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ff47 	bl	8000e8c <__NVIC_SetPriorityGrouping>
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b086      	sub	sp, #24
 800100a:	af00      	add	r7, sp, #0
 800100c:	4603      	mov	r3, r0
 800100e:	60b9      	str	r1, [r7, #8]
 8001010:	607a      	str	r2, [r7, #4]
 8001012:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001014:	f7ff ff5e 	bl	8000ed4 <__NVIC_GetPriorityGrouping>
 8001018:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	68b9      	ldr	r1, [r7, #8]
 800101e:	6978      	ldr	r0, [r7, #20]
 8001020:	f7ff ff90 	bl	8000f44 <NVIC_EncodePriority>
 8001024:	4602      	mov	r2, r0
 8001026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800102a:	4611      	mov	r1, r2
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff5f 	bl	8000ef0 <__NVIC_SetPriority>
}
 8001032:	bf00      	nop
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b082      	sub	sp, #8
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ffb2 	bl	8000fac <SysTick_Config>
 8001048:	4603      	mov	r3, r0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001054:	b480      	push	{r7}
 8001056:	b087      	sub	sp, #28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001062:	e15a      	b.n	800131a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	2101      	movs	r1, #1
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	fa01 f303 	lsl.w	r3, r1, r3
 8001070:	4013      	ands	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2b00      	cmp	r3, #0
 8001078:	f000 814c 	beq.w	8001314 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0303 	and.w	r3, r3, #3
 8001084:	2b01      	cmp	r3, #1
 8001086:	d005      	beq.n	8001094 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001090:	2b02      	cmp	r3, #2
 8001092:	d130      	bne.n	80010f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	2203      	movs	r2, #3
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	4013      	ands	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	68da      	ldr	r2, [r3, #12]
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010ca:	2201      	movs	r2, #1
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	43db      	mvns	r3, r3
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	4013      	ands	r3, r2
 80010d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	091b      	lsrs	r3, r3, #4
 80010e0:	f003 0201 	and.w	r2, r3, #1
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 0303 	and.w	r3, r3, #3
 80010fe:	2b03      	cmp	r3, #3
 8001100:	d017      	beq.n	8001132 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	2203      	movs	r2, #3
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	43db      	mvns	r3, r3
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	4013      	ands	r3, r2
 8001118:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	689a      	ldr	r2, [r3, #8]
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	4313      	orrs	r3, r2
 800112a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f003 0303 	and.w	r3, r3, #3
 800113a:	2b02      	cmp	r3, #2
 800113c:	d123      	bne.n	8001186 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	08da      	lsrs	r2, r3, #3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	3208      	adds	r2, #8
 8001146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800114a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	220f      	movs	r2, #15
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	4013      	ands	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	691a      	ldr	r2, [r3, #16]
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	f003 0307 	and.w	r3, r3, #7
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	08da      	lsrs	r2, r3, #3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3208      	adds	r2, #8
 8001180:	6939      	ldr	r1, [r7, #16]
 8001182:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	2203      	movs	r2, #3
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	43db      	mvns	r3, r3
 8001198:	693a      	ldr	r2, [r7, #16]
 800119a:	4013      	ands	r3, r2
 800119c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f003 0203 	and.w	r2, r3, #3
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	f000 80a6 	beq.w	8001314 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c8:	4b5b      	ldr	r3, [pc, #364]	@ (8001338 <HAL_GPIO_Init+0x2e4>)
 80011ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011cc:	4a5a      	ldr	r2, [pc, #360]	@ (8001338 <HAL_GPIO_Init+0x2e4>)
 80011ce:	f043 0301 	orr.w	r3, r3, #1
 80011d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80011d4:	4b58      	ldr	r3, [pc, #352]	@ (8001338 <HAL_GPIO_Init+0x2e4>)
 80011d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011d8:	f003 0301 	and.w	r3, r3, #1
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011e0:	4a56      	ldr	r2, [pc, #344]	@ (800133c <HAL_GPIO_Init+0x2e8>)
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	089b      	lsrs	r3, r3, #2
 80011e6:	3302      	adds	r3, #2
 80011e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	f003 0303 	and.w	r3, r3, #3
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	220f      	movs	r2, #15
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800120a:	d01f      	beq.n	800124c <HAL_GPIO_Init+0x1f8>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	4a4c      	ldr	r2, [pc, #304]	@ (8001340 <HAL_GPIO_Init+0x2ec>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d019      	beq.n	8001248 <HAL_GPIO_Init+0x1f4>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4a4b      	ldr	r2, [pc, #300]	@ (8001344 <HAL_GPIO_Init+0x2f0>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d013      	beq.n	8001244 <HAL_GPIO_Init+0x1f0>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4a4a      	ldr	r2, [pc, #296]	@ (8001348 <HAL_GPIO_Init+0x2f4>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d00d      	beq.n	8001240 <HAL_GPIO_Init+0x1ec>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	4a49      	ldr	r2, [pc, #292]	@ (800134c <HAL_GPIO_Init+0x2f8>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d007      	beq.n	800123c <HAL_GPIO_Init+0x1e8>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4a48      	ldr	r2, [pc, #288]	@ (8001350 <HAL_GPIO_Init+0x2fc>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d101      	bne.n	8001238 <HAL_GPIO_Init+0x1e4>
 8001234:	2305      	movs	r3, #5
 8001236:	e00a      	b.n	800124e <HAL_GPIO_Init+0x1fa>
 8001238:	2306      	movs	r3, #6
 800123a:	e008      	b.n	800124e <HAL_GPIO_Init+0x1fa>
 800123c:	2304      	movs	r3, #4
 800123e:	e006      	b.n	800124e <HAL_GPIO_Init+0x1fa>
 8001240:	2303      	movs	r3, #3
 8001242:	e004      	b.n	800124e <HAL_GPIO_Init+0x1fa>
 8001244:	2302      	movs	r3, #2
 8001246:	e002      	b.n	800124e <HAL_GPIO_Init+0x1fa>
 8001248:	2301      	movs	r3, #1
 800124a:	e000      	b.n	800124e <HAL_GPIO_Init+0x1fa>
 800124c:	2300      	movs	r3, #0
 800124e:	697a      	ldr	r2, [r7, #20]
 8001250:	f002 0203 	and.w	r2, r2, #3
 8001254:	0092      	lsls	r2, r2, #2
 8001256:	4093      	lsls	r3, r2
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	4313      	orrs	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800125e:	4937      	ldr	r1, [pc, #220]	@ (800133c <HAL_GPIO_Init+0x2e8>)
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	089b      	lsrs	r3, r3, #2
 8001264:	3302      	adds	r3, #2
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800126c:	4b39      	ldr	r3, [pc, #228]	@ (8001354 <HAL_GPIO_Init+0x300>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	43db      	mvns	r3, r3
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	4013      	ands	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d003      	beq.n	8001290 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	4313      	orrs	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001290:	4a30      	ldr	r2, [pc, #192]	@ (8001354 <HAL_GPIO_Init+0x300>)
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001296:	4b2f      	ldr	r3, [pc, #188]	@ (8001354 <HAL_GPIO_Init+0x300>)
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	43db      	mvns	r3, r3
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	4013      	ands	r3, r2
 80012a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012ba:	4a26      	ldr	r2, [pc, #152]	@ (8001354 <HAL_GPIO_Init+0x300>)
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80012c0:	4b24      	ldr	r3, [pc, #144]	@ (8001354 <HAL_GPIO_Init+0x300>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	43db      	mvns	r3, r3
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	4013      	ands	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001354 <HAL_GPIO_Init+0x300>)
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001354 <HAL_GPIO_Init+0x300>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4013      	ands	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4313      	orrs	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800130e:	4a11      	ldr	r2, [pc, #68]	@ (8001354 <HAL_GPIO_Init+0x300>)
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	3301      	adds	r3, #1
 8001318:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	fa22 f303 	lsr.w	r3, r2, r3
 8001324:	2b00      	cmp	r3, #0
 8001326:	f47f ae9d 	bne.w	8001064 <HAL_GPIO_Init+0x10>
  }
}
 800132a:	bf00      	nop
 800132c:	bf00      	nop
 800132e:	371c      	adds	r7, #28
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	40021000 	.word	0x40021000
 800133c:	40010000 	.word	0x40010000
 8001340:	48000400 	.word	0x48000400
 8001344:	48000800 	.word	0x48000800
 8001348:	48000c00 	.word	0x48000c00
 800134c:	48001000 	.word	0x48001000
 8001350:	48001400 	.word	0x48001400
 8001354:	40010400 	.word	0x40010400

08001358 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d101      	bne.n	800136a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e08d      	b.n	8001486 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2b00      	cmp	r3, #0
 8001374:	d106      	bne.n	8001384 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff fb32 	bl	80009e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2224      	movs	r2, #36	@ 0x24
 8001388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f022 0201 	bic.w	r2, r2, #1
 800139a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685a      	ldr	r2, [r3, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80013a8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	689a      	ldr	r2, [r3, #8]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80013b8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d107      	bne.n	80013d2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	689a      	ldr	r2, [r3, #8]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	e006      	b.n	80013e0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80013de:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d108      	bne.n	80013fa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	e007      	b.n	800140a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001408:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	6812      	ldr	r2, [r2, #0]
 8001414:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001418:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800141c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	68da      	ldr	r2, [r3, #12]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800142c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691a      	ldr	r2, [r3, #16]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	430a      	orrs	r2, r1
 8001446:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	69d9      	ldr	r1, [r3, #28]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6a1a      	ldr	r2, [r3, #32]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	430a      	orrs	r2, r1
 8001456:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f042 0201 	orr.w	r2, r2, #1
 8001466:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2220      	movs	r2, #32
 8001472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2200      	movs	r2, #0
 8001480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af02      	add	r7, sp, #8
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	4608      	mov	r0, r1
 800149a:	4611      	mov	r1, r2
 800149c:	461a      	mov	r2, r3
 800149e:	4603      	mov	r3, r0
 80014a0:	817b      	strh	r3, [r7, #10]
 80014a2:	460b      	mov	r3, r1
 80014a4:	813b      	strh	r3, [r7, #8]
 80014a6:	4613      	mov	r3, r2
 80014a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b20      	cmp	r3, #32
 80014b4:	f040 80fd 	bne.w	80016b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80014b8:	6a3b      	ldr	r3, [r7, #32]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d002      	beq.n	80014c4 <HAL_I2C_Mem_Read+0x34>
 80014be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d105      	bne.n	80014d0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014ca:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e0f1      	b.n	80016b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d101      	bne.n	80014de <HAL_I2C_Mem_Read+0x4e>
 80014da:	2302      	movs	r3, #2
 80014dc:	e0ea      	b.n	80016b4 <HAL_I2C_Mem_Read+0x224>
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2201      	movs	r2, #1
 80014e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80014e6:	f7ff fca3 	bl	8000e30 <HAL_GetTick>
 80014ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	2319      	movs	r3, #25
 80014f2:	2201      	movs	r2, #1
 80014f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014f8:	68f8      	ldr	r0, [r7, #12]
 80014fa:	f000 f95b 	bl	80017b4 <I2C_WaitOnFlagUntilTimeout>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e0d5      	b.n	80016b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	2222      	movs	r2, #34	@ 0x22
 800150c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	2240      	movs	r2, #64	@ 0x40
 8001514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2200      	movs	r2, #0
 800151c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	6a3a      	ldr	r2, [r7, #32]
 8001522:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001528:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2200      	movs	r2, #0
 800152e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001530:	88f8      	ldrh	r0, [r7, #6]
 8001532:	893a      	ldrh	r2, [r7, #8]
 8001534:	8979      	ldrh	r1, [r7, #10]
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800153c:	9300      	str	r3, [sp, #0]
 800153e:	4603      	mov	r3, r0
 8001540:	68f8      	ldr	r0, [r7, #12]
 8001542:	f000 f8bf 	bl	80016c4 <I2C_RequestMemoryRead>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d005      	beq.n	8001558 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2200      	movs	r2, #0
 8001550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	e0ad      	b.n	80016b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800155c:	b29b      	uxth	r3, r3
 800155e:	2bff      	cmp	r3, #255	@ 0xff
 8001560:	d90e      	bls.n	8001580 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	22ff      	movs	r2, #255	@ 0xff
 8001566:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800156c:	b2da      	uxtb	r2, r3
 800156e:	8979      	ldrh	r1, [r7, #10]
 8001570:	4b52      	ldr	r3, [pc, #328]	@ (80016bc <HAL_I2C_Mem_Read+0x22c>)
 8001572:	9300      	str	r3, [sp, #0]
 8001574:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001578:	68f8      	ldr	r0, [r7, #12]
 800157a:	f000 fadf 	bl	8001b3c <I2C_TransferConfig>
 800157e:	e00f      	b.n	80015a0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001584:	b29a      	uxth	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800158e:	b2da      	uxtb	r2, r3
 8001590:	8979      	ldrh	r1, [r7, #10]
 8001592:	4b4a      	ldr	r3, [pc, #296]	@ (80016bc <HAL_I2C_Mem_Read+0x22c>)
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f000 face 	bl	8001b3c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	9300      	str	r3, [sp, #0]
 80015a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015a6:	2200      	movs	r2, #0
 80015a8:	2104      	movs	r1, #4
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f000 f902 	bl	80017b4 <I2C_WaitOnFlagUntilTimeout>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e07c      	b.n	80016b4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015cc:	1c5a      	adds	r2, r3, #1
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015d6:	3b01      	subs	r3, #1
 80015d8:	b29a      	uxth	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	3b01      	subs	r3, #1
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d034      	beq.n	8001660 <HAL_I2C_Mem_Read+0x1d0>
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d130      	bne.n	8001660 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001604:	2200      	movs	r2, #0
 8001606:	2180      	movs	r1, #128	@ 0x80
 8001608:	68f8      	ldr	r0, [r7, #12]
 800160a:	f000 f8d3 	bl	80017b4 <I2C_WaitOnFlagUntilTimeout>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e04d      	b.n	80016b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800161c:	b29b      	uxth	r3, r3
 800161e:	2bff      	cmp	r3, #255	@ 0xff
 8001620:	d90e      	bls.n	8001640 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	22ff      	movs	r2, #255	@ 0xff
 8001626:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800162c:	b2da      	uxtb	r2, r3
 800162e:	8979      	ldrh	r1, [r7, #10]
 8001630:	2300      	movs	r3, #0
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001638:	68f8      	ldr	r0, [r7, #12]
 800163a:	f000 fa7f 	bl	8001b3c <I2C_TransferConfig>
 800163e:	e00f      	b.n	8001660 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001644:	b29a      	uxth	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800164e:	b2da      	uxtb	r2, r3
 8001650:	8979      	ldrh	r1, [r7, #10]
 8001652:	2300      	movs	r3, #0
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f000 fa6e 	bl	8001b3c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001664:	b29b      	uxth	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d19a      	bne.n	80015a0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800166a:	697a      	ldr	r2, [r7, #20]
 800166c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800166e:	68f8      	ldr	r0, [r7, #12]
 8001670:	f000 f940 	bl	80018f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e01a      	b.n	80016b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2220      	movs	r2, #32
 8001684:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	6859      	ldr	r1, [r3, #4]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <HAL_I2C_Mem_Read+0x230>)
 8001692:	400b      	ands	r3, r1
 8001694:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2220      	movs	r2, #32
 800169a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2200      	movs	r2, #0
 80016a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2200      	movs	r2, #0
 80016aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80016ae:	2300      	movs	r3, #0
 80016b0:	e000      	b.n	80016b4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80016b2:	2302      	movs	r3, #2
  }
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3718      	adds	r7, #24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	80002400 	.word	0x80002400
 80016c0:	fe00e800 	.word	0xfe00e800

080016c4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af02      	add	r7, sp, #8
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	4608      	mov	r0, r1
 80016ce:	4611      	mov	r1, r2
 80016d0:	461a      	mov	r2, r3
 80016d2:	4603      	mov	r3, r0
 80016d4:	817b      	strh	r3, [r7, #10]
 80016d6:	460b      	mov	r3, r1
 80016d8:	813b      	strh	r3, [r7, #8]
 80016da:	4613      	mov	r3, r2
 80016dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80016de:	88fb      	ldrh	r3, [r7, #6]
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	8979      	ldrh	r1, [r7, #10]
 80016e4:	4b20      	ldr	r3, [pc, #128]	@ (8001768 <I2C_RequestMemoryRead+0xa4>)
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	2300      	movs	r3, #0
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	f000 fa26 	bl	8001b3c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016f0:	69fa      	ldr	r2, [r7, #28]
 80016f2:	69b9      	ldr	r1, [r7, #24]
 80016f4:	68f8      	ldr	r0, [r7, #12]
 80016f6:	f000 f8b6 	bl	8001866 <I2C_WaitOnTXISFlagUntilTimeout>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e02c      	b.n	800175e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001704:	88fb      	ldrh	r3, [r7, #6]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d105      	bne.n	8001716 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800170a:	893b      	ldrh	r3, [r7, #8]
 800170c:	b2da      	uxtb	r2, r3
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	629a      	str	r2, [r3, #40]	@ 0x28
 8001714:	e015      	b.n	8001742 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001716:	893b      	ldrh	r3, [r7, #8]
 8001718:	0a1b      	lsrs	r3, r3, #8
 800171a:	b29b      	uxth	r3, r3
 800171c:	b2da      	uxtb	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001724:	69fa      	ldr	r2, [r7, #28]
 8001726:	69b9      	ldr	r1, [r7, #24]
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f000 f89c 	bl	8001866 <I2C_WaitOnTXISFlagUntilTimeout>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e012      	b.n	800175e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001738:	893b      	ldrh	r3, [r7, #8]
 800173a:	b2da      	uxtb	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	9300      	str	r3, [sp, #0]
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	2200      	movs	r2, #0
 800174a:	2140      	movs	r1, #64	@ 0x40
 800174c:	68f8      	ldr	r0, [r7, #12]
 800174e:	f000 f831 	bl	80017b4 <I2C_WaitOnFlagUntilTimeout>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e000      	b.n	800175e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	80002000 	.word	0x80002000

0800176c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b02      	cmp	r3, #2
 8001780:	d103      	bne.n	800178a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2200      	movs	r2, #0
 8001788:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	2b01      	cmp	r3, #1
 8001796:	d007      	beq.n	80017a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	699a      	ldr	r2, [r3, #24]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f042 0201 	orr.w	r2, r2, #1
 80017a6:	619a      	str	r2, [r3, #24]
  }
}
 80017a8:	bf00      	nop
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	4613      	mov	r3, r2
 80017c2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017c4:	e03b      	b.n	800183e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	6839      	ldr	r1, [r7, #0]
 80017ca:	68f8      	ldr	r0, [r7, #12]
 80017cc:	f000 f8d6 	bl	800197c <I2C_IsErrorOccurred>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e041      	b.n	800185e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e0:	d02d      	beq.n	800183e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017e2:	f7ff fb25 	bl	8000e30 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d302      	bcc.n	80017f8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d122      	bne.n	800183e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	699a      	ldr	r2, [r3, #24]
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	4013      	ands	r3, r2
 8001802:	68ba      	ldr	r2, [r7, #8]
 8001804:	429a      	cmp	r2, r3
 8001806:	bf0c      	ite	eq
 8001808:	2301      	moveq	r3, #1
 800180a:	2300      	movne	r3, #0
 800180c:	b2db      	uxtb	r3, r3
 800180e:	461a      	mov	r2, r3
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	429a      	cmp	r2, r3
 8001814:	d113      	bne.n	800183e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181a:	f043 0220 	orr.w	r2, r3, #32
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2220      	movs	r2, #32
 8001826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2200      	movs	r2, #0
 8001836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e00f      	b.n	800185e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	699a      	ldr	r2, [r3, #24]
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	4013      	ands	r3, r2
 8001848:	68ba      	ldr	r2, [r7, #8]
 800184a:	429a      	cmp	r2, r3
 800184c:	bf0c      	ite	eq
 800184e:	2301      	moveq	r3, #1
 8001850:	2300      	movne	r3, #0
 8001852:	b2db      	uxtb	r3, r3
 8001854:	461a      	mov	r2, r3
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	429a      	cmp	r2, r3
 800185a:	d0b4      	beq.n	80017c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b084      	sub	sp, #16
 800186a:	af00      	add	r7, sp, #0
 800186c:	60f8      	str	r0, [r7, #12]
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001872:	e033      	b.n	80018dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	68b9      	ldr	r1, [r7, #8]
 8001878:	68f8      	ldr	r0, [r7, #12]
 800187a:	f000 f87f 	bl	800197c <I2C_IsErrorOccurred>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e031      	b.n	80018ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800188e:	d025      	beq.n	80018dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001890:	f7ff face 	bl	8000e30 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	429a      	cmp	r2, r3
 800189e:	d302      	bcc.n	80018a6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d11a      	bne.n	80018dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d013      	beq.n	80018dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b8:	f043 0220 	orr.w	r2, r3, #32
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2220      	movs	r2, #32
 80018c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	2200      	movs	r2, #0
 80018d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e007      	b.n	80018ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d1c4      	bne.n	8001874 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3710      	adds	r7, #16
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001900:	e02f      	b.n	8001962 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	68b9      	ldr	r1, [r7, #8]
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f000 f838 	bl	800197c <I2C_IsErrorOccurred>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e02d      	b.n	8001972 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001916:	f7ff fa8b 	bl	8000e30 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	68ba      	ldr	r2, [r7, #8]
 8001922:	429a      	cmp	r2, r3
 8001924:	d302      	bcc.n	800192c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d11a      	bne.n	8001962 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	f003 0320 	and.w	r3, r3, #32
 8001936:	2b20      	cmp	r3, #32
 8001938:	d013      	beq.n	8001962 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800193e:	f043 0220 	orr.w	r2, r3, #32
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2220      	movs	r2, #32
 800194a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e007      	b.n	8001972 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	f003 0320 	and.w	r3, r3, #32
 800196c:	2b20      	cmp	r3, #32
 800196e:	d1c8      	bne.n	8001902 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08a      	sub	sp, #40	@ 0x28
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001988:	2300      	movs	r3, #0
 800198a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	f003 0310 	and.w	r3, r3, #16
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d068      	beq.n	8001a7a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2210      	movs	r2, #16
 80019ae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80019b0:	e049      	b.n	8001a46 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b8:	d045      	beq.n	8001a46 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80019ba:	f7ff fa39 	bl	8000e30 <HAL_GetTick>
 80019be:	4602      	mov	r2, r0
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	68ba      	ldr	r2, [r7, #8]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d302      	bcc.n	80019d0 <I2C_IsErrorOccurred+0x54>
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d13a      	bne.n	8001a46 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019da:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80019e2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80019f2:	d121      	bne.n	8001a38 <I2C_IsErrorOccurred+0xbc>
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80019fa:	d01d      	beq.n	8001a38 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80019fc:	7cfb      	ldrb	r3, [r7, #19]
 80019fe:	2b20      	cmp	r3, #32
 8001a00:	d01a      	beq.n	8001a38 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	685a      	ldr	r2, [r3, #4]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001a10:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001a12:	f7ff fa0d 	bl	8000e30 <HAL_GetTick>
 8001a16:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a18:	e00e      	b.n	8001a38 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001a1a:	f7ff fa09 	bl	8000e30 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b19      	cmp	r3, #25
 8001a26:	d907      	bls.n	8001a38 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	f043 0320 	orr.w	r3, r3, #32
 8001a2e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8001a36:	e006      	b.n	8001a46 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	699b      	ldr	r3, [r3, #24]
 8001a3e:	f003 0320 	and.w	r3, r3, #32
 8001a42:	2b20      	cmp	r3, #32
 8001a44:	d1e9      	bne.n	8001a1a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	f003 0320 	and.w	r3, r3, #32
 8001a50:	2b20      	cmp	r3, #32
 8001a52:	d003      	beq.n	8001a5c <I2C_IsErrorOccurred+0xe0>
 8001a54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d0aa      	beq.n	80019b2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d103      	bne.n	8001a6c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2220      	movs	r2, #32
 8001a6a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001a6c:	6a3b      	ldr	r3, [r7, #32]
 8001a6e:	f043 0304 	orr.w	r3, r3, #4
 8001a72:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d00b      	beq.n	8001aa4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001a8c:	6a3b      	ldr	r3, [r7, #32]
 8001a8e:	f043 0301 	orr.w	r3, r3, #1
 8001a92:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a9c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d00b      	beq.n	8001ac6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001aae:	6a3b      	ldr	r3, [r7, #32]
 8001ab0:	f043 0308 	orr.w	r3, r3, #8
 8001ab4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001abe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00b      	beq.n	8001ae8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001ad0:	6a3b      	ldr	r3, [r7, #32]
 8001ad2:	f043 0302 	orr.w	r3, r3, #2
 8001ad6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ae0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8001ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d01c      	beq.n	8001b2a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001af0:	68f8      	ldr	r0, [r7, #12]
 8001af2:	f7ff fe3b 	bl	800176c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6859      	ldr	r1, [r3, #4]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b0d      	ldr	r3, [pc, #52]	@ (8001b38 <I2C_IsErrorOccurred+0x1bc>)
 8001b02:	400b      	ands	r3, r1
 8001b04:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001b0a:	6a3b      	ldr	r3, [r7, #32]
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2220      	movs	r2, #32
 8001b16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8001b2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3728      	adds	r7, #40	@ 0x28
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	fe00e800 	.word	0xfe00e800

08001b3c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b087      	sub	sp, #28
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	460b      	mov	r3, r1
 8001b48:	817b      	strh	r3, [r7, #10]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b4e:	897b      	ldrh	r3, [r7, #10]
 8001b50:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001b54:	7a7b      	ldrb	r3, [r7, #9]
 8001b56:	041b      	lsls	r3, r3, #16
 8001b58:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b5c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b62:	6a3b      	ldr	r3, [r7, #32]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b6a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	685a      	ldr	r2, [r3, #4]
 8001b72:	6a3b      	ldr	r3, [r7, #32]
 8001b74:	0d5b      	lsrs	r3, r3, #21
 8001b76:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001b7a:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <I2C_TransferConfig+0x60>)
 8001b7c:	430b      	orrs	r3, r1
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	ea02 0103 	and.w	r1, r2, r3
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	697a      	ldr	r2, [r7, #20]
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001b8e:	bf00      	nop
 8001b90:	371c      	adds	r7, #28
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	03ff63ff 	.word	0x03ff63ff

08001ba0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b20      	cmp	r3, #32
 8001bb4:	d138      	bne.n	8001c28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d101      	bne.n	8001bc4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	e032      	b.n	8001c2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2224      	movs	r2, #36	@ 0x24
 8001bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 0201 	bic.w	r2, r2, #1
 8001be2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001bf2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6819      	ldr	r1, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	430a      	orrs	r2, r1
 8001c02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f042 0201 	orr.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2220      	movs	r2, #32
 8001c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	e000      	b.n	8001c2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001c28:	2302      	movs	r3, #2
  }
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b085      	sub	sp, #20
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b20      	cmp	r3, #32
 8001c4a:	d139      	bne.n	8001cc0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d101      	bne.n	8001c5a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001c56:	2302      	movs	r3, #2
 8001c58:	e033      	b.n	8001cc2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2224      	movs	r2, #36	@ 0x24
 8001c66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 0201 	bic.w	r2, r2, #1
 8001c78:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c88:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	021b      	lsls	r3, r3, #8
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f042 0201 	orr.w	r2, r2, #1
 8001caa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2220      	movs	r2, #32
 8001cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	e000      	b.n	8001cc2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001cc0:	2302      	movs	r3, #2
  }
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
	...

08001cd0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d141      	bne.n	8001d62 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cde:	4b4b      	ldr	r3, [pc, #300]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ce6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cea:	d131      	bne.n	8001d50 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cec:	4b47      	ldr	r3, [pc, #284]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cf2:	4a46      	ldr	r2, [pc, #280]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001cf8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cfc:	4b43      	ldr	r3, [pc, #268]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d04:	4a41      	ldr	r2, [pc, #260]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d0c:	4b40      	ldr	r3, [pc, #256]	@ (8001e10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2232      	movs	r2, #50	@ 0x32
 8001d12:	fb02 f303 	mul.w	r3, r2, r3
 8001d16:	4a3f      	ldr	r2, [pc, #252]	@ (8001e14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d18:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1c:	0c9b      	lsrs	r3, r3, #18
 8001d1e:	3301      	adds	r3, #1
 8001d20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d22:	e002      	b.n	8001d2a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d2a:	4b38      	ldr	r3, [pc, #224]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d36:	d102      	bne.n	8001d3e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1f2      	bne.n	8001d24 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d3e:	4b33      	ldr	r3, [pc, #204]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d4a:	d158      	bne.n	8001dfe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e057      	b.n	8001e00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d50:	4b2e      	ldr	r3, [pc, #184]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d56:	4a2d      	ldr	r2, [pc, #180]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001d60:	e04d      	b.n	8001dfe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d68:	d141      	bne.n	8001dee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d6a:	4b28      	ldr	r3, [pc, #160]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d76:	d131      	bne.n	8001ddc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d78:	4b24      	ldr	r3, [pc, #144]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d7e:	4a23      	ldr	r2, [pc, #140]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d84:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d88:	4b20      	ldr	r3, [pc, #128]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d90:	4a1e      	ldr	r2, [pc, #120]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d96:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d98:	4b1d      	ldr	r3, [pc, #116]	@ (8001e10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2232      	movs	r2, #50	@ 0x32
 8001d9e:	fb02 f303 	mul.w	r3, r2, r3
 8001da2:	4a1c      	ldr	r2, [pc, #112]	@ (8001e14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001da4:	fba2 2303 	umull	r2, r3, r2, r3
 8001da8:	0c9b      	lsrs	r3, r3, #18
 8001daa:	3301      	adds	r3, #1
 8001dac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001dae:	e002      	b.n	8001db6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	3b01      	subs	r3, #1
 8001db4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001db6:	4b15      	ldr	r3, [pc, #84]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dc2:	d102      	bne.n	8001dca <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d1f2      	bne.n	8001db0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001dca:	4b10      	ldr	r3, [pc, #64]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dcc:	695b      	ldr	r3, [r3, #20]
 8001dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dd6:	d112      	bne.n	8001dfe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e011      	b.n	8001e00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001de2:	4a0a      	ldr	r2, [pc, #40]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001de4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001dec:	e007      	b.n	8001dfe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001dee:	4b07      	ldr	r3, [pc, #28]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001df6:	4a05      	ldr	r2, [pc, #20]	@ (8001e0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001df8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dfc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	40007000 	.word	0x40007000
 8001e10:	20000000 	.word	0x20000000
 8001e14:	431bde83 	.word	0x431bde83

08001e18 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001e1c:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	4a04      	ldr	r2, [pc, #16]	@ (8001e34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001e22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e26:	6093      	str	r3, [r2, #8]
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	40007000 	.word	0x40007000

08001e38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b088      	sub	sp, #32
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e2fe      	b.n	8002448 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d075      	beq.n	8001f42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e56:	4b97      	ldr	r3, [pc, #604]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f003 030c 	and.w	r3, r3, #12
 8001e5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e60:	4b94      	ldr	r3, [pc, #592]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	f003 0303 	and.w	r3, r3, #3
 8001e68:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	2b0c      	cmp	r3, #12
 8001e6e:	d102      	bne.n	8001e76 <HAL_RCC_OscConfig+0x3e>
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	d002      	beq.n	8001e7c <HAL_RCC_OscConfig+0x44>
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	2b08      	cmp	r3, #8
 8001e7a:	d10b      	bne.n	8001e94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e7c:	4b8d      	ldr	r3, [pc, #564]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d05b      	beq.n	8001f40 <HAL_RCC_OscConfig+0x108>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d157      	bne.n	8001f40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e2d9      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e9c:	d106      	bne.n	8001eac <HAL_RCC_OscConfig+0x74>
 8001e9e:	4b85      	ldr	r3, [pc, #532]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a84      	ldr	r2, [pc, #528]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	e01d      	b.n	8001ee8 <HAL_RCC_OscConfig+0xb0>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001eb4:	d10c      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x98>
 8001eb6:	4b7f      	ldr	r3, [pc, #508]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a7e      	ldr	r2, [pc, #504]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ebc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ec0:	6013      	str	r3, [r2, #0]
 8001ec2:	4b7c      	ldr	r3, [pc, #496]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a7b      	ldr	r2, [pc, #492]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ec8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ecc:	6013      	str	r3, [r2, #0]
 8001ece:	e00b      	b.n	8001ee8 <HAL_RCC_OscConfig+0xb0>
 8001ed0:	4b78      	ldr	r3, [pc, #480]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a77      	ldr	r2, [pc, #476]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ed6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001eda:	6013      	str	r3, [r2, #0]
 8001edc:	4b75      	ldr	r3, [pc, #468]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a74      	ldr	r2, [pc, #464]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ee2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ee6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d013      	beq.n	8001f18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef0:	f7fe ff9e 	bl	8000e30 <HAL_GetTick>
 8001ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef8:	f7fe ff9a 	bl	8000e30 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b64      	cmp	r3, #100	@ 0x64
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e29e      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f0a:	4b6a      	ldr	r3, [pc, #424]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d0f0      	beq.n	8001ef8 <HAL_RCC_OscConfig+0xc0>
 8001f16:	e014      	b.n	8001f42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f18:	f7fe ff8a 	bl	8000e30 <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f20:	f7fe ff86 	bl	8000e30 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b64      	cmp	r3, #100	@ 0x64
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e28a      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f32:	4b60      	ldr	r3, [pc, #384]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1f0      	bne.n	8001f20 <HAL_RCC_OscConfig+0xe8>
 8001f3e:	e000      	b.n	8001f42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d075      	beq.n	800203a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f4e:	4b59      	ldr	r3, [pc, #356]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 030c 	and.w	r3, r3, #12
 8001f56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f58:	4b56      	ldr	r3, [pc, #344]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0303 	and.w	r3, r3, #3
 8001f60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	2b0c      	cmp	r3, #12
 8001f66:	d102      	bne.n	8001f6e <HAL_RCC_OscConfig+0x136>
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d002      	beq.n	8001f74 <HAL_RCC_OscConfig+0x13c>
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	2b04      	cmp	r3, #4
 8001f72:	d11f      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f74:	4b4f      	ldr	r3, [pc, #316]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d005      	beq.n	8001f8c <HAL_RCC_OscConfig+0x154>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e25d      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8c:	4b49      	ldr	r3, [pc, #292]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	061b      	lsls	r3, r3, #24
 8001f9a:	4946      	ldr	r1, [pc, #280]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001fa0:	4b45      	ldr	r3, [pc, #276]	@ (80020b8 <HAL_RCC_OscConfig+0x280>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7fe fef7 	bl	8000d98 <HAL_InitTick>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d043      	beq.n	8002038 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e249      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d023      	beq.n	8002004 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fbc:	4b3d      	ldr	r3, [pc, #244]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a3c      	ldr	r2, [pc, #240]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001fc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc8:	f7fe ff32 	bl	8000e30 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fd0:	f7fe ff2e 	bl	8000e30 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e232      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fe2:	4b34      	ldr	r3, [pc, #208]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0f0      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fee:	4b31      	ldr	r3, [pc, #196]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	061b      	lsls	r3, r3, #24
 8001ffc:	492d      	ldr	r1, [pc, #180]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8001ffe:	4313      	orrs	r3, r2
 8002000:	604b      	str	r3, [r1, #4]
 8002002:	e01a      	b.n	800203a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002004:	4b2b      	ldr	r3, [pc, #172]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a2a      	ldr	r2, [pc, #168]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 800200a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800200e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002010:	f7fe ff0e 	bl	8000e30 <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002018:	f7fe ff0a 	bl	8000e30 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e20e      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800202a:	4b22      	ldr	r3, [pc, #136]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1f0      	bne.n	8002018 <HAL_RCC_OscConfig+0x1e0>
 8002036:	e000      	b.n	800203a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002038:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	2b00      	cmp	r3, #0
 8002044:	d041      	beq.n	80020ca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d01c      	beq.n	8002088 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800204e:	4b19      	ldr	r3, [pc, #100]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8002050:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002054:	4a17      	ldr	r2, [pc, #92]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800205e:	f7fe fee7 	bl	8000e30 <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002066:	f7fe fee3 	bl	8000e30 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e1e7      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002078:	4b0e      	ldr	r3, [pc, #56]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 800207a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d0ef      	beq.n	8002066 <HAL_RCC_OscConfig+0x22e>
 8002086:	e020      	b.n	80020ca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002088:	4b0a      	ldr	r3, [pc, #40]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 800208a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800208e:	4a09      	ldr	r2, [pc, #36]	@ (80020b4 <HAL_RCC_OscConfig+0x27c>)
 8002090:	f023 0301 	bic.w	r3, r3, #1
 8002094:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002098:	f7fe feca 	bl	8000e30 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800209e:	e00d      	b.n	80020bc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a0:	f7fe fec6 	bl	8000e30 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d906      	bls.n	80020bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e1ca      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
 80020b2:	bf00      	nop
 80020b4:	40021000 	.word	0x40021000
 80020b8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020bc:	4b8c      	ldr	r3, [pc, #560]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80020be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1ea      	bne.n	80020a0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0304 	and.w	r3, r3, #4
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f000 80a6 	beq.w	8002224 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020d8:	2300      	movs	r3, #0
 80020da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020dc:	4b84      	ldr	r3, [pc, #528]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80020de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d101      	bne.n	80020ec <HAL_RCC_OscConfig+0x2b4>
 80020e8:	2301      	movs	r3, #1
 80020ea:	e000      	b.n	80020ee <HAL_RCC_OscConfig+0x2b6>
 80020ec:	2300      	movs	r3, #0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00d      	beq.n	800210e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020f2:	4b7f      	ldr	r3, [pc, #508]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80020f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f6:	4a7e      	ldr	r2, [pc, #504]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80020f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80020fe:	4b7c      	ldr	r3, [pc, #496]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800210a:	2301      	movs	r3, #1
 800210c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800210e:	4b79      	ldr	r3, [pc, #484]	@ (80022f4 <HAL_RCC_OscConfig+0x4bc>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002116:	2b00      	cmp	r3, #0
 8002118:	d118      	bne.n	800214c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800211a:	4b76      	ldr	r3, [pc, #472]	@ (80022f4 <HAL_RCC_OscConfig+0x4bc>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a75      	ldr	r2, [pc, #468]	@ (80022f4 <HAL_RCC_OscConfig+0x4bc>)
 8002120:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002124:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002126:	f7fe fe83 	bl	8000e30 <HAL_GetTick>
 800212a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800212c:	e008      	b.n	8002140 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800212e:	f7fe fe7f 	bl	8000e30 <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	2b02      	cmp	r3, #2
 800213a:	d901      	bls.n	8002140 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800213c:	2303      	movs	r3, #3
 800213e:	e183      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002140:	4b6c      	ldr	r3, [pc, #432]	@ (80022f4 <HAL_RCC_OscConfig+0x4bc>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002148:	2b00      	cmp	r3, #0
 800214a:	d0f0      	beq.n	800212e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d108      	bne.n	8002166 <HAL_RCC_OscConfig+0x32e>
 8002154:	4b66      	ldr	r3, [pc, #408]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800215a:	4a65      	ldr	r2, [pc, #404]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002164:	e024      	b.n	80021b0 <HAL_RCC_OscConfig+0x378>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	2b05      	cmp	r3, #5
 800216c:	d110      	bne.n	8002190 <HAL_RCC_OscConfig+0x358>
 800216e:	4b60      	ldr	r3, [pc, #384]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002174:	4a5e      	ldr	r2, [pc, #376]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002176:	f043 0304 	orr.w	r3, r3, #4
 800217a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800217e:	4b5c      	ldr	r3, [pc, #368]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002184:	4a5a      	ldr	r2, [pc, #360]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002186:	f043 0301 	orr.w	r3, r3, #1
 800218a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800218e:	e00f      	b.n	80021b0 <HAL_RCC_OscConfig+0x378>
 8002190:	4b57      	ldr	r3, [pc, #348]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002196:	4a56      	ldr	r2, [pc, #344]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002198:	f023 0301 	bic.w	r3, r3, #1
 800219c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021a0:	4b53      	ldr	r3, [pc, #332]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80021a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021a6:	4a52      	ldr	r2, [pc, #328]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80021a8:	f023 0304 	bic.w	r3, r3, #4
 80021ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d016      	beq.n	80021e6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b8:	f7fe fe3a 	bl	8000e30 <HAL_GetTick>
 80021bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021be:	e00a      	b.n	80021d6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c0:	f7fe fe36 	bl	8000e30 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e138      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021d6:	4b46      	ldr	r3, [pc, #280]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80021d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0ed      	beq.n	80021c0 <HAL_RCC_OscConfig+0x388>
 80021e4:	e015      	b.n	8002212 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e6:	f7fe fe23 	bl	8000e30 <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021ec:	e00a      	b.n	8002204 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ee:	f7fe fe1f 	bl	8000e30 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e121      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002204:	4b3a      	ldr	r3, [pc, #232]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1ed      	bne.n	80021ee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002212:	7ffb      	ldrb	r3, [r7, #31]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d105      	bne.n	8002224 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002218:	4b35      	ldr	r3, [pc, #212]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 800221a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800221c:	4a34      	ldr	r2, [pc, #208]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 800221e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002222:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0320 	and.w	r3, r3, #32
 800222c:	2b00      	cmp	r3, #0
 800222e:	d03c      	beq.n	80022aa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d01c      	beq.n	8002272 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002238:	4b2d      	ldr	r3, [pc, #180]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 800223a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800223e:	4a2c      	ldr	r2, [pc, #176]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002248:	f7fe fdf2 	bl	8000e30 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002250:	f7fe fdee 	bl	8000e30 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e0f2      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002262:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002264:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d0ef      	beq.n	8002250 <HAL_RCC_OscConfig+0x418>
 8002270:	e01b      	b.n	80022aa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002272:	4b1f      	ldr	r3, [pc, #124]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 8002274:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002278:	4a1d      	ldr	r2, [pc, #116]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 800227a:	f023 0301 	bic.w	r3, r3, #1
 800227e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002282:	f7fe fdd5 	bl	8000e30 <HAL_GetTick>
 8002286:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002288:	e008      	b.n	800229c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800228a:	f7fe fdd1 	bl	8000e30 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e0d5      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800229c:	4b14      	ldr	r3, [pc, #80]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 800229e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1ef      	bne.n	800228a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f000 80c9 	beq.w	8002446 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022b4:	4b0e      	ldr	r3, [pc, #56]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 030c 	and.w	r3, r3, #12
 80022bc:	2b0c      	cmp	r3, #12
 80022be:	f000 8083 	beq.w	80023c8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d15e      	bne.n	8002388 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ca:	4b09      	ldr	r3, [pc, #36]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a08      	ldr	r2, [pc, #32]	@ (80022f0 <HAL_RCC_OscConfig+0x4b8>)
 80022d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d6:	f7fe fdab 	bl	8000e30 <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022dc:	e00c      	b.n	80022f8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022de:	f7fe fda7 	bl	8000e30 <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d905      	bls.n	80022f8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e0ab      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
 80022f0:	40021000 	.word	0x40021000
 80022f4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022f8:	4b55      	ldr	r3, [pc, #340]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1ec      	bne.n	80022de <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002304:	4b52      	ldr	r3, [pc, #328]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 8002306:	68da      	ldr	r2, [r3, #12]
 8002308:	4b52      	ldr	r3, [pc, #328]	@ (8002454 <HAL_RCC_OscConfig+0x61c>)
 800230a:	4013      	ands	r3, r2
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	6a11      	ldr	r1, [r2, #32]
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002314:	3a01      	subs	r2, #1
 8002316:	0112      	lsls	r2, r2, #4
 8002318:	4311      	orrs	r1, r2
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800231e:	0212      	lsls	r2, r2, #8
 8002320:	4311      	orrs	r1, r2
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002326:	0852      	lsrs	r2, r2, #1
 8002328:	3a01      	subs	r2, #1
 800232a:	0552      	lsls	r2, r2, #21
 800232c:	4311      	orrs	r1, r2
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002332:	0852      	lsrs	r2, r2, #1
 8002334:	3a01      	subs	r2, #1
 8002336:	0652      	lsls	r2, r2, #25
 8002338:	4311      	orrs	r1, r2
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800233e:	06d2      	lsls	r2, r2, #27
 8002340:	430a      	orrs	r2, r1
 8002342:	4943      	ldr	r1, [pc, #268]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 8002344:	4313      	orrs	r3, r2
 8002346:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002348:	4b41      	ldr	r3, [pc, #260]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a40      	ldr	r2, [pc, #256]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 800234e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002352:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002354:	4b3e      	ldr	r3, [pc, #248]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	4a3d      	ldr	r2, [pc, #244]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 800235a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800235e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002360:	f7fe fd66 	bl	8000e30 <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002368:	f7fe fd62 	bl	8000e30 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b02      	cmp	r3, #2
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e066      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800237a:	4b35      	ldr	r3, [pc, #212]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d0f0      	beq.n	8002368 <HAL_RCC_OscConfig+0x530>
 8002386:	e05e      	b.n	8002446 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002388:	4b31      	ldr	r3, [pc, #196]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a30      	ldr	r2, [pc, #192]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 800238e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002392:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002394:	f7fe fd4c 	bl	8000e30 <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800239a:	e008      	b.n	80023ae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800239c:	f7fe fd48 	bl	8000e30 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e04c      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023ae:	4b28      	ldr	r3, [pc, #160]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1f0      	bne.n	800239c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80023ba:	4b25      	ldr	r3, [pc, #148]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	4924      	ldr	r1, [pc, #144]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 80023c0:	4b25      	ldr	r3, [pc, #148]	@ (8002458 <HAL_RCC_OscConfig+0x620>)
 80023c2:	4013      	ands	r3, r2
 80023c4:	60cb      	str	r3, [r1, #12]
 80023c6:	e03e      	b.n	8002446 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	69db      	ldr	r3, [r3, #28]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d101      	bne.n	80023d4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e039      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80023d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002450 <HAL_RCC_OscConfig+0x618>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	f003 0203 	and.w	r2, r3, #3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a1b      	ldr	r3, [r3, #32]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d12c      	bne.n	8002442 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f2:	3b01      	subs	r3, #1
 80023f4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d123      	bne.n	8002442 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002404:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002406:	429a      	cmp	r2, r3
 8002408:	d11b      	bne.n	8002442 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002414:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002416:	429a      	cmp	r2, r3
 8002418:	d113      	bne.n	8002442 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002424:	085b      	lsrs	r3, r3, #1
 8002426:	3b01      	subs	r3, #1
 8002428:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800242a:	429a      	cmp	r2, r3
 800242c:	d109      	bne.n	8002442 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002438:	085b      	lsrs	r3, r3, #1
 800243a:	3b01      	subs	r3, #1
 800243c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800243e:	429a      	cmp	r2, r3
 8002440:	d001      	beq.n	8002446 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3720      	adds	r7, #32
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40021000 	.word	0x40021000
 8002454:	019f800c 	.word	0x019f800c
 8002458:	feeefffc 	.word	0xfeeefffc

0800245c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002466:	2300      	movs	r3, #0
 8002468:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d101      	bne.n	8002474 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e11e      	b.n	80026b2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002474:	4b91      	ldr	r3, [pc, #580]	@ (80026bc <HAL_RCC_ClockConfig+0x260>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 030f 	and.w	r3, r3, #15
 800247c:	683a      	ldr	r2, [r7, #0]
 800247e:	429a      	cmp	r2, r3
 8002480:	d910      	bls.n	80024a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002482:	4b8e      	ldr	r3, [pc, #568]	@ (80026bc <HAL_RCC_ClockConfig+0x260>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f023 020f 	bic.w	r2, r3, #15
 800248a:	498c      	ldr	r1, [pc, #560]	@ (80026bc <HAL_RCC_ClockConfig+0x260>)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	4313      	orrs	r3, r2
 8002490:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002492:	4b8a      	ldr	r3, [pc, #552]	@ (80026bc <HAL_RCC_ClockConfig+0x260>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 030f 	and.w	r3, r3, #15
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	429a      	cmp	r2, r3
 800249e:	d001      	beq.n	80024a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e106      	b.n	80026b2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d073      	beq.n	8002598 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b03      	cmp	r3, #3
 80024b6:	d129      	bne.n	800250c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024b8:	4b81      	ldr	r3, [pc, #516]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d101      	bne.n	80024c8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e0f4      	b.n	80026b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80024c8:	f000 f99e 	bl	8002808 <RCC_GetSysClockFreqFromPLLSource>
 80024cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	4a7c      	ldr	r2, [pc, #496]	@ (80026c4 <HAL_RCC_ClockConfig+0x268>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d93f      	bls.n	8002556 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80024d6:	4b7a      	ldr	r3, [pc, #488]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d009      	beq.n	80024f6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d033      	beq.n	8002556 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d12f      	bne.n	8002556 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80024f6:	4b72      	ldr	r3, [pc, #456]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024fe:	4a70      	ldr	r2, [pc, #448]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002500:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002504:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002506:	2380      	movs	r3, #128	@ 0x80
 8002508:	617b      	str	r3, [r7, #20]
 800250a:	e024      	b.n	8002556 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b02      	cmp	r3, #2
 8002512:	d107      	bne.n	8002524 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002514:	4b6a      	ldr	r3, [pc, #424]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d109      	bne.n	8002534 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e0c6      	b.n	80026b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002524:	4b66      	ldr	r3, [pc, #408]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e0be      	b.n	80026b2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002534:	f000 f8ce 	bl	80026d4 <HAL_RCC_GetSysClockFreq>
 8002538:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	4a61      	ldr	r2, [pc, #388]	@ (80026c4 <HAL_RCC_ClockConfig+0x268>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d909      	bls.n	8002556 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002542:	4b5f      	ldr	r3, [pc, #380]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800254a:	4a5d      	ldr	r2, [pc, #372]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 800254c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002550:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002552:	2380      	movs	r3, #128	@ 0x80
 8002554:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002556:	4b5a      	ldr	r3, [pc, #360]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f023 0203 	bic.w	r2, r3, #3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	4957      	ldr	r1, [pc, #348]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002564:	4313      	orrs	r3, r2
 8002566:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002568:	f7fe fc62 	bl	8000e30 <HAL_GetTick>
 800256c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800256e:	e00a      	b.n	8002586 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002570:	f7fe fc5e 	bl	8000e30 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800257e:	4293      	cmp	r3, r2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e095      	b.n	80026b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002586:	4b4e      	ldr	r3, [pc, #312]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 020c 	and.w	r2, r3, #12
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	429a      	cmp	r2, r3
 8002596:	d1eb      	bne.n	8002570 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0302 	and.w	r3, r3, #2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d023      	beq.n	80025ec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0304 	and.w	r3, r3, #4
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d005      	beq.n	80025bc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025b0:	4b43      	ldr	r3, [pc, #268]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	4a42      	ldr	r2, [pc, #264]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80025b6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80025ba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0308 	and.w	r3, r3, #8
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d007      	beq.n	80025d8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80025c8:	4b3d      	ldr	r3, [pc, #244]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80025d0:	4a3b      	ldr	r2, [pc, #236]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80025d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80025d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025d8:	4b39      	ldr	r3, [pc, #228]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	4936      	ldr	r1, [pc, #216]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	608b      	str	r3, [r1, #8]
 80025ea:	e008      	b.n	80025fe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	2b80      	cmp	r3, #128	@ 0x80
 80025f0:	d105      	bne.n	80025fe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80025f2:	4b33      	ldr	r3, [pc, #204]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	4a32      	ldr	r2, [pc, #200]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 80025f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025fc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025fe:	4b2f      	ldr	r3, [pc, #188]	@ (80026bc <HAL_RCC_ClockConfig+0x260>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 030f 	and.w	r3, r3, #15
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	429a      	cmp	r2, r3
 800260a:	d21d      	bcs.n	8002648 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800260c:	4b2b      	ldr	r3, [pc, #172]	@ (80026bc <HAL_RCC_ClockConfig+0x260>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f023 020f 	bic.w	r2, r3, #15
 8002614:	4929      	ldr	r1, [pc, #164]	@ (80026bc <HAL_RCC_ClockConfig+0x260>)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	4313      	orrs	r3, r2
 800261a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800261c:	f7fe fc08 	bl	8000e30 <HAL_GetTick>
 8002620:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002622:	e00a      	b.n	800263a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002624:	f7fe fc04 	bl	8000e30 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002632:	4293      	cmp	r3, r2
 8002634:	d901      	bls.n	800263a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e03b      	b.n	80026b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800263a:	4b20      	ldr	r3, [pc, #128]	@ (80026bc <HAL_RCC_ClockConfig+0x260>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 030f 	and.w	r3, r3, #15
 8002642:	683a      	ldr	r2, [r7, #0]
 8002644:	429a      	cmp	r2, r3
 8002646:	d1ed      	bne.n	8002624 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0304 	and.w	r3, r3, #4
 8002650:	2b00      	cmp	r3, #0
 8002652:	d008      	beq.n	8002666 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002654:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	4917      	ldr	r1, [pc, #92]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002662:	4313      	orrs	r3, r2
 8002664:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b00      	cmp	r3, #0
 8002670:	d009      	beq.n	8002686 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002672:	4b13      	ldr	r3, [pc, #76]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	490f      	ldr	r1, [pc, #60]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 8002682:	4313      	orrs	r3, r2
 8002684:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002686:	f000 f825 	bl	80026d4 <HAL_RCC_GetSysClockFreq>
 800268a:	4602      	mov	r2, r0
 800268c:	4b0c      	ldr	r3, [pc, #48]	@ (80026c0 <HAL_RCC_ClockConfig+0x264>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	091b      	lsrs	r3, r3, #4
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	490c      	ldr	r1, [pc, #48]	@ (80026c8 <HAL_RCC_ClockConfig+0x26c>)
 8002698:	5ccb      	ldrb	r3, [r1, r3]
 800269a:	f003 031f 	and.w	r3, r3, #31
 800269e:	fa22 f303 	lsr.w	r3, r2, r3
 80026a2:	4a0a      	ldr	r2, [pc, #40]	@ (80026cc <HAL_RCC_ClockConfig+0x270>)
 80026a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80026a6:	4b0a      	ldr	r3, [pc, #40]	@ (80026d0 <HAL_RCC_ClockConfig+0x274>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fe fb74 	bl	8000d98 <HAL_InitTick>
 80026b0:	4603      	mov	r3, r0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3718      	adds	r7, #24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40022000 	.word	0x40022000
 80026c0:	40021000 	.word	0x40021000
 80026c4:	04c4b400 	.word	0x04c4b400
 80026c8:	08004af0 	.word	0x08004af0
 80026cc:	20000000 	.word	0x20000000
 80026d0:	20000004 	.word	0x20000004

080026d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b087      	sub	sp, #28
 80026d8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80026da:	4b2c      	ldr	r3, [pc, #176]	@ (800278c <HAL_RCC_GetSysClockFreq+0xb8>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f003 030c 	and.w	r3, r3, #12
 80026e2:	2b04      	cmp	r3, #4
 80026e4:	d102      	bne.n	80026ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80026e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002790 <HAL_RCC_GetSysClockFreq+0xbc>)
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	e047      	b.n	800277c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80026ec:	4b27      	ldr	r3, [pc, #156]	@ (800278c <HAL_RCC_GetSysClockFreq+0xb8>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 030c 	and.w	r3, r3, #12
 80026f4:	2b08      	cmp	r3, #8
 80026f6:	d102      	bne.n	80026fe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80026f8:	4b26      	ldr	r3, [pc, #152]	@ (8002794 <HAL_RCC_GetSysClockFreq+0xc0>)
 80026fa:	613b      	str	r3, [r7, #16]
 80026fc:	e03e      	b.n	800277c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80026fe:	4b23      	ldr	r3, [pc, #140]	@ (800278c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 030c 	and.w	r3, r3, #12
 8002706:	2b0c      	cmp	r3, #12
 8002708:	d136      	bne.n	8002778 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800270a:	4b20      	ldr	r3, [pc, #128]	@ (800278c <HAL_RCC_GetSysClockFreq+0xb8>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	f003 0303 	and.w	r3, r3, #3
 8002712:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002714:	4b1d      	ldr	r3, [pc, #116]	@ (800278c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	091b      	lsrs	r3, r3, #4
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	3301      	adds	r3, #1
 8002720:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2b03      	cmp	r3, #3
 8002726:	d10c      	bne.n	8002742 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002728:	4a1a      	ldr	r2, [pc, #104]	@ (8002794 <HAL_RCC_GetSysClockFreq+0xc0>)
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002730:	4a16      	ldr	r2, [pc, #88]	@ (800278c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002732:	68d2      	ldr	r2, [r2, #12]
 8002734:	0a12      	lsrs	r2, r2, #8
 8002736:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800273a:	fb02 f303 	mul.w	r3, r2, r3
 800273e:	617b      	str	r3, [r7, #20]
      break;
 8002740:	e00c      	b.n	800275c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002742:	4a13      	ldr	r2, [pc, #76]	@ (8002790 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	fbb2 f3f3 	udiv	r3, r2, r3
 800274a:	4a10      	ldr	r2, [pc, #64]	@ (800278c <HAL_RCC_GetSysClockFreq+0xb8>)
 800274c:	68d2      	ldr	r2, [r2, #12]
 800274e:	0a12      	lsrs	r2, r2, #8
 8002750:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002754:	fb02 f303 	mul.w	r3, r2, r3
 8002758:	617b      	str	r3, [r7, #20]
      break;
 800275a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800275c:	4b0b      	ldr	r3, [pc, #44]	@ (800278c <HAL_RCC_GetSysClockFreq+0xb8>)
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	0e5b      	lsrs	r3, r3, #25
 8002762:	f003 0303 	and.w	r3, r3, #3
 8002766:	3301      	adds	r3, #1
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800276c:	697a      	ldr	r2, [r7, #20]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	fbb2 f3f3 	udiv	r3, r2, r3
 8002774:	613b      	str	r3, [r7, #16]
 8002776:	e001      	b.n	800277c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800277c:	693b      	ldr	r3, [r7, #16]
}
 800277e:	4618      	mov	r0, r3
 8002780:	371c      	adds	r7, #28
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	40021000 	.word	0x40021000
 8002790:	00f42400 	.word	0x00f42400
 8002794:	007a1200 	.word	0x007a1200

08002798 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800279c:	4b03      	ldr	r3, [pc, #12]	@ (80027ac <HAL_RCC_GetHCLKFreq+0x14>)
 800279e:	681b      	ldr	r3, [r3, #0]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	20000000 	.word	0x20000000

080027b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027b4:	f7ff fff0 	bl	8002798 <HAL_RCC_GetHCLKFreq>
 80027b8:	4602      	mov	r2, r0
 80027ba:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	0a1b      	lsrs	r3, r3, #8
 80027c0:	f003 0307 	and.w	r3, r3, #7
 80027c4:	4904      	ldr	r1, [pc, #16]	@ (80027d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027c6:	5ccb      	ldrb	r3, [r1, r3]
 80027c8:	f003 031f 	and.w	r3, r3, #31
 80027cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40021000 	.word	0x40021000
 80027d8:	08004b00 	.word	0x08004b00

080027dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80027e0:	f7ff ffda 	bl	8002798 <HAL_RCC_GetHCLKFreq>
 80027e4:	4602      	mov	r2, r0
 80027e6:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	0adb      	lsrs	r3, r3, #11
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	4904      	ldr	r1, [pc, #16]	@ (8002804 <HAL_RCC_GetPCLK2Freq+0x28>)
 80027f2:	5ccb      	ldrb	r3, [r1, r3]
 80027f4:	f003 031f 	and.w	r3, r3, #31
 80027f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40021000 	.word	0x40021000
 8002804:	08004b00 	.word	0x08004b00

08002808 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002808:	b480      	push	{r7}
 800280a:	b087      	sub	sp, #28
 800280c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800280e:	4b1e      	ldr	r3, [pc, #120]	@ (8002888 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	f003 0303 	and.w	r3, r3, #3
 8002816:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002818:	4b1b      	ldr	r3, [pc, #108]	@ (8002888 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	091b      	lsrs	r3, r3, #4
 800281e:	f003 030f 	and.w	r3, r3, #15
 8002822:	3301      	adds	r3, #1
 8002824:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	2b03      	cmp	r3, #3
 800282a:	d10c      	bne.n	8002846 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800282c:	4a17      	ldr	r2, [pc, #92]	@ (800288c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	fbb2 f3f3 	udiv	r3, r2, r3
 8002834:	4a14      	ldr	r2, [pc, #80]	@ (8002888 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002836:	68d2      	ldr	r2, [r2, #12]
 8002838:	0a12      	lsrs	r2, r2, #8
 800283a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800283e:	fb02 f303 	mul.w	r3, r2, r3
 8002842:	617b      	str	r3, [r7, #20]
    break;
 8002844:	e00c      	b.n	8002860 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002846:	4a12      	ldr	r2, [pc, #72]	@ (8002890 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	fbb2 f3f3 	udiv	r3, r2, r3
 800284e:	4a0e      	ldr	r2, [pc, #56]	@ (8002888 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002850:	68d2      	ldr	r2, [r2, #12]
 8002852:	0a12      	lsrs	r2, r2, #8
 8002854:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002858:	fb02 f303 	mul.w	r3, r2, r3
 800285c:	617b      	str	r3, [r7, #20]
    break;
 800285e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002860:	4b09      	ldr	r3, [pc, #36]	@ (8002888 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	0e5b      	lsrs	r3, r3, #25
 8002866:	f003 0303 	and.w	r3, r3, #3
 800286a:	3301      	adds	r3, #1
 800286c:	005b      	lsls	r3, r3, #1
 800286e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	fbb2 f3f3 	udiv	r3, r2, r3
 8002878:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800287a:	687b      	ldr	r3, [r7, #4]
}
 800287c:	4618      	mov	r0, r3
 800287e:	371c      	adds	r7, #28
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	40021000 	.word	0x40021000
 800288c:	007a1200 	.word	0x007a1200
 8002890:	00f42400 	.word	0x00f42400

08002894 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800289c:	2300      	movs	r3, #0
 800289e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80028a0:	2300      	movs	r3, #0
 80028a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 8098 	beq.w	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b2:	2300      	movs	r3, #0
 80028b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028b6:	4b43      	ldr	r3, [pc, #268]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10d      	bne.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c2:	4b40      	ldr	r3, [pc, #256]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c6:	4a3f      	ldr	r2, [pc, #252]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80028ce:	4b3d      	ldr	r3, [pc, #244]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028da:	2301      	movs	r3, #1
 80028dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028de:	4b3a      	ldr	r3, [pc, #232]	@ (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a39      	ldr	r2, [pc, #228]	@ (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80028e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028ea:	f7fe faa1 	bl	8000e30 <HAL_GetTick>
 80028ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028f0:	e009      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028f2:	f7fe fa9d 	bl	8000e30 <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d902      	bls.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	74fb      	strb	r3, [r7, #19]
        break;
 8002904:	e005      	b.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002906:	4b30      	ldr	r3, [pc, #192]	@ (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800290e:	2b00      	cmp	r3, #0
 8002910:	d0ef      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002912:	7cfb      	ldrb	r3, [r7, #19]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d159      	bne.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002918:	4b2a      	ldr	r3, [pc, #168]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800291a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800291e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002922:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d01e      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	429a      	cmp	r2, r3
 8002932:	d019      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002934:	4b23      	ldr	r3, [pc, #140]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800293a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800293e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002940:	4b20      	ldr	r3, [pc, #128]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002946:	4a1f      	ldr	r2, [pc, #124]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800294c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002950:	4b1c      	ldr	r3, [pc, #112]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002956:	4a1b      	ldr	r2, [pc, #108]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002958:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800295c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002960:	4a18      	ldr	r2, [pc, #96]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b00      	cmp	r3, #0
 8002970:	d016      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002972:	f7fe fa5d 	bl	8000e30 <HAL_GetTick>
 8002976:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002978:	e00b      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800297a:	f7fe fa59 	bl	8000e30 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002988:	4293      	cmp	r3, r2
 800298a:	d902      	bls.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	74fb      	strb	r3, [r7, #19]
            break;
 8002990:	e006      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002992:	4b0c      	ldr	r3, [pc, #48]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d0ec      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80029a0:	7cfb      	ldrb	r3, [r7, #19]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10b      	bne.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029a6:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b4:	4903      	ldr	r1, [pc, #12]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80029bc:	e008      	b.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029be:	7cfb      	ldrb	r3, [r7, #19]
 80029c0:	74bb      	strb	r3, [r7, #18]
 80029c2:	e005      	b.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029cc:	7cfb      	ldrb	r3, [r7, #19]
 80029ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029d0:	7c7b      	ldrb	r3, [r7, #17]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d105      	bne.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029d6:	4ba6      	ldr	r3, [pc, #664]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029da:	4aa5      	ldr	r2, [pc, #660]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029ee:	4ba0      	ldr	r3, [pc, #640]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029f4:	f023 0203 	bic.w	r2, r3, #3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	499c      	ldr	r1, [pc, #624]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a10:	4b97      	ldr	r3, [pc, #604]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a16:	f023 020c 	bic.w	r2, r3, #12
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	4994      	ldr	r1, [pc, #592]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0304 	and.w	r3, r3, #4
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a32:	4b8f      	ldr	r3, [pc, #572]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a38:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	498b      	ldr	r1, [pc, #556]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00a      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a54:	4b86      	ldr	r3, [pc, #536]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a5a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	4983      	ldr	r1, [pc, #524]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0320 	and.w	r3, r3, #32
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00a      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a76:	4b7e      	ldr	r3, [pc, #504]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a7c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	695b      	ldr	r3, [r3, #20]
 8002a84:	497a      	ldr	r1, [pc, #488]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00a      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a98:	4b75      	ldr	r3, [pc, #468]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a9e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	4972      	ldr	r1, [pc, #456]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00a      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002aba:	4b6d      	ldr	r3, [pc, #436]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ac0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	69db      	ldr	r3, [r3, #28]
 8002ac8:	4969      	ldr	r1, [pc, #420]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00a      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002adc:	4b64      	ldr	r3, [pc, #400]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ae2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	4961      	ldr	r1, [pc, #388]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00a      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002afe:	4b5c      	ldr	r3, [pc, #368]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b04:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0c:	4958      	ldr	r1, [pc, #352]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d015      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b20:	4b53      	ldr	r3, [pc, #332]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2e:	4950      	ldr	r1, [pc, #320]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b3e:	d105      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b40:	4b4b      	ldr	r3, [pc, #300]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	4a4a      	ldr	r2, [pc, #296]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b4a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d015      	beq.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b58:	4b45      	ldr	r3, [pc, #276]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b5e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b66:	4942      	ldr	r1, [pc, #264]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b76:	d105      	bne.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b78:	4b3d      	ldr	r3, [pc, #244]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	4a3c      	ldr	r2, [pc, #240]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b82:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d015      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002b90:	4b37      	ldr	r3, [pc, #220]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b96:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9e:	4934      	ldr	r1, [pc, #208]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002baa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bae:	d105      	bne.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	4a2e      	ldr	r2, [pc, #184]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d015      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002bc8:	4b29      	ldr	r3, [pc, #164]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bd6:	4926      	ldr	r1, [pc, #152]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002be2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002be6:	d105      	bne.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002be8:	4b21      	ldr	r3, [pc, #132]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	4a20      	ldr	r2, [pc, #128]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bf2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d015      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c00:	4b1b      	ldr	r3, [pc, #108]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c0e:	4918      	ldr	r1, [pc, #96]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c1e:	d105      	bne.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c20:	4b13      	ldr	r3, [pc, #76]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	4a12      	ldr	r2, [pc, #72]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c2a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d015      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002c38:	4b0d      	ldr	r3, [pc, #52]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c3e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c46:	490a      	ldr	r1, [pc, #40]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c56:	d105      	bne.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002c58:	4b05      	ldr	r3, [pc, #20]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	4a04      	ldr	r2, [pc, #16]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c62:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002c64:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40021000 	.word	0x40021000

08002c74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e042      	b.n	8002d0c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d106      	bne.n	8002c9e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f7fd ff1b 	bl	8000ad4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2224      	movs	r2, #36	@ 0x24
 8002ca2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0201 	bic.w	r2, r2, #1
 8002cb4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d002      	beq.n	8002cc4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 fb82 	bl	80033c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f8b3 	bl	8002e30 <UART_SetConfig>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d101      	bne.n	8002cd4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e01b      	b.n	8002d0c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ce2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689a      	ldr	r2, [r3, #8]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002cf2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f042 0201 	orr.w	r2, r2, #1
 8002d02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 fc01 	bl	800350c <UART_CheckIdleState>
 8002d0a:	4603      	mov	r3, r0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b08a      	sub	sp, #40	@ 0x28
 8002d18:	af02      	add	r7, sp, #8
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	603b      	str	r3, [r7, #0]
 8002d20:	4613      	mov	r3, r2
 8002d22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d2a:	2b20      	cmp	r3, #32
 8002d2c:	d17b      	bne.n	8002e26 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d002      	beq.n	8002d3a <HAL_UART_Transmit+0x26>
 8002d34:	88fb      	ldrh	r3, [r7, #6]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e074      	b.n	8002e28 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2221      	movs	r2, #33	@ 0x21
 8002d4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d4e:	f7fe f86f 	bl	8000e30 <HAL_GetTick>
 8002d52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	88fa      	ldrh	r2, [r7, #6]
 8002d58:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	88fa      	ldrh	r2, [r7, #6]
 8002d60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d6c:	d108      	bne.n	8002d80 <HAL_UART_Transmit+0x6c>
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	691b      	ldr	r3, [r3, #16]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d104      	bne.n	8002d80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d76:	2300      	movs	r3, #0
 8002d78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	61bb      	str	r3, [r7, #24]
 8002d7e:	e003      	b.n	8002d88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d88:	e030      	b.n	8002dec <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	2200      	movs	r2, #0
 8002d92:	2180      	movs	r1, #128	@ 0x80
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 fc63 	bl	8003660 <UART_WaitOnFlagUntilTimeout>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d005      	beq.n	8002dac <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2220      	movs	r2, #32
 8002da4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e03d      	b.n	8002e28 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10b      	bne.n	8002dca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	881b      	ldrh	r3, [r3, #0]
 8002db6:	461a      	mov	r2, r3
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dc0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	3302      	adds	r3, #2
 8002dc6:	61bb      	str	r3, [r7, #24]
 8002dc8:	e007      	b.n	8002dda <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	781a      	ldrb	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d1c8      	bne.n	8002d8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	9300      	str	r3, [sp, #0]
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	2140      	movs	r1, #64	@ 0x40
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 fc2c 	bl	8003660 <UART_WaitOnFlagUntilTimeout>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d005      	beq.n	8002e1a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2220      	movs	r2, #32
 8002e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e006      	b.n	8002e28 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002e22:	2300      	movs	r3, #0
 8002e24:	e000      	b.n	8002e28 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002e26:	2302      	movs	r3, #2
  }
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3720      	adds	r7, #32
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e34:	b08c      	sub	sp, #48	@ 0x30
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	431a      	orrs	r2, r3
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	69db      	ldr	r3, [r3, #28]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	4bab      	ldr	r3, [pc, #684]	@ (800310c <UART_SetConfig+0x2dc>)
 8002e60:	4013      	ands	r3, r2
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4aa0      	ldr	r2, [pc, #640]	@ (8003110 <UART_SetConfig+0x2e0>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d004      	beq.n	8002e9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002ea6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	6812      	ldr	r2, [r2, #0]
 8002eae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002eb0:	430b      	orrs	r3, r1
 8002eb2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eba:	f023 010f 	bic.w	r1, r3, #15
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a91      	ldr	r2, [pc, #580]	@ (8003114 <UART_SetConfig+0x2e4>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d125      	bne.n	8002f20 <UART_SetConfig+0xf0>
 8002ed4:	4b90      	ldr	r3, [pc, #576]	@ (8003118 <UART_SetConfig+0x2e8>)
 8002ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	2b03      	cmp	r3, #3
 8002ee0:	d81a      	bhi.n	8002f18 <UART_SetConfig+0xe8>
 8002ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee8 <UART_SetConfig+0xb8>)
 8002ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee8:	08002ef9 	.word	0x08002ef9
 8002eec:	08002f09 	.word	0x08002f09
 8002ef0:	08002f01 	.word	0x08002f01
 8002ef4:	08002f11 	.word	0x08002f11
 8002ef8:	2301      	movs	r3, #1
 8002efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002efe:	e0d6      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f00:	2302      	movs	r3, #2
 8002f02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f06:	e0d2      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f08:	2304      	movs	r3, #4
 8002f0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f0e:	e0ce      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f10:	2308      	movs	r3, #8
 8002f12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f16:	e0ca      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f18:	2310      	movs	r3, #16
 8002f1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f1e:	e0c6      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a7d      	ldr	r2, [pc, #500]	@ (800311c <UART_SetConfig+0x2ec>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d138      	bne.n	8002f9c <UART_SetConfig+0x16c>
 8002f2a:	4b7b      	ldr	r3, [pc, #492]	@ (8003118 <UART_SetConfig+0x2e8>)
 8002f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f30:	f003 030c 	and.w	r3, r3, #12
 8002f34:	2b0c      	cmp	r3, #12
 8002f36:	d82d      	bhi.n	8002f94 <UART_SetConfig+0x164>
 8002f38:	a201      	add	r2, pc, #4	@ (adr r2, 8002f40 <UART_SetConfig+0x110>)
 8002f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3e:	bf00      	nop
 8002f40:	08002f75 	.word	0x08002f75
 8002f44:	08002f95 	.word	0x08002f95
 8002f48:	08002f95 	.word	0x08002f95
 8002f4c:	08002f95 	.word	0x08002f95
 8002f50:	08002f85 	.word	0x08002f85
 8002f54:	08002f95 	.word	0x08002f95
 8002f58:	08002f95 	.word	0x08002f95
 8002f5c:	08002f95 	.word	0x08002f95
 8002f60:	08002f7d 	.word	0x08002f7d
 8002f64:	08002f95 	.word	0x08002f95
 8002f68:	08002f95 	.word	0x08002f95
 8002f6c:	08002f95 	.word	0x08002f95
 8002f70:	08002f8d 	.word	0x08002f8d
 8002f74:	2300      	movs	r3, #0
 8002f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f7a:	e098      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f82:	e094      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f84:	2304      	movs	r3, #4
 8002f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f8a:	e090      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f8c:	2308      	movs	r3, #8
 8002f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f92:	e08c      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f94:	2310      	movs	r3, #16
 8002f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f9a:	e088      	b.n	80030ae <UART_SetConfig+0x27e>
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a5f      	ldr	r2, [pc, #380]	@ (8003120 <UART_SetConfig+0x2f0>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d125      	bne.n	8002ff2 <UART_SetConfig+0x1c2>
 8002fa6:	4b5c      	ldr	r3, [pc, #368]	@ (8003118 <UART_SetConfig+0x2e8>)
 8002fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002fb0:	2b30      	cmp	r3, #48	@ 0x30
 8002fb2:	d016      	beq.n	8002fe2 <UART_SetConfig+0x1b2>
 8002fb4:	2b30      	cmp	r3, #48	@ 0x30
 8002fb6:	d818      	bhi.n	8002fea <UART_SetConfig+0x1ba>
 8002fb8:	2b20      	cmp	r3, #32
 8002fba:	d00a      	beq.n	8002fd2 <UART_SetConfig+0x1a2>
 8002fbc:	2b20      	cmp	r3, #32
 8002fbe:	d814      	bhi.n	8002fea <UART_SetConfig+0x1ba>
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <UART_SetConfig+0x19a>
 8002fc4:	2b10      	cmp	r3, #16
 8002fc6:	d008      	beq.n	8002fda <UART_SetConfig+0x1aa>
 8002fc8:	e00f      	b.n	8002fea <UART_SetConfig+0x1ba>
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fd0:	e06d      	b.n	80030ae <UART_SetConfig+0x27e>
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fd8:	e069      	b.n	80030ae <UART_SetConfig+0x27e>
 8002fda:	2304      	movs	r3, #4
 8002fdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fe0:	e065      	b.n	80030ae <UART_SetConfig+0x27e>
 8002fe2:	2308      	movs	r3, #8
 8002fe4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fe8:	e061      	b.n	80030ae <UART_SetConfig+0x27e>
 8002fea:	2310      	movs	r3, #16
 8002fec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ff0:	e05d      	b.n	80030ae <UART_SetConfig+0x27e>
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a4b      	ldr	r2, [pc, #300]	@ (8003124 <UART_SetConfig+0x2f4>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d125      	bne.n	8003048 <UART_SetConfig+0x218>
 8002ffc:	4b46      	ldr	r3, [pc, #280]	@ (8003118 <UART_SetConfig+0x2e8>)
 8002ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003002:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003006:	2bc0      	cmp	r3, #192	@ 0xc0
 8003008:	d016      	beq.n	8003038 <UART_SetConfig+0x208>
 800300a:	2bc0      	cmp	r3, #192	@ 0xc0
 800300c:	d818      	bhi.n	8003040 <UART_SetConfig+0x210>
 800300e:	2b80      	cmp	r3, #128	@ 0x80
 8003010:	d00a      	beq.n	8003028 <UART_SetConfig+0x1f8>
 8003012:	2b80      	cmp	r3, #128	@ 0x80
 8003014:	d814      	bhi.n	8003040 <UART_SetConfig+0x210>
 8003016:	2b00      	cmp	r3, #0
 8003018:	d002      	beq.n	8003020 <UART_SetConfig+0x1f0>
 800301a:	2b40      	cmp	r3, #64	@ 0x40
 800301c:	d008      	beq.n	8003030 <UART_SetConfig+0x200>
 800301e:	e00f      	b.n	8003040 <UART_SetConfig+0x210>
 8003020:	2300      	movs	r3, #0
 8003022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003026:	e042      	b.n	80030ae <UART_SetConfig+0x27e>
 8003028:	2302      	movs	r3, #2
 800302a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800302e:	e03e      	b.n	80030ae <UART_SetConfig+0x27e>
 8003030:	2304      	movs	r3, #4
 8003032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003036:	e03a      	b.n	80030ae <UART_SetConfig+0x27e>
 8003038:	2308      	movs	r3, #8
 800303a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800303e:	e036      	b.n	80030ae <UART_SetConfig+0x27e>
 8003040:	2310      	movs	r3, #16
 8003042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003046:	e032      	b.n	80030ae <UART_SetConfig+0x27e>
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a30      	ldr	r2, [pc, #192]	@ (8003110 <UART_SetConfig+0x2e0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d12a      	bne.n	80030a8 <UART_SetConfig+0x278>
 8003052:	4b31      	ldr	r3, [pc, #196]	@ (8003118 <UART_SetConfig+0x2e8>)
 8003054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003058:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800305c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003060:	d01a      	beq.n	8003098 <UART_SetConfig+0x268>
 8003062:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003066:	d81b      	bhi.n	80030a0 <UART_SetConfig+0x270>
 8003068:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800306c:	d00c      	beq.n	8003088 <UART_SetConfig+0x258>
 800306e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003072:	d815      	bhi.n	80030a0 <UART_SetConfig+0x270>
 8003074:	2b00      	cmp	r3, #0
 8003076:	d003      	beq.n	8003080 <UART_SetConfig+0x250>
 8003078:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800307c:	d008      	beq.n	8003090 <UART_SetConfig+0x260>
 800307e:	e00f      	b.n	80030a0 <UART_SetConfig+0x270>
 8003080:	2300      	movs	r3, #0
 8003082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003086:	e012      	b.n	80030ae <UART_SetConfig+0x27e>
 8003088:	2302      	movs	r3, #2
 800308a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800308e:	e00e      	b.n	80030ae <UART_SetConfig+0x27e>
 8003090:	2304      	movs	r3, #4
 8003092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003096:	e00a      	b.n	80030ae <UART_SetConfig+0x27e>
 8003098:	2308      	movs	r3, #8
 800309a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800309e:	e006      	b.n	80030ae <UART_SetConfig+0x27e>
 80030a0:	2310      	movs	r3, #16
 80030a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030a6:	e002      	b.n	80030ae <UART_SetConfig+0x27e>
 80030a8:	2310      	movs	r3, #16
 80030aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a17      	ldr	r2, [pc, #92]	@ (8003110 <UART_SetConfig+0x2e0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	f040 80a8 	bne.w	800320a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80030be:	2b08      	cmp	r3, #8
 80030c0:	d834      	bhi.n	800312c <UART_SetConfig+0x2fc>
 80030c2:	a201      	add	r2, pc, #4	@ (adr r2, 80030c8 <UART_SetConfig+0x298>)
 80030c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c8:	080030ed 	.word	0x080030ed
 80030cc:	0800312d 	.word	0x0800312d
 80030d0:	080030f5 	.word	0x080030f5
 80030d4:	0800312d 	.word	0x0800312d
 80030d8:	080030fb 	.word	0x080030fb
 80030dc:	0800312d 	.word	0x0800312d
 80030e0:	0800312d 	.word	0x0800312d
 80030e4:	0800312d 	.word	0x0800312d
 80030e8:	08003103 	.word	0x08003103
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030ec:	f7ff fb60 	bl	80027b0 <HAL_RCC_GetPCLK1Freq>
 80030f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80030f2:	e021      	b.n	8003138 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003128 <UART_SetConfig+0x2f8>)
 80030f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80030f8:	e01e      	b.n	8003138 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030fa:	f7ff faeb 	bl	80026d4 <HAL_RCC_GetSysClockFreq>
 80030fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003100:	e01a      	b.n	8003138 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003102:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003106:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003108:	e016      	b.n	8003138 <UART_SetConfig+0x308>
 800310a:	bf00      	nop
 800310c:	cfff69f3 	.word	0xcfff69f3
 8003110:	40008000 	.word	0x40008000
 8003114:	40013800 	.word	0x40013800
 8003118:	40021000 	.word	0x40021000
 800311c:	40004400 	.word	0x40004400
 8003120:	40004800 	.word	0x40004800
 8003124:	40004c00 	.word	0x40004c00
 8003128:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003136:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313a:	2b00      	cmp	r3, #0
 800313c:	f000 812a 	beq.w	8003394 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	4a9e      	ldr	r2, [pc, #632]	@ (80033c0 <UART_SetConfig+0x590>)
 8003146:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800314a:	461a      	mov	r2, r3
 800314c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003152:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	4613      	mov	r3, r2
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	4413      	add	r3, r2
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	429a      	cmp	r2, r3
 8003162:	d305      	bcc.n	8003170 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	429a      	cmp	r2, r3
 800316e:	d903      	bls.n	8003178 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003176:	e10d      	b.n	8003394 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317a:	2200      	movs	r2, #0
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	60fa      	str	r2, [r7, #12]
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003184:	4a8e      	ldr	r2, [pc, #568]	@ (80033c0 <UART_SetConfig+0x590>)
 8003186:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800318a:	b29b      	uxth	r3, r3
 800318c:	2200      	movs	r2, #0
 800318e:	603b      	str	r3, [r7, #0]
 8003190:	607a      	str	r2, [r7, #4]
 8003192:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003196:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800319a:	f7fd f891 	bl	80002c0 <__aeabi_uldivmod>
 800319e:	4602      	mov	r2, r0
 80031a0:	460b      	mov	r3, r1
 80031a2:	4610      	mov	r0, r2
 80031a4:	4619      	mov	r1, r3
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	f04f 0300 	mov.w	r3, #0
 80031ae:	020b      	lsls	r3, r1, #8
 80031b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80031b4:	0202      	lsls	r2, r0, #8
 80031b6:	6979      	ldr	r1, [r7, #20]
 80031b8:	6849      	ldr	r1, [r1, #4]
 80031ba:	0849      	lsrs	r1, r1, #1
 80031bc:	2000      	movs	r0, #0
 80031be:	460c      	mov	r4, r1
 80031c0:	4605      	mov	r5, r0
 80031c2:	eb12 0804 	adds.w	r8, r2, r4
 80031c6:	eb43 0905 	adc.w	r9, r3, r5
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	469a      	mov	sl, r3
 80031d2:	4693      	mov	fp, r2
 80031d4:	4652      	mov	r2, sl
 80031d6:	465b      	mov	r3, fp
 80031d8:	4640      	mov	r0, r8
 80031da:	4649      	mov	r1, r9
 80031dc:	f7fd f870 	bl	80002c0 <__aeabi_uldivmod>
 80031e0:	4602      	mov	r2, r0
 80031e2:	460b      	mov	r3, r1
 80031e4:	4613      	mov	r3, r2
 80031e6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80031e8:	6a3b      	ldr	r3, [r7, #32]
 80031ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031ee:	d308      	bcc.n	8003202 <UART_SetConfig+0x3d2>
 80031f0:	6a3b      	ldr	r3, [r7, #32]
 80031f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031f6:	d204      	bcs.n	8003202 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	6a3a      	ldr	r2, [r7, #32]
 80031fe:	60da      	str	r2, [r3, #12]
 8003200:	e0c8      	b.n	8003394 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003208:	e0c4      	b.n	8003394 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	69db      	ldr	r3, [r3, #28]
 800320e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003212:	d167      	bne.n	80032e4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003214:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003218:	2b08      	cmp	r3, #8
 800321a:	d828      	bhi.n	800326e <UART_SetConfig+0x43e>
 800321c:	a201      	add	r2, pc, #4	@ (adr r2, 8003224 <UART_SetConfig+0x3f4>)
 800321e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003222:	bf00      	nop
 8003224:	08003249 	.word	0x08003249
 8003228:	08003251 	.word	0x08003251
 800322c:	08003259 	.word	0x08003259
 8003230:	0800326f 	.word	0x0800326f
 8003234:	0800325f 	.word	0x0800325f
 8003238:	0800326f 	.word	0x0800326f
 800323c:	0800326f 	.word	0x0800326f
 8003240:	0800326f 	.word	0x0800326f
 8003244:	08003267 	.word	0x08003267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003248:	f7ff fab2 	bl	80027b0 <HAL_RCC_GetPCLK1Freq>
 800324c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800324e:	e014      	b.n	800327a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003250:	f7ff fac4 	bl	80027dc <HAL_RCC_GetPCLK2Freq>
 8003254:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003256:	e010      	b.n	800327a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003258:	4b5a      	ldr	r3, [pc, #360]	@ (80033c4 <UART_SetConfig+0x594>)
 800325a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800325c:	e00d      	b.n	800327a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800325e:	f7ff fa39 	bl	80026d4 <HAL_RCC_GetSysClockFreq>
 8003262:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003264:	e009      	b.n	800327a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003266:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800326a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800326c:	e005      	b.n	800327a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800326e:	2300      	movs	r3, #0
 8003270:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003278:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800327a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 8089 	beq.w	8003394 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003286:	4a4e      	ldr	r2, [pc, #312]	@ (80033c0 <UART_SetConfig+0x590>)
 8003288:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800328c:	461a      	mov	r2, r3
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	fbb3 f3f2 	udiv	r3, r3, r2
 8003294:	005a      	lsls	r2, r3, #1
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	085b      	lsrs	r3, r3, #1
 800329c:	441a      	add	r2, r3
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032a8:	6a3b      	ldr	r3, [r7, #32]
 80032aa:	2b0f      	cmp	r3, #15
 80032ac:	d916      	bls.n	80032dc <UART_SetConfig+0x4ac>
 80032ae:	6a3b      	ldr	r3, [r7, #32]
 80032b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032b4:	d212      	bcs.n	80032dc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032b6:	6a3b      	ldr	r3, [r7, #32]
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	f023 030f 	bic.w	r3, r3, #15
 80032be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032c0:	6a3b      	ldr	r3, [r7, #32]
 80032c2:	085b      	lsrs	r3, r3, #1
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	8bfb      	ldrh	r3, [r7, #30]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	8bfa      	ldrh	r2, [r7, #30]
 80032d8:	60da      	str	r2, [r3, #12]
 80032da:	e05b      	b.n	8003394 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80032e2:	e057      	b.n	8003394 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d828      	bhi.n	800333e <UART_SetConfig+0x50e>
 80032ec:	a201      	add	r2, pc, #4	@ (adr r2, 80032f4 <UART_SetConfig+0x4c4>)
 80032ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f2:	bf00      	nop
 80032f4:	08003319 	.word	0x08003319
 80032f8:	08003321 	.word	0x08003321
 80032fc:	08003329 	.word	0x08003329
 8003300:	0800333f 	.word	0x0800333f
 8003304:	0800332f 	.word	0x0800332f
 8003308:	0800333f 	.word	0x0800333f
 800330c:	0800333f 	.word	0x0800333f
 8003310:	0800333f 	.word	0x0800333f
 8003314:	08003337 	.word	0x08003337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003318:	f7ff fa4a 	bl	80027b0 <HAL_RCC_GetPCLK1Freq>
 800331c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800331e:	e014      	b.n	800334a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003320:	f7ff fa5c 	bl	80027dc <HAL_RCC_GetPCLK2Freq>
 8003324:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003326:	e010      	b.n	800334a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003328:	4b26      	ldr	r3, [pc, #152]	@ (80033c4 <UART_SetConfig+0x594>)
 800332a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800332c:	e00d      	b.n	800334a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800332e:	f7ff f9d1 	bl	80026d4 <HAL_RCC_GetSysClockFreq>
 8003332:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003334:	e009      	b.n	800334a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800333a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800333c:	e005      	b.n	800334a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800333e:	2300      	movs	r3, #0
 8003340:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003348:	bf00      	nop
    }

    if (pclk != 0U)
 800334a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334c:	2b00      	cmp	r3, #0
 800334e:	d021      	beq.n	8003394 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003354:	4a1a      	ldr	r2, [pc, #104]	@ (80033c0 <UART_SetConfig+0x590>)
 8003356:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800335a:	461a      	mov	r2, r3
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	085b      	lsrs	r3, r3, #1
 8003368:	441a      	add	r2, r3
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003372:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003374:	6a3b      	ldr	r3, [r7, #32]
 8003376:	2b0f      	cmp	r3, #15
 8003378:	d909      	bls.n	800338e <UART_SetConfig+0x55e>
 800337a:	6a3b      	ldr	r3, [r7, #32]
 800337c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003380:	d205      	bcs.n	800338e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	b29a      	uxth	r2, r3
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	60da      	str	r2, [r3, #12]
 800338c:	e002      	b.n	8003394 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	2201      	movs	r2, #1
 8003398:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	2201      	movs	r2, #1
 80033a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	2200      	movs	r2, #0
 80033a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	2200      	movs	r2, #0
 80033ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80033b0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3730      	adds	r7, #48	@ 0x30
 80033b8:	46bd      	mov	sp, r7
 80033ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033be:	bf00      	nop
 80033c0:	08004b08 	.word	0x08004b08
 80033c4:	00f42400 	.word	0x00f42400

080033c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00a      	beq.n	80033f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00a      	beq.n	8003414 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	430a      	orrs	r2, r1
 8003412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00a      	beq.n	8003436 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343a:	f003 0304 	and.w	r3, r3, #4
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00a      	beq.n	8003458 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345c:	f003 0310 	and.w	r3, r3, #16
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00a      	beq.n	800347a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347e:	f003 0320 	and.w	r3, r3, #32
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00a      	beq.n	800349c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	430a      	orrs	r2, r1
 800349a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d01a      	beq.n	80034de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034c6:	d10a      	bne.n	80034de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00a      	beq.n	8003500 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	605a      	str	r2, [r3, #4]
  }
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b098      	sub	sp, #96	@ 0x60
 8003510:	af02      	add	r7, sp, #8
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800351c:	f7fd fc88 	bl	8000e30 <HAL_GetTick>
 8003520:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0308 	and.w	r3, r3, #8
 800352c:	2b08      	cmp	r3, #8
 800352e:	d12f      	bne.n	8003590 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003530:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003538:	2200      	movs	r2, #0
 800353a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f88e 	bl	8003660 <UART_WaitOnFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d022      	beq.n	8003590 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003552:	e853 3f00 	ldrex	r3, [r3]
 8003556:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800355a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800355e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	461a      	mov	r2, r3
 8003566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003568:	647b      	str	r3, [r7, #68]	@ 0x44
 800356a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800356e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003570:	e841 2300 	strex	r3, r2, [r1]
 8003574:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e6      	bne.n	800354a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e063      	b.n	8003658 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b04      	cmp	r3, #4
 800359c:	d149      	bne.n	8003632 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800359e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035a6:	2200      	movs	r2, #0
 80035a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f857 	bl	8003660 <UART_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d03c      	beq.n	8003632 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c0:	e853 3f00 	ldrex	r3, [r3]
 80035c4:	623b      	str	r3, [r7, #32]
   return(result);
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	461a      	mov	r2, r3
 80035d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80035d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035de:	e841 2300 	strex	r3, r2, [r1]
 80035e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80035e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1e6      	bne.n	80035b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	3308      	adds	r3, #8
 80035f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	e853 3f00 	ldrex	r3, [r3]
 80035f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f023 0301 	bic.w	r3, r3, #1
 8003600:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	3308      	adds	r3, #8
 8003608:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800360a:	61fa      	str	r2, [r7, #28]
 800360c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360e:	69b9      	ldr	r1, [r7, #24]
 8003610:	69fa      	ldr	r2, [r7, #28]
 8003612:	e841 2300 	strex	r3, r2, [r1]
 8003616:	617b      	str	r3, [r7, #20]
   return(result);
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1e5      	bne.n	80035ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2220      	movs	r2, #32
 8003622:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e012      	b.n	8003658 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2220      	movs	r2, #32
 8003636:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2220      	movs	r2, #32
 800363e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3758      	adds	r7, #88	@ 0x58
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	603b      	str	r3, [r7, #0]
 800366c:	4613      	mov	r3, r2
 800366e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003670:	e04f      	b.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003678:	d04b      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800367a:	f7fd fbd9 	bl	8000e30 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	429a      	cmp	r2, r3
 8003688:	d302      	bcc.n	8003690 <UART_WaitOnFlagUntilTimeout+0x30>
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d101      	bne.n	8003694 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e04e      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d037      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	2b80      	cmp	r3, #128	@ 0x80
 80036a6:	d034      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2b40      	cmp	r3, #64	@ 0x40
 80036ac:	d031      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	69db      	ldr	r3, [r3, #28]
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d110      	bne.n	80036de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2208      	movs	r2, #8
 80036c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 f838 	bl	800373a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2208      	movs	r2, #8
 80036ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e029      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	69db      	ldr	r3, [r3, #28]
 80036e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036ec:	d111      	bne.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 f81e 	bl	800373a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2220      	movs	r2, #32
 8003702:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e00f      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	69da      	ldr	r2, [r3, #28]
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	4013      	ands	r3, r2
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	429a      	cmp	r2, r3
 8003720:	bf0c      	ite	eq
 8003722:	2301      	moveq	r3, #1
 8003724:	2300      	movne	r3, #0
 8003726:	b2db      	uxtb	r3, r3
 8003728:	461a      	mov	r2, r3
 800372a:	79fb      	ldrb	r3, [r7, #7]
 800372c:	429a      	cmp	r2, r3
 800372e:	d0a0      	beq.n	8003672 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800373a:	b480      	push	{r7}
 800373c:	b095      	sub	sp, #84	@ 0x54
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800374a:	e853 3f00 	ldrex	r3, [r3]
 800374e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003752:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	461a      	mov	r2, r3
 800375e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003760:	643b      	str	r3, [r7, #64]	@ 0x40
 8003762:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003764:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003766:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003768:	e841 2300 	strex	r3, r2, [r1]
 800376c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800376e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1e6      	bne.n	8003742 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	3308      	adds	r3, #8
 800377a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	e853 3f00 	ldrex	r3, [r3]
 8003782:	61fb      	str	r3, [r7, #28]
   return(result);
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800378a:	f023 0301 	bic.w	r3, r3, #1
 800378e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	3308      	adds	r3, #8
 8003796:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003798:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800379a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800379e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a0:	e841 2300 	strex	r3, r2, [r1]
 80037a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1e3      	bne.n	8003774 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d118      	bne.n	80037e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	e853 3f00 	ldrex	r3, [r3]
 80037c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	f023 0310 	bic.w	r3, r3, #16
 80037c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	461a      	mov	r2, r3
 80037d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037d2:	61bb      	str	r3, [r7, #24]
 80037d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d6:	6979      	ldr	r1, [r7, #20]
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	e841 2300 	strex	r3, r2, [r1]
 80037de:	613b      	str	r3, [r7, #16]
   return(result);
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1e6      	bne.n	80037b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2220      	movs	r2, #32
 80037ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80037fa:	bf00      	nop
 80037fc:	3754      	adds	r7, #84	@ 0x54
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003806:	b480      	push	{r7}
 8003808:	b085      	sub	sp, #20
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003814:	2b01      	cmp	r3, #1
 8003816:	d101      	bne.n	800381c <HAL_UARTEx_DisableFifoMode+0x16>
 8003818:	2302      	movs	r3, #2
 800381a:	e027      	b.n	800386c <HAL_UARTEx_DisableFifoMode+0x66>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2224      	movs	r2, #36	@ 0x24
 8003828:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0201 	bic.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800384a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2220      	movs	r2, #32
 800385e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003888:	2b01      	cmp	r3, #1
 800388a:	d101      	bne.n	8003890 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800388c:	2302      	movs	r3, #2
 800388e:	e02d      	b.n	80038ec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2224      	movs	r2, #36	@ 0x24
 800389c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f022 0201 	bic.w	r2, r2, #1
 80038b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f000 f84f 	bl	8003970 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2220      	movs	r2, #32
 80038de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003908:	2302      	movs	r3, #2
 800390a:	e02d      	b.n	8003968 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2224      	movs	r2, #36	@ 0x24
 8003918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f022 0201 	bic.w	r2, r2, #1
 8003932:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f811 	bl	8003970 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2220      	movs	r2, #32
 800395a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800397c:	2b00      	cmp	r3, #0
 800397e:	d108      	bne.n	8003992 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003990:	e031      	b.n	80039f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003992:	2308      	movs	r3, #8
 8003994:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003996:	2308      	movs	r3, #8
 8003998:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	0e5b      	lsrs	r3, r3, #25
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	0f5b      	lsrs	r3, r3, #29
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80039ba:	7bbb      	ldrb	r3, [r7, #14]
 80039bc:	7b3a      	ldrb	r2, [r7, #12]
 80039be:	4911      	ldr	r1, [pc, #68]	@ (8003a04 <UARTEx_SetNbDataToProcess+0x94>)
 80039c0:	5c8a      	ldrb	r2, [r1, r2]
 80039c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80039c6:	7b3a      	ldrb	r2, [r7, #12]
 80039c8:	490f      	ldr	r1, [pc, #60]	@ (8003a08 <UARTEx_SetNbDataToProcess+0x98>)
 80039ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80039cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80039d8:	7bfb      	ldrb	r3, [r7, #15]
 80039da:	7b7a      	ldrb	r2, [r7, #13]
 80039dc:	4909      	ldr	r1, [pc, #36]	@ (8003a04 <UARTEx_SetNbDataToProcess+0x94>)
 80039de:	5c8a      	ldrb	r2, [r1, r2]
 80039e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80039e4:	7b7a      	ldrb	r2, [r7, #13]
 80039e6:	4908      	ldr	r1, [pc, #32]	@ (8003a08 <UARTEx_SetNbDataToProcess+0x98>)
 80039e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80039ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80039f6:	bf00      	nop
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	08004b20 	.word	0x08004b20
 8003a08:	08004b28 	.word	0x08004b28

08003a0c <std>:
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	b510      	push	{r4, lr}
 8003a10:	4604      	mov	r4, r0
 8003a12:	e9c0 3300 	strd	r3, r3, [r0]
 8003a16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a1a:	6083      	str	r3, [r0, #8]
 8003a1c:	8181      	strh	r1, [r0, #12]
 8003a1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a20:	81c2      	strh	r2, [r0, #14]
 8003a22:	6183      	str	r3, [r0, #24]
 8003a24:	4619      	mov	r1, r3
 8003a26:	2208      	movs	r2, #8
 8003a28:	305c      	adds	r0, #92	@ 0x5c
 8003a2a:	f000 faad 	bl	8003f88 <memset>
 8003a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a64 <std+0x58>)
 8003a30:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a32:	4b0d      	ldr	r3, [pc, #52]	@ (8003a68 <std+0x5c>)
 8003a34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a36:	4b0d      	ldr	r3, [pc, #52]	@ (8003a6c <std+0x60>)
 8003a38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a70 <std+0x64>)
 8003a3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a74 <std+0x68>)
 8003a40:	6224      	str	r4, [r4, #32]
 8003a42:	429c      	cmp	r4, r3
 8003a44:	d006      	beq.n	8003a54 <std+0x48>
 8003a46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003a4a:	4294      	cmp	r4, r2
 8003a4c:	d002      	beq.n	8003a54 <std+0x48>
 8003a4e:	33d0      	adds	r3, #208	@ 0xd0
 8003a50:	429c      	cmp	r4, r3
 8003a52:	d105      	bne.n	8003a60 <std+0x54>
 8003a54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a5c:	f000 bb0c 	b.w	8004078 <__retarget_lock_init_recursive>
 8003a60:	bd10      	pop	{r4, pc}
 8003a62:	bf00      	nop
 8003a64:	08003dd9 	.word	0x08003dd9
 8003a68:	08003dfb 	.word	0x08003dfb
 8003a6c:	08003e33 	.word	0x08003e33
 8003a70:	08003e57 	.word	0x08003e57
 8003a74:	20000178 	.word	0x20000178

08003a78 <stdio_exit_handler>:
 8003a78:	4a02      	ldr	r2, [pc, #8]	@ (8003a84 <stdio_exit_handler+0xc>)
 8003a7a:	4903      	ldr	r1, [pc, #12]	@ (8003a88 <stdio_exit_handler+0x10>)
 8003a7c:	4803      	ldr	r0, [pc, #12]	@ (8003a8c <stdio_exit_handler+0x14>)
 8003a7e:	f000 b869 	b.w	8003b54 <_fwalk_sglue>
 8003a82:	bf00      	nop
 8003a84:	2000000c 	.word	0x2000000c
 8003a88:	08004925 	.word	0x08004925
 8003a8c:	2000001c 	.word	0x2000001c

08003a90 <cleanup_stdio>:
 8003a90:	6841      	ldr	r1, [r0, #4]
 8003a92:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac4 <cleanup_stdio+0x34>)
 8003a94:	4299      	cmp	r1, r3
 8003a96:	b510      	push	{r4, lr}
 8003a98:	4604      	mov	r4, r0
 8003a9a:	d001      	beq.n	8003aa0 <cleanup_stdio+0x10>
 8003a9c:	f000 ff42 	bl	8004924 <_fflush_r>
 8003aa0:	68a1      	ldr	r1, [r4, #8]
 8003aa2:	4b09      	ldr	r3, [pc, #36]	@ (8003ac8 <cleanup_stdio+0x38>)
 8003aa4:	4299      	cmp	r1, r3
 8003aa6:	d002      	beq.n	8003aae <cleanup_stdio+0x1e>
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	f000 ff3b 	bl	8004924 <_fflush_r>
 8003aae:	68e1      	ldr	r1, [r4, #12]
 8003ab0:	4b06      	ldr	r3, [pc, #24]	@ (8003acc <cleanup_stdio+0x3c>)
 8003ab2:	4299      	cmp	r1, r3
 8003ab4:	d004      	beq.n	8003ac0 <cleanup_stdio+0x30>
 8003ab6:	4620      	mov	r0, r4
 8003ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003abc:	f000 bf32 	b.w	8004924 <_fflush_r>
 8003ac0:	bd10      	pop	{r4, pc}
 8003ac2:	bf00      	nop
 8003ac4:	20000178 	.word	0x20000178
 8003ac8:	200001e0 	.word	0x200001e0
 8003acc:	20000248 	.word	0x20000248

08003ad0 <global_stdio_init.part.0>:
 8003ad0:	b510      	push	{r4, lr}
 8003ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8003b00 <global_stdio_init.part.0+0x30>)
 8003ad4:	4c0b      	ldr	r4, [pc, #44]	@ (8003b04 <global_stdio_init.part.0+0x34>)
 8003ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8003b08 <global_stdio_init.part.0+0x38>)
 8003ad8:	601a      	str	r2, [r3, #0]
 8003ada:	4620      	mov	r0, r4
 8003adc:	2200      	movs	r2, #0
 8003ade:	2104      	movs	r1, #4
 8003ae0:	f7ff ff94 	bl	8003a0c <std>
 8003ae4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003ae8:	2201      	movs	r2, #1
 8003aea:	2109      	movs	r1, #9
 8003aec:	f7ff ff8e 	bl	8003a0c <std>
 8003af0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003af4:	2202      	movs	r2, #2
 8003af6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003afa:	2112      	movs	r1, #18
 8003afc:	f7ff bf86 	b.w	8003a0c <std>
 8003b00:	200002b0 	.word	0x200002b0
 8003b04:	20000178 	.word	0x20000178
 8003b08:	08003a79 	.word	0x08003a79

08003b0c <__sfp_lock_acquire>:
 8003b0c:	4801      	ldr	r0, [pc, #4]	@ (8003b14 <__sfp_lock_acquire+0x8>)
 8003b0e:	f000 bab4 	b.w	800407a <__retarget_lock_acquire_recursive>
 8003b12:	bf00      	nop
 8003b14:	200002b9 	.word	0x200002b9

08003b18 <__sfp_lock_release>:
 8003b18:	4801      	ldr	r0, [pc, #4]	@ (8003b20 <__sfp_lock_release+0x8>)
 8003b1a:	f000 baaf 	b.w	800407c <__retarget_lock_release_recursive>
 8003b1e:	bf00      	nop
 8003b20:	200002b9 	.word	0x200002b9

08003b24 <__sinit>:
 8003b24:	b510      	push	{r4, lr}
 8003b26:	4604      	mov	r4, r0
 8003b28:	f7ff fff0 	bl	8003b0c <__sfp_lock_acquire>
 8003b2c:	6a23      	ldr	r3, [r4, #32]
 8003b2e:	b11b      	cbz	r3, 8003b38 <__sinit+0x14>
 8003b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b34:	f7ff bff0 	b.w	8003b18 <__sfp_lock_release>
 8003b38:	4b04      	ldr	r3, [pc, #16]	@ (8003b4c <__sinit+0x28>)
 8003b3a:	6223      	str	r3, [r4, #32]
 8003b3c:	4b04      	ldr	r3, [pc, #16]	@ (8003b50 <__sinit+0x2c>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1f5      	bne.n	8003b30 <__sinit+0xc>
 8003b44:	f7ff ffc4 	bl	8003ad0 <global_stdio_init.part.0>
 8003b48:	e7f2      	b.n	8003b30 <__sinit+0xc>
 8003b4a:	bf00      	nop
 8003b4c:	08003a91 	.word	0x08003a91
 8003b50:	200002b0 	.word	0x200002b0

08003b54 <_fwalk_sglue>:
 8003b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b58:	4607      	mov	r7, r0
 8003b5a:	4688      	mov	r8, r1
 8003b5c:	4614      	mov	r4, r2
 8003b5e:	2600      	movs	r6, #0
 8003b60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b64:	f1b9 0901 	subs.w	r9, r9, #1
 8003b68:	d505      	bpl.n	8003b76 <_fwalk_sglue+0x22>
 8003b6a:	6824      	ldr	r4, [r4, #0]
 8003b6c:	2c00      	cmp	r4, #0
 8003b6e:	d1f7      	bne.n	8003b60 <_fwalk_sglue+0xc>
 8003b70:	4630      	mov	r0, r6
 8003b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b76:	89ab      	ldrh	r3, [r5, #12]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d907      	bls.n	8003b8c <_fwalk_sglue+0x38>
 8003b7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b80:	3301      	adds	r3, #1
 8003b82:	d003      	beq.n	8003b8c <_fwalk_sglue+0x38>
 8003b84:	4629      	mov	r1, r5
 8003b86:	4638      	mov	r0, r7
 8003b88:	47c0      	blx	r8
 8003b8a:	4306      	orrs	r6, r0
 8003b8c:	3568      	adds	r5, #104	@ 0x68
 8003b8e:	e7e9      	b.n	8003b64 <_fwalk_sglue+0x10>

08003b90 <iprintf>:
 8003b90:	b40f      	push	{r0, r1, r2, r3}
 8003b92:	b507      	push	{r0, r1, r2, lr}
 8003b94:	4906      	ldr	r1, [pc, #24]	@ (8003bb0 <iprintf+0x20>)
 8003b96:	ab04      	add	r3, sp, #16
 8003b98:	6808      	ldr	r0, [r1, #0]
 8003b9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b9e:	6881      	ldr	r1, [r0, #8]
 8003ba0:	9301      	str	r3, [sp, #4]
 8003ba2:	f000 fb97 	bl	80042d4 <_vfiprintf_r>
 8003ba6:	b003      	add	sp, #12
 8003ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003bac:	b004      	add	sp, #16
 8003bae:	4770      	bx	lr
 8003bb0:	20000018 	.word	0x20000018

08003bb4 <_puts_r>:
 8003bb4:	6a03      	ldr	r3, [r0, #32]
 8003bb6:	b570      	push	{r4, r5, r6, lr}
 8003bb8:	6884      	ldr	r4, [r0, #8]
 8003bba:	4605      	mov	r5, r0
 8003bbc:	460e      	mov	r6, r1
 8003bbe:	b90b      	cbnz	r3, 8003bc4 <_puts_r+0x10>
 8003bc0:	f7ff ffb0 	bl	8003b24 <__sinit>
 8003bc4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bc6:	07db      	lsls	r3, r3, #31
 8003bc8:	d405      	bmi.n	8003bd6 <_puts_r+0x22>
 8003bca:	89a3      	ldrh	r3, [r4, #12]
 8003bcc:	0598      	lsls	r0, r3, #22
 8003bce:	d402      	bmi.n	8003bd6 <_puts_r+0x22>
 8003bd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bd2:	f000 fa52 	bl	800407a <__retarget_lock_acquire_recursive>
 8003bd6:	89a3      	ldrh	r3, [r4, #12]
 8003bd8:	0719      	lsls	r1, r3, #28
 8003bda:	d502      	bpl.n	8003be2 <_puts_r+0x2e>
 8003bdc:	6923      	ldr	r3, [r4, #16]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d135      	bne.n	8003c4e <_puts_r+0x9a>
 8003be2:	4621      	mov	r1, r4
 8003be4:	4628      	mov	r0, r5
 8003be6:	f000 f979 	bl	8003edc <__swsetup_r>
 8003bea:	b380      	cbz	r0, 8003c4e <_puts_r+0x9a>
 8003bec:	f04f 35ff 	mov.w	r5, #4294967295
 8003bf0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bf2:	07da      	lsls	r2, r3, #31
 8003bf4:	d405      	bmi.n	8003c02 <_puts_r+0x4e>
 8003bf6:	89a3      	ldrh	r3, [r4, #12]
 8003bf8:	059b      	lsls	r3, r3, #22
 8003bfa:	d402      	bmi.n	8003c02 <_puts_r+0x4e>
 8003bfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bfe:	f000 fa3d 	bl	800407c <__retarget_lock_release_recursive>
 8003c02:	4628      	mov	r0, r5
 8003c04:	bd70      	pop	{r4, r5, r6, pc}
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	da04      	bge.n	8003c14 <_puts_r+0x60>
 8003c0a:	69a2      	ldr	r2, [r4, #24]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	dc17      	bgt.n	8003c40 <_puts_r+0x8c>
 8003c10:	290a      	cmp	r1, #10
 8003c12:	d015      	beq.n	8003c40 <_puts_r+0x8c>
 8003c14:	6823      	ldr	r3, [r4, #0]
 8003c16:	1c5a      	adds	r2, r3, #1
 8003c18:	6022      	str	r2, [r4, #0]
 8003c1a:	7019      	strb	r1, [r3, #0]
 8003c1c:	68a3      	ldr	r3, [r4, #8]
 8003c1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003c22:	3b01      	subs	r3, #1
 8003c24:	60a3      	str	r3, [r4, #8]
 8003c26:	2900      	cmp	r1, #0
 8003c28:	d1ed      	bne.n	8003c06 <_puts_r+0x52>
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	da11      	bge.n	8003c52 <_puts_r+0x9e>
 8003c2e:	4622      	mov	r2, r4
 8003c30:	210a      	movs	r1, #10
 8003c32:	4628      	mov	r0, r5
 8003c34:	f000 f913 	bl	8003e5e <__swbuf_r>
 8003c38:	3001      	adds	r0, #1
 8003c3a:	d0d7      	beq.n	8003bec <_puts_r+0x38>
 8003c3c:	250a      	movs	r5, #10
 8003c3e:	e7d7      	b.n	8003bf0 <_puts_r+0x3c>
 8003c40:	4622      	mov	r2, r4
 8003c42:	4628      	mov	r0, r5
 8003c44:	f000 f90b 	bl	8003e5e <__swbuf_r>
 8003c48:	3001      	adds	r0, #1
 8003c4a:	d1e7      	bne.n	8003c1c <_puts_r+0x68>
 8003c4c:	e7ce      	b.n	8003bec <_puts_r+0x38>
 8003c4e:	3e01      	subs	r6, #1
 8003c50:	e7e4      	b.n	8003c1c <_puts_r+0x68>
 8003c52:	6823      	ldr	r3, [r4, #0]
 8003c54:	1c5a      	adds	r2, r3, #1
 8003c56:	6022      	str	r2, [r4, #0]
 8003c58:	220a      	movs	r2, #10
 8003c5a:	701a      	strb	r2, [r3, #0]
 8003c5c:	e7ee      	b.n	8003c3c <_puts_r+0x88>
	...

08003c60 <puts>:
 8003c60:	4b02      	ldr	r3, [pc, #8]	@ (8003c6c <puts+0xc>)
 8003c62:	4601      	mov	r1, r0
 8003c64:	6818      	ldr	r0, [r3, #0]
 8003c66:	f7ff bfa5 	b.w	8003bb4 <_puts_r>
 8003c6a:	bf00      	nop
 8003c6c:	20000018 	.word	0x20000018

08003c70 <setvbuf>:
 8003c70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003c74:	461d      	mov	r5, r3
 8003c76:	4b57      	ldr	r3, [pc, #348]	@ (8003dd4 <setvbuf+0x164>)
 8003c78:	681f      	ldr	r7, [r3, #0]
 8003c7a:	4604      	mov	r4, r0
 8003c7c:	460e      	mov	r6, r1
 8003c7e:	4690      	mov	r8, r2
 8003c80:	b127      	cbz	r7, 8003c8c <setvbuf+0x1c>
 8003c82:	6a3b      	ldr	r3, [r7, #32]
 8003c84:	b913      	cbnz	r3, 8003c8c <setvbuf+0x1c>
 8003c86:	4638      	mov	r0, r7
 8003c88:	f7ff ff4c 	bl	8003b24 <__sinit>
 8003c8c:	f1b8 0f02 	cmp.w	r8, #2
 8003c90:	d006      	beq.n	8003ca0 <setvbuf+0x30>
 8003c92:	f1b8 0f01 	cmp.w	r8, #1
 8003c96:	f200 809a 	bhi.w	8003dce <setvbuf+0x15e>
 8003c9a:	2d00      	cmp	r5, #0
 8003c9c:	f2c0 8097 	blt.w	8003dce <setvbuf+0x15e>
 8003ca0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ca2:	07d9      	lsls	r1, r3, #31
 8003ca4:	d405      	bmi.n	8003cb2 <setvbuf+0x42>
 8003ca6:	89a3      	ldrh	r3, [r4, #12]
 8003ca8:	059a      	lsls	r2, r3, #22
 8003caa:	d402      	bmi.n	8003cb2 <setvbuf+0x42>
 8003cac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cae:	f000 f9e4 	bl	800407a <__retarget_lock_acquire_recursive>
 8003cb2:	4621      	mov	r1, r4
 8003cb4:	4638      	mov	r0, r7
 8003cb6:	f000 fe35 	bl	8004924 <_fflush_r>
 8003cba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cbc:	b141      	cbz	r1, 8003cd0 <setvbuf+0x60>
 8003cbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003cc2:	4299      	cmp	r1, r3
 8003cc4:	d002      	beq.n	8003ccc <setvbuf+0x5c>
 8003cc6:	4638      	mov	r0, r7
 8003cc8:	f000 f9da 	bl	8004080 <_free_r>
 8003ccc:	2300      	movs	r3, #0
 8003cce:	6363      	str	r3, [r4, #52]	@ 0x34
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	61a3      	str	r3, [r4, #24]
 8003cd4:	6063      	str	r3, [r4, #4]
 8003cd6:	89a3      	ldrh	r3, [r4, #12]
 8003cd8:	061b      	lsls	r3, r3, #24
 8003cda:	d503      	bpl.n	8003ce4 <setvbuf+0x74>
 8003cdc:	6921      	ldr	r1, [r4, #16]
 8003cde:	4638      	mov	r0, r7
 8003ce0:	f000 f9ce 	bl	8004080 <_free_r>
 8003ce4:	89a3      	ldrh	r3, [r4, #12]
 8003ce6:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8003cea:	f023 0303 	bic.w	r3, r3, #3
 8003cee:	f1b8 0f02 	cmp.w	r8, #2
 8003cf2:	81a3      	strh	r3, [r4, #12]
 8003cf4:	d061      	beq.n	8003dba <setvbuf+0x14a>
 8003cf6:	ab01      	add	r3, sp, #4
 8003cf8:	466a      	mov	r2, sp
 8003cfa:	4621      	mov	r1, r4
 8003cfc:	4638      	mov	r0, r7
 8003cfe:	f000 fe39 	bl	8004974 <__swhatbuf_r>
 8003d02:	89a3      	ldrh	r3, [r4, #12]
 8003d04:	4318      	orrs	r0, r3
 8003d06:	81a0      	strh	r0, [r4, #12]
 8003d08:	bb2d      	cbnz	r5, 8003d56 <setvbuf+0xe6>
 8003d0a:	9d00      	ldr	r5, [sp, #0]
 8003d0c:	4628      	mov	r0, r5
 8003d0e:	f000 fa01 	bl	8004114 <malloc>
 8003d12:	4606      	mov	r6, r0
 8003d14:	2800      	cmp	r0, #0
 8003d16:	d152      	bne.n	8003dbe <setvbuf+0x14e>
 8003d18:	f8dd 9000 	ldr.w	r9, [sp]
 8003d1c:	45a9      	cmp	r9, r5
 8003d1e:	d140      	bne.n	8003da2 <setvbuf+0x132>
 8003d20:	f04f 35ff 	mov.w	r5, #4294967295
 8003d24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d28:	f043 0202 	orr.w	r2, r3, #2
 8003d2c:	81a2      	strh	r2, [r4, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	60a2      	str	r2, [r4, #8]
 8003d32:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8003d36:	6022      	str	r2, [r4, #0]
 8003d38:	6122      	str	r2, [r4, #16]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	6162      	str	r2, [r4, #20]
 8003d3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d40:	07d6      	lsls	r6, r2, #31
 8003d42:	d404      	bmi.n	8003d4e <setvbuf+0xde>
 8003d44:	0598      	lsls	r0, r3, #22
 8003d46:	d402      	bmi.n	8003d4e <setvbuf+0xde>
 8003d48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d4a:	f000 f997 	bl	800407c <__retarget_lock_release_recursive>
 8003d4e:	4628      	mov	r0, r5
 8003d50:	b003      	add	sp, #12
 8003d52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d56:	2e00      	cmp	r6, #0
 8003d58:	d0d8      	beq.n	8003d0c <setvbuf+0x9c>
 8003d5a:	6a3b      	ldr	r3, [r7, #32]
 8003d5c:	b913      	cbnz	r3, 8003d64 <setvbuf+0xf4>
 8003d5e:	4638      	mov	r0, r7
 8003d60:	f7ff fee0 	bl	8003b24 <__sinit>
 8003d64:	f1b8 0f01 	cmp.w	r8, #1
 8003d68:	bf08      	it	eq
 8003d6a:	89a3      	ldrheq	r3, [r4, #12]
 8003d6c:	6026      	str	r6, [r4, #0]
 8003d6e:	bf04      	itt	eq
 8003d70:	f043 0301 	orreq.w	r3, r3, #1
 8003d74:	81a3      	strheq	r3, [r4, #12]
 8003d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d7a:	f013 0208 	ands.w	r2, r3, #8
 8003d7e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003d82:	d01e      	beq.n	8003dc2 <setvbuf+0x152>
 8003d84:	07d9      	lsls	r1, r3, #31
 8003d86:	bf41      	itttt	mi
 8003d88:	2200      	movmi	r2, #0
 8003d8a:	426d      	negmi	r5, r5
 8003d8c:	60a2      	strmi	r2, [r4, #8]
 8003d8e:	61a5      	strmi	r5, [r4, #24]
 8003d90:	bf58      	it	pl
 8003d92:	60a5      	strpl	r5, [r4, #8]
 8003d94:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d96:	07d2      	lsls	r2, r2, #31
 8003d98:	d401      	bmi.n	8003d9e <setvbuf+0x12e>
 8003d9a:	059b      	lsls	r3, r3, #22
 8003d9c:	d513      	bpl.n	8003dc6 <setvbuf+0x156>
 8003d9e:	2500      	movs	r5, #0
 8003da0:	e7d5      	b.n	8003d4e <setvbuf+0xde>
 8003da2:	4648      	mov	r0, r9
 8003da4:	f000 f9b6 	bl	8004114 <malloc>
 8003da8:	4606      	mov	r6, r0
 8003daa:	2800      	cmp	r0, #0
 8003dac:	d0b8      	beq.n	8003d20 <setvbuf+0xb0>
 8003dae:	89a3      	ldrh	r3, [r4, #12]
 8003db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003db4:	81a3      	strh	r3, [r4, #12]
 8003db6:	464d      	mov	r5, r9
 8003db8:	e7cf      	b.n	8003d5a <setvbuf+0xea>
 8003dba:	2500      	movs	r5, #0
 8003dbc:	e7b2      	b.n	8003d24 <setvbuf+0xb4>
 8003dbe:	46a9      	mov	r9, r5
 8003dc0:	e7f5      	b.n	8003dae <setvbuf+0x13e>
 8003dc2:	60a2      	str	r2, [r4, #8]
 8003dc4:	e7e6      	b.n	8003d94 <setvbuf+0x124>
 8003dc6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003dc8:	f000 f958 	bl	800407c <__retarget_lock_release_recursive>
 8003dcc:	e7e7      	b.n	8003d9e <setvbuf+0x12e>
 8003dce:	f04f 35ff 	mov.w	r5, #4294967295
 8003dd2:	e7bc      	b.n	8003d4e <setvbuf+0xde>
 8003dd4:	20000018 	.word	0x20000018

08003dd8 <__sread>:
 8003dd8:	b510      	push	{r4, lr}
 8003dda:	460c      	mov	r4, r1
 8003ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003de0:	f000 f8fc 	bl	8003fdc <_read_r>
 8003de4:	2800      	cmp	r0, #0
 8003de6:	bfab      	itete	ge
 8003de8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003dea:	89a3      	ldrhlt	r3, [r4, #12]
 8003dec:	181b      	addge	r3, r3, r0
 8003dee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003df2:	bfac      	ite	ge
 8003df4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003df6:	81a3      	strhlt	r3, [r4, #12]
 8003df8:	bd10      	pop	{r4, pc}

08003dfa <__swrite>:
 8003dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dfe:	461f      	mov	r7, r3
 8003e00:	898b      	ldrh	r3, [r1, #12]
 8003e02:	05db      	lsls	r3, r3, #23
 8003e04:	4605      	mov	r5, r0
 8003e06:	460c      	mov	r4, r1
 8003e08:	4616      	mov	r6, r2
 8003e0a:	d505      	bpl.n	8003e18 <__swrite+0x1e>
 8003e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e10:	2302      	movs	r3, #2
 8003e12:	2200      	movs	r2, #0
 8003e14:	f000 f8d0 	bl	8003fb8 <_lseek_r>
 8003e18:	89a3      	ldrh	r3, [r4, #12]
 8003e1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e22:	81a3      	strh	r3, [r4, #12]
 8003e24:	4632      	mov	r2, r6
 8003e26:	463b      	mov	r3, r7
 8003e28:	4628      	mov	r0, r5
 8003e2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e2e:	f000 b8e7 	b.w	8004000 <_write_r>

08003e32 <__sseek>:
 8003e32:	b510      	push	{r4, lr}
 8003e34:	460c      	mov	r4, r1
 8003e36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e3a:	f000 f8bd 	bl	8003fb8 <_lseek_r>
 8003e3e:	1c43      	adds	r3, r0, #1
 8003e40:	89a3      	ldrh	r3, [r4, #12]
 8003e42:	bf15      	itete	ne
 8003e44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003e46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003e4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003e4e:	81a3      	strheq	r3, [r4, #12]
 8003e50:	bf18      	it	ne
 8003e52:	81a3      	strhne	r3, [r4, #12]
 8003e54:	bd10      	pop	{r4, pc}

08003e56 <__sclose>:
 8003e56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e5a:	f000 b89d 	b.w	8003f98 <_close_r>

08003e5e <__swbuf_r>:
 8003e5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e60:	460e      	mov	r6, r1
 8003e62:	4614      	mov	r4, r2
 8003e64:	4605      	mov	r5, r0
 8003e66:	b118      	cbz	r0, 8003e70 <__swbuf_r+0x12>
 8003e68:	6a03      	ldr	r3, [r0, #32]
 8003e6a:	b90b      	cbnz	r3, 8003e70 <__swbuf_r+0x12>
 8003e6c:	f7ff fe5a 	bl	8003b24 <__sinit>
 8003e70:	69a3      	ldr	r3, [r4, #24]
 8003e72:	60a3      	str	r3, [r4, #8]
 8003e74:	89a3      	ldrh	r3, [r4, #12]
 8003e76:	071a      	lsls	r2, r3, #28
 8003e78:	d501      	bpl.n	8003e7e <__swbuf_r+0x20>
 8003e7a:	6923      	ldr	r3, [r4, #16]
 8003e7c:	b943      	cbnz	r3, 8003e90 <__swbuf_r+0x32>
 8003e7e:	4621      	mov	r1, r4
 8003e80:	4628      	mov	r0, r5
 8003e82:	f000 f82b 	bl	8003edc <__swsetup_r>
 8003e86:	b118      	cbz	r0, 8003e90 <__swbuf_r+0x32>
 8003e88:	f04f 37ff 	mov.w	r7, #4294967295
 8003e8c:	4638      	mov	r0, r7
 8003e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e90:	6823      	ldr	r3, [r4, #0]
 8003e92:	6922      	ldr	r2, [r4, #16]
 8003e94:	1a98      	subs	r0, r3, r2
 8003e96:	6963      	ldr	r3, [r4, #20]
 8003e98:	b2f6      	uxtb	r6, r6
 8003e9a:	4283      	cmp	r3, r0
 8003e9c:	4637      	mov	r7, r6
 8003e9e:	dc05      	bgt.n	8003eac <__swbuf_r+0x4e>
 8003ea0:	4621      	mov	r1, r4
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	f000 fd3e 	bl	8004924 <_fflush_r>
 8003ea8:	2800      	cmp	r0, #0
 8003eaa:	d1ed      	bne.n	8003e88 <__swbuf_r+0x2a>
 8003eac:	68a3      	ldr	r3, [r4, #8]
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	60a3      	str	r3, [r4, #8]
 8003eb2:	6823      	ldr	r3, [r4, #0]
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	6022      	str	r2, [r4, #0]
 8003eb8:	701e      	strb	r6, [r3, #0]
 8003eba:	6962      	ldr	r2, [r4, #20]
 8003ebc:	1c43      	adds	r3, r0, #1
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d004      	beq.n	8003ecc <__swbuf_r+0x6e>
 8003ec2:	89a3      	ldrh	r3, [r4, #12]
 8003ec4:	07db      	lsls	r3, r3, #31
 8003ec6:	d5e1      	bpl.n	8003e8c <__swbuf_r+0x2e>
 8003ec8:	2e0a      	cmp	r6, #10
 8003eca:	d1df      	bne.n	8003e8c <__swbuf_r+0x2e>
 8003ecc:	4621      	mov	r1, r4
 8003ece:	4628      	mov	r0, r5
 8003ed0:	f000 fd28 	bl	8004924 <_fflush_r>
 8003ed4:	2800      	cmp	r0, #0
 8003ed6:	d0d9      	beq.n	8003e8c <__swbuf_r+0x2e>
 8003ed8:	e7d6      	b.n	8003e88 <__swbuf_r+0x2a>
	...

08003edc <__swsetup_r>:
 8003edc:	b538      	push	{r3, r4, r5, lr}
 8003ede:	4b29      	ldr	r3, [pc, #164]	@ (8003f84 <__swsetup_r+0xa8>)
 8003ee0:	4605      	mov	r5, r0
 8003ee2:	6818      	ldr	r0, [r3, #0]
 8003ee4:	460c      	mov	r4, r1
 8003ee6:	b118      	cbz	r0, 8003ef0 <__swsetup_r+0x14>
 8003ee8:	6a03      	ldr	r3, [r0, #32]
 8003eea:	b90b      	cbnz	r3, 8003ef0 <__swsetup_r+0x14>
 8003eec:	f7ff fe1a 	bl	8003b24 <__sinit>
 8003ef0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ef4:	0719      	lsls	r1, r3, #28
 8003ef6:	d422      	bmi.n	8003f3e <__swsetup_r+0x62>
 8003ef8:	06da      	lsls	r2, r3, #27
 8003efa:	d407      	bmi.n	8003f0c <__swsetup_r+0x30>
 8003efc:	2209      	movs	r2, #9
 8003efe:	602a      	str	r2, [r5, #0]
 8003f00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f04:	81a3      	strh	r3, [r4, #12]
 8003f06:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0a:	e033      	b.n	8003f74 <__swsetup_r+0x98>
 8003f0c:	0758      	lsls	r0, r3, #29
 8003f0e:	d512      	bpl.n	8003f36 <__swsetup_r+0x5a>
 8003f10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f12:	b141      	cbz	r1, 8003f26 <__swsetup_r+0x4a>
 8003f14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f18:	4299      	cmp	r1, r3
 8003f1a:	d002      	beq.n	8003f22 <__swsetup_r+0x46>
 8003f1c:	4628      	mov	r0, r5
 8003f1e:	f000 f8af 	bl	8004080 <_free_r>
 8003f22:	2300      	movs	r3, #0
 8003f24:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f26:	89a3      	ldrh	r3, [r4, #12]
 8003f28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003f2c:	81a3      	strh	r3, [r4, #12]
 8003f2e:	2300      	movs	r3, #0
 8003f30:	6063      	str	r3, [r4, #4]
 8003f32:	6923      	ldr	r3, [r4, #16]
 8003f34:	6023      	str	r3, [r4, #0]
 8003f36:	89a3      	ldrh	r3, [r4, #12]
 8003f38:	f043 0308 	orr.w	r3, r3, #8
 8003f3c:	81a3      	strh	r3, [r4, #12]
 8003f3e:	6923      	ldr	r3, [r4, #16]
 8003f40:	b94b      	cbnz	r3, 8003f56 <__swsetup_r+0x7a>
 8003f42:	89a3      	ldrh	r3, [r4, #12]
 8003f44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003f48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f4c:	d003      	beq.n	8003f56 <__swsetup_r+0x7a>
 8003f4e:	4621      	mov	r1, r4
 8003f50:	4628      	mov	r0, r5
 8003f52:	f000 fd35 	bl	80049c0 <__smakebuf_r>
 8003f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f5a:	f013 0201 	ands.w	r2, r3, #1
 8003f5e:	d00a      	beq.n	8003f76 <__swsetup_r+0x9a>
 8003f60:	2200      	movs	r2, #0
 8003f62:	60a2      	str	r2, [r4, #8]
 8003f64:	6962      	ldr	r2, [r4, #20]
 8003f66:	4252      	negs	r2, r2
 8003f68:	61a2      	str	r2, [r4, #24]
 8003f6a:	6922      	ldr	r2, [r4, #16]
 8003f6c:	b942      	cbnz	r2, 8003f80 <__swsetup_r+0xa4>
 8003f6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003f72:	d1c5      	bne.n	8003f00 <__swsetup_r+0x24>
 8003f74:	bd38      	pop	{r3, r4, r5, pc}
 8003f76:	0799      	lsls	r1, r3, #30
 8003f78:	bf58      	it	pl
 8003f7a:	6962      	ldrpl	r2, [r4, #20]
 8003f7c:	60a2      	str	r2, [r4, #8]
 8003f7e:	e7f4      	b.n	8003f6a <__swsetup_r+0x8e>
 8003f80:	2000      	movs	r0, #0
 8003f82:	e7f7      	b.n	8003f74 <__swsetup_r+0x98>
 8003f84:	20000018 	.word	0x20000018

08003f88 <memset>:
 8003f88:	4402      	add	r2, r0
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d100      	bne.n	8003f92 <memset+0xa>
 8003f90:	4770      	bx	lr
 8003f92:	f803 1b01 	strb.w	r1, [r3], #1
 8003f96:	e7f9      	b.n	8003f8c <memset+0x4>

08003f98 <_close_r>:
 8003f98:	b538      	push	{r3, r4, r5, lr}
 8003f9a:	4d06      	ldr	r5, [pc, #24]	@ (8003fb4 <_close_r+0x1c>)
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	4604      	mov	r4, r0
 8003fa0:	4608      	mov	r0, r1
 8003fa2:	602b      	str	r3, [r5, #0]
 8003fa4:	f7fc fe3a 	bl	8000c1c <_close>
 8003fa8:	1c43      	adds	r3, r0, #1
 8003faa:	d102      	bne.n	8003fb2 <_close_r+0x1a>
 8003fac:	682b      	ldr	r3, [r5, #0]
 8003fae:	b103      	cbz	r3, 8003fb2 <_close_r+0x1a>
 8003fb0:	6023      	str	r3, [r4, #0]
 8003fb2:	bd38      	pop	{r3, r4, r5, pc}
 8003fb4:	200002b4 	.word	0x200002b4

08003fb8 <_lseek_r>:
 8003fb8:	b538      	push	{r3, r4, r5, lr}
 8003fba:	4d07      	ldr	r5, [pc, #28]	@ (8003fd8 <_lseek_r+0x20>)
 8003fbc:	4604      	mov	r4, r0
 8003fbe:	4608      	mov	r0, r1
 8003fc0:	4611      	mov	r1, r2
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	602a      	str	r2, [r5, #0]
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	f7fc fe4f 	bl	8000c6a <_lseek>
 8003fcc:	1c43      	adds	r3, r0, #1
 8003fce:	d102      	bne.n	8003fd6 <_lseek_r+0x1e>
 8003fd0:	682b      	ldr	r3, [r5, #0]
 8003fd2:	b103      	cbz	r3, 8003fd6 <_lseek_r+0x1e>
 8003fd4:	6023      	str	r3, [r4, #0]
 8003fd6:	bd38      	pop	{r3, r4, r5, pc}
 8003fd8:	200002b4 	.word	0x200002b4

08003fdc <_read_r>:
 8003fdc:	b538      	push	{r3, r4, r5, lr}
 8003fde:	4d07      	ldr	r5, [pc, #28]	@ (8003ffc <_read_r+0x20>)
 8003fe0:	4604      	mov	r4, r0
 8003fe2:	4608      	mov	r0, r1
 8003fe4:	4611      	mov	r1, r2
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	602a      	str	r2, [r5, #0]
 8003fea:	461a      	mov	r2, r3
 8003fec:	f7fc fdf9 	bl	8000be2 <_read>
 8003ff0:	1c43      	adds	r3, r0, #1
 8003ff2:	d102      	bne.n	8003ffa <_read_r+0x1e>
 8003ff4:	682b      	ldr	r3, [r5, #0]
 8003ff6:	b103      	cbz	r3, 8003ffa <_read_r+0x1e>
 8003ff8:	6023      	str	r3, [r4, #0]
 8003ffa:	bd38      	pop	{r3, r4, r5, pc}
 8003ffc:	200002b4 	.word	0x200002b4

08004000 <_write_r>:
 8004000:	b538      	push	{r3, r4, r5, lr}
 8004002:	4d07      	ldr	r5, [pc, #28]	@ (8004020 <_write_r+0x20>)
 8004004:	4604      	mov	r4, r0
 8004006:	4608      	mov	r0, r1
 8004008:	4611      	mov	r1, r2
 800400a:	2200      	movs	r2, #0
 800400c:	602a      	str	r2, [r5, #0]
 800400e:	461a      	mov	r2, r3
 8004010:	f7fc fcb0 	bl	8000974 <_write>
 8004014:	1c43      	adds	r3, r0, #1
 8004016:	d102      	bne.n	800401e <_write_r+0x1e>
 8004018:	682b      	ldr	r3, [r5, #0]
 800401a:	b103      	cbz	r3, 800401e <_write_r+0x1e>
 800401c:	6023      	str	r3, [r4, #0]
 800401e:	bd38      	pop	{r3, r4, r5, pc}
 8004020:	200002b4 	.word	0x200002b4

08004024 <__errno>:
 8004024:	4b01      	ldr	r3, [pc, #4]	@ (800402c <__errno+0x8>)
 8004026:	6818      	ldr	r0, [r3, #0]
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	20000018 	.word	0x20000018

08004030 <__libc_init_array>:
 8004030:	b570      	push	{r4, r5, r6, lr}
 8004032:	4d0d      	ldr	r5, [pc, #52]	@ (8004068 <__libc_init_array+0x38>)
 8004034:	4c0d      	ldr	r4, [pc, #52]	@ (800406c <__libc_init_array+0x3c>)
 8004036:	1b64      	subs	r4, r4, r5
 8004038:	10a4      	asrs	r4, r4, #2
 800403a:	2600      	movs	r6, #0
 800403c:	42a6      	cmp	r6, r4
 800403e:	d109      	bne.n	8004054 <__libc_init_array+0x24>
 8004040:	4d0b      	ldr	r5, [pc, #44]	@ (8004070 <__libc_init_array+0x40>)
 8004042:	4c0c      	ldr	r4, [pc, #48]	@ (8004074 <__libc_init_array+0x44>)
 8004044:	f000 fd2a 	bl	8004a9c <_init>
 8004048:	1b64      	subs	r4, r4, r5
 800404a:	10a4      	asrs	r4, r4, #2
 800404c:	2600      	movs	r6, #0
 800404e:	42a6      	cmp	r6, r4
 8004050:	d105      	bne.n	800405e <__libc_init_array+0x2e>
 8004052:	bd70      	pop	{r4, r5, r6, pc}
 8004054:	f855 3b04 	ldr.w	r3, [r5], #4
 8004058:	4798      	blx	r3
 800405a:	3601      	adds	r6, #1
 800405c:	e7ee      	b.n	800403c <__libc_init_array+0xc>
 800405e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004062:	4798      	blx	r3
 8004064:	3601      	adds	r6, #1
 8004066:	e7f2      	b.n	800404e <__libc_init_array+0x1e>
 8004068:	08004b6c 	.word	0x08004b6c
 800406c:	08004b6c 	.word	0x08004b6c
 8004070:	08004b6c 	.word	0x08004b6c
 8004074:	08004b70 	.word	0x08004b70

08004078 <__retarget_lock_init_recursive>:
 8004078:	4770      	bx	lr

0800407a <__retarget_lock_acquire_recursive>:
 800407a:	4770      	bx	lr

0800407c <__retarget_lock_release_recursive>:
 800407c:	4770      	bx	lr
	...

08004080 <_free_r>:
 8004080:	b538      	push	{r3, r4, r5, lr}
 8004082:	4605      	mov	r5, r0
 8004084:	2900      	cmp	r1, #0
 8004086:	d041      	beq.n	800410c <_free_r+0x8c>
 8004088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800408c:	1f0c      	subs	r4, r1, #4
 800408e:	2b00      	cmp	r3, #0
 8004090:	bfb8      	it	lt
 8004092:	18e4      	addlt	r4, r4, r3
 8004094:	f000 f8e8 	bl	8004268 <__malloc_lock>
 8004098:	4a1d      	ldr	r2, [pc, #116]	@ (8004110 <_free_r+0x90>)
 800409a:	6813      	ldr	r3, [r2, #0]
 800409c:	b933      	cbnz	r3, 80040ac <_free_r+0x2c>
 800409e:	6063      	str	r3, [r4, #4]
 80040a0:	6014      	str	r4, [r2, #0]
 80040a2:	4628      	mov	r0, r5
 80040a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040a8:	f000 b8e4 	b.w	8004274 <__malloc_unlock>
 80040ac:	42a3      	cmp	r3, r4
 80040ae:	d908      	bls.n	80040c2 <_free_r+0x42>
 80040b0:	6820      	ldr	r0, [r4, #0]
 80040b2:	1821      	adds	r1, r4, r0
 80040b4:	428b      	cmp	r3, r1
 80040b6:	bf01      	itttt	eq
 80040b8:	6819      	ldreq	r1, [r3, #0]
 80040ba:	685b      	ldreq	r3, [r3, #4]
 80040bc:	1809      	addeq	r1, r1, r0
 80040be:	6021      	streq	r1, [r4, #0]
 80040c0:	e7ed      	b.n	800409e <_free_r+0x1e>
 80040c2:	461a      	mov	r2, r3
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	b10b      	cbz	r3, 80040cc <_free_r+0x4c>
 80040c8:	42a3      	cmp	r3, r4
 80040ca:	d9fa      	bls.n	80040c2 <_free_r+0x42>
 80040cc:	6811      	ldr	r1, [r2, #0]
 80040ce:	1850      	adds	r0, r2, r1
 80040d0:	42a0      	cmp	r0, r4
 80040d2:	d10b      	bne.n	80040ec <_free_r+0x6c>
 80040d4:	6820      	ldr	r0, [r4, #0]
 80040d6:	4401      	add	r1, r0
 80040d8:	1850      	adds	r0, r2, r1
 80040da:	4283      	cmp	r3, r0
 80040dc:	6011      	str	r1, [r2, #0]
 80040de:	d1e0      	bne.n	80040a2 <_free_r+0x22>
 80040e0:	6818      	ldr	r0, [r3, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	6053      	str	r3, [r2, #4]
 80040e6:	4408      	add	r0, r1
 80040e8:	6010      	str	r0, [r2, #0]
 80040ea:	e7da      	b.n	80040a2 <_free_r+0x22>
 80040ec:	d902      	bls.n	80040f4 <_free_r+0x74>
 80040ee:	230c      	movs	r3, #12
 80040f0:	602b      	str	r3, [r5, #0]
 80040f2:	e7d6      	b.n	80040a2 <_free_r+0x22>
 80040f4:	6820      	ldr	r0, [r4, #0]
 80040f6:	1821      	adds	r1, r4, r0
 80040f8:	428b      	cmp	r3, r1
 80040fa:	bf04      	itt	eq
 80040fc:	6819      	ldreq	r1, [r3, #0]
 80040fe:	685b      	ldreq	r3, [r3, #4]
 8004100:	6063      	str	r3, [r4, #4]
 8004102:	bf04      	itt	eq
 8004104:	1809      	addeq	r1, r1, r0
 8004106:	6021      	streq	r1, [r4, #0]
 8004108:	6054      	str	r4, [r2, #4]
 800410a:	e7ca      	b.n	80040a2 <_free_r+0x22>
 800410c:	bd38      	pop	{r3, r4, r5, pc}
 800410e:	bf00      	nop
 8004110:	200002c0 	.word	0x200002c0

08004114 <malloc>:
 8004114:	4b02      	ldr	r3, [pc, #8]	@ (8004120 <malloc+0xc>)
 8004116:	4601      	mov	r1, r0
 8004118:	6818      	ldr	r0, [r3, #0]
 800411a:	f000 b825 	b.w	8004168 <_malloc_r>
 800411e:	bf00      	nop
 8004120:	20000018 	.word	0x20000018

08004124 <sbrk_aligned>:
 8004124:	b570      	push	{r4, r5, r6, lr}
 8004126:	4e0f      	ldr	r6, [pc, #60]	@ (8004164 <sbrk_aligned+0x40>)
 8004128:	460c      	mov	r4, r1
 800412a:	6831      	ldr	r1, [r6, #0]
 800412c:	4605      	mov	r5, r0
 800412e:	b911      	cbnz	r1, 8004136 <sbrk_aligned+0x12>
 8004130:	f000 fca4 	bl	8004a7c <_sbrk_r>
 8004134:	6030      	str	r0, [r6, #0]
 8004136:	4621      	mov	r1, r4
 8004138:	4628      	mov	r0, r5
 800413a:	f000 fc9f 	bl	8004a7c <_sbrk_r>
 800413e:	1c43      	adds	r3, r0, #1
 8004140:	d103      	bne.n	800414a <sbrk_aligned+0x26>
 8004142:	f04f 34ff 	mov.w	r4, #4294967295
 8004146:	4620      	mov	r0, r4
 8004148:	bd70      	pop	{r4, r5, r6, pc}
 800414a:	1cc4      	adds	r4, r0, #3
 800414c:	f024 0403 	bic.w	r4, r4, #3
 8004150:	42a0      	cmp	r0, r4
 8004152:	d0f8      	beq.n	8004146 <sbrk_aligned+0x22>
 8004154:	1a21      	subs	r1, r4, r0
 8004156:	4628      	mov	r0, r5
 8004158:	f000 fc90 	bl	8004a7c <_sbrk_r>
 800415c:	3001      	adds	r0, #1
 800415e:	d1f2      	bne.n	8004146 <sbrk_aligned+0x22>
 8004160:	e7ef      	b.n	8004142 <sbrk_aligned+0x1e>
 8004162:	bf00      	nop
 8004164:	200002bc 	.word	0x200002bc

08004168 <_malloc_r>:
 8004168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800416c:	1ccd      	adds	r5, r1, #3
 800416e:	f025 0503 	bic.w	r5, r5, #3
 8004172:	3508      	adds	r5, #8
 8004174:	2d0c      	cmp	r5, #12
 8004176:	bf38      	it	cc
 8004178:	250c      	movcc	r5, #12
 800417a:	2d00      	cmp	r5, #0
 800417c:	4606      	mov	r6, r0
 800417e:	db01      	blt.n	8004184 <_malloc_r+0x1c>
 8004180:	42a9      	cmp	r1, r5
 8004182:	d904      	bls.n	800418e <_malloc_r+0x26>
 8004184:	230c      	movs	r3, #12
 8004186:	6033      	str	r3, [r6, #0]
 8004188:	2000      	movs	r0, #0
 800418a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800418e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004264 <_malloc_r+0xfc>
 8004192:	f000 f869 	bl	8004268 <__malloc_lock>
 8004196:	f8d8 3000 	ldr.w	r3, [r8]
 800419a:	461c      	mov	r4, r3
 800419c:	bb44      	cbnz	r4, 80041f0 <_malloc_r+0x88>
 800419e:	4629      	mov	r1, r5
 80041a0:	4630      	mov	r0, r6
 80041a2:	f7ff ffbf 	bl	8004124 <sbrk_aligned>
 80041a6:	1c43      	adds	r3, r0, #1
 80041a8:	4604      	mov	r4, r0
 80041aa:	d158      	bne.n	800425e <_malloc_r+0xf6>
 80041ac:	f8d8 4000 	ldr.w	r4, [r8]
 80041b0:	4627      	mov	r7, r4
 80041b2:	2f00      	cmp	r7, #0
 80041b4:	d143      	bne.n	800423e <_malloc_r+0xd6>
 80041b6:	2c00      	cmp	r4, #0
 80041b8:	d04b      	beq.n	8004252 <_malloc_r+0xea>
 80041ba:	6823      	ldr	r3, [r4, #0]
 80041bc:	4639      	mov	r1, r7
 80041be:	4630      	mov	r0, r6
 80041c0:	eb04 0903 	add.w	r9, r4, r3
 80041c4:	f000 fc5a 	bl	8004a7c <_sbrk_r>
 80041c8:	4581      	cmp	r9, r0
 80041ca:	d142      	bne.n	8004252 <_malloc_r+0xea>
 80041cc:	6821      	ldr	r1, [r4, #0]
 80041ce:	1a6d      	subs	r5, r5, r1
 80041d0:	4629      	mov	r1, r5
 80041d2:	4630      	mov	r0, r6
 80041d4:	f7ff ffa6 	bl	8004124 <sbrk_aligned>
 80041d8:	3001      	adds	r0, #1
 80041da:	d03a      	beq.n	8004252 <_malloc_r+0xea>
 80041dc:	6823      	ldr	r3, [r4, #0]
 80041de:	442b      	add	r3, r5
 80041e0:	6023      	str	r3, [r4, #0]
 80041e2:	f8d8 3000 	ldr.w	r3, [r8]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	bb62      	cbnz	r2, 8004244 <_malloc_r+0xdc>
 80041ea:	f8c8 7000 	str.w	r7, [r8]
 80041ee:	e00f      	b.n	8004210 <_malloc_r+0xa8>
 80041f0:	6822      	ldr	r2, [r4, #0]
 80041f2:	1b52      	subs	r2, r2, r5
 80041f4:	d420      	bmi.n	8004238 <_malloc_r+0xd0>
 80041f6:	2a0b      	cmp	r2, #11
 80041f8:	d917      	bls.n	800422a <_malloc_r+0xc2>
 80041fa:	1961      	adds	r1, r4, r5
 80041fc:	42a3      	cmp	r3, r4
 80041fe:	6025      	str	r5, [r4, #0]
 8004200:	bf18      	it	ne
 8004202:	6059      	strne	r1, [r3, #4]
 8004204:	6863      	ldr	r3, [r4, #4]
 8004206:	bf08      	it	eq
 8004208:	f8c8 1000 	streq.w	r1, [r8]
 800420c:	5162      	str	r2, [r4, r5]
 800420e:	604b      	str	r3, [r1, #4]
 8004210:	4630      	mov	r0, r6
 8004212:	f000 f82f 	bl	8004274 <__malloc_unlock>
 8004216:	f104 000b 	add.w	r0, r4, #11
 800421a:	1d23      	adds	r3, r4, #4
 800421c:	f020 0007 	bic.w	r0, r0, #7
 8004220:	1ac2      	subs	r2, r0, r3
 8004222:	bf1c      	itt	ne
 8004224:	1a1b      	subne	r3, r3, r0
 8004226:	50a3      	strne	r3, [r4, r2]
 8004228:	e7af      	b.n	800418a <_malloc_r+0x22>
 800422a:	6862      	ldr	r2, [r4, #4]
 800422c:	42a3      	cmp	r3, r4
 800422e:	bf0c      	ite	eq
 8004230:	f8c8 2000 	streq.w	r2, [r8]
 8004234:	605a      	strne	r2, [r3, #4]
 8004236:	e7eb      	b.n	8004210 <_malloc_r+0xa8>
 8004238:	4623      	mov	r3, r4
 800423a:	6864      	ldr	r4, [r4, #4]
 800423c:	e7ae      	b.n	800419c <_malloc_r+0x34>
 800423e:	463c      	mov	r4, r7
 8004240:	687f      	ldr	r7, [r7, #4]
 8004242:	e7b6      	b.n	80041b2 <_malloc_r+0x4a>
 8004244:	461a      	mov	r2, r3
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	42a3      	cmp	r3, r4
 800424a:	d1fb      	bne.n	8004244 <_malloc_r+0xdc>
 800424c:	2300      	movs	r3, #0
 800424e:	6053      	str	r3, [r2, #4]
 8004250:	e7de      	b.n	8004210 <_malloc_r+0xa8>
 8004252:	230c      	movs	r3, #12
 8004254:	6033      	str	r3, [r6, #0]
 8004256:	4630      	mov	r0, r6
 8004258:	f000 f80c 	bl	8004274 <__malloc_unlock>
 800425c:	e794      	b.n	8004188 <_malloc_r+0x20>
 800425e:	6005      	str	r5, [r0, #0]
 8004260:	e7d6      	b.n	8004210 <_malloc_r+0xa8>
 8004262:	bf00      	nop
 8004264:	200002c0 	.word	0x200002c0

08004268 <__malloc_lock>:
 8004268:	4801      	ldr	r0, [pc, #4]	@ (8004270 <__malloc_lock+0x8>)
 800426a:	f7ff bf06 	b.w	800407a <__retarget_lock_acquire_recursive>
 800426e:	bf00      	nop
 8004270:	200002b8 	.word	0x200002b8

08004274 <__malloc_unlock>:
 8004274:	4801      	ldr	r0, [pc, #4]	@ (800427c <__malloc_unlock+0x8>)
 8004276:	f7ff bf01 	b.w	800407c <__retarget_lock_release_recursive>
 800427a:	bf00      	nop
 800427c:	200002b8 	.word	0x200002b8

08004280 <__sfputc_r>:
 8004280:	6893      	ldr	r3, [r2, #8]
 8004282:	3b01      	subs	r3, #1
 8004284:	2b00      	cmp	r3, #0
 8004286:	b410      	push	{r4}
 8004288:	6093      	str	r3, [r2, #8]
 800428a:	da08      	bge.n	800429e <__sfputc_r+0x1e>
 800428c:	6994      	ldr	r4, [r2, #24]
 800428e:	42a3      	cmp	r3, r4
 8004290:	db01      	blt.n	8004296 <__sfputc_r+0x16>
 8004292:	290a      	cmp	r1, #10
 8004294:	d103      	bne.n	800429e <__sfputc_r+0x1e>
 8004296:	f85d 4b04 	ldr.w	r4, [sp], #4
 800429a:	f7ff bde0 	b.w	8003e5e <__swbuf_r>
 800429e:	6813      	ldr	r3, [r2, #0]
 80042a0:	1c58      	adds	r0, r3, #1
 80042a2:	6010      	str	r0, [r2, #0]
 80042a4:	7019      	strb	r1, [r3, #0]
 80042a6:	4608      	mov	r0, r1
 80042a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042ac:	4770      	bx	lr

080042ae <__sfputs_r>:
 80042ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b0:	4606      	mov	r6, r0
 80042b2:	460f      	mov	r7, r1
 80042b4:	4614      	mov	r4, r2
 80042b6:	18d5      	adds	r5, r2, r3
 80042b8:	42ac      	cmp	r4, r5
 80042ba:	d101      	bne.n	80042c0 <__sfputs_r+0x12>
 80042bc:	2000      	movs	r0, #0
 80042be:	e007      	b.n	80042d0 <__sfputs_r+0x22>
 80042c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042c4:	463a      	mov	r2, r7
 80042c6:	4630      	mov	r0, r6
 80042c8:	f7ff ffda 	bl	8004280 <__sfputc_r>
 80042cc:	1c43      	adds	r3, r0, #1
 80042ce:	d1f3      	bne.n	80042b8 <__sfputs_r+0xa>
 80042d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080042d4 <_vfiprintf_r>:
 80042d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d8:	460d      	mov	r5, r1
 80042da:	b09d      	sub	sp, #116	@ 0x74
 80042dc:	4614      	mov	r4, r2
 80042de:	4698      	mov	r8, r3
 80042e0:	4606      	mov	r6, r0
 80042e2:	b118      	cbz	r0, 80042ec <_vfiprintf_r+0x18>
 80042e4:	6a03      	ldr	r3, [r0, #32]
 80042e6:	b90b      	cbnz	r3, 80042ec <_vfiprintf_r+0x18>
 80042e8:	f7ff fc1c 	bl	8003b24 <__sinit>
 80042ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80042ee:	07d9      	lsls	r1, r3, #31
 80042f0:	d405      	bmi.n	80042fe <_vfiprintf_r+0x2a>
 80042f2:	89ab      	ldrh	r3, [r5, #12]
 80042f4:	059a      	lsls	r2, r3, #22
 80042f6:	d402      	bmi.n	80042fe <_vfiprintf_r+0x2a>
 80042f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042fa:	f7ff febe 	bl	800407a <__retarget_lock_acquire_recursive>
 80042fe:	89ab      	ldrh	r3, [r5, #12]
 8004300:	071b      	lsls	r3, r3, #28
 8004302:	d501      	bpl.n	8004308 <_vfiprintf_r+0x34>
 8004304:	692b      	ldr	r3, [r5, #16]
 8004306:	b99b      	cbnz	r3, 8004330 <_vfiprintf_r+0x5c>
 8004308:	4629      	mov	r1, r5
 800430a:	4630      	mov	r0, r6
 800430c:	f7ff fde6 	bl	8003edc <__swsetup_r>
 8004310:	b170      	cbz	r0, 8004330 <_vfiprintf_r+0x5c>
 8004312:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004314:	07dc      	lsls	r4, r3, #31
 8004316:	d504      	bpl.n	8004322 <_vfiprintf_r+0x4e>
 8004318:	f04f 30ff 	mov.w	r0, #4294967295
 800431c:	b01d      	add	sp, #116	@ 0x74
 800431e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004322:	89ab      	ldrh	r3, [r5, #12]
 8004324:	0598      	lsls	r0, r3, #22
 8004326:	d4f7      	bmi.n	8004318 <_vfiprintf_r+0x44>
 8004328:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800432a:	f7ff fea7 	bl	800407c <__retarget_lock_release_recursive>
 800432e:	e7f3      	b.n	8004318 <_vfiprintf_r+0x44>
 8004330:	2300      	movs	r3, #0
 8004332:	9309      	str	r3, [sp, #36]	@ 0x24
 8004334:	2320      	movs	r3, #32
 8004336:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800433a:	f8cd 800c 	str.w	r8, [sp, #12]
 800433e:	2330      	movs	r3, #48	@ 0x30
 8004340:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80044f0 <_vfiprintf_r+0x21c>
 8004344:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004348:	f04f 0901 	mov.w	r9, #1
 800434c:	4623      	mov	r3, r4
 800434e:	469a      	mov	sl, r3
 8004350:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004354:	b10a      	cbz	r2, 800435a <_vfiprintf_r+0x86>
 8004356:	2a25      	cmp	r2, #37	@ 0x25
 8004358:	d1f9      	bne.n	800434e <_vfiprintf_r+0x7a>
 800435a:	ebba 0b04 	subs.w	fp, sl, r4
 800435e:	d00b      	beq.n	8004378 <_vfiprintf_r+0xa4>
 8004360:	465b      	mov	r3, fp
 8004362:	4622      	mov	r2, r4
 8004364:	4629      	mov	r1, r5
 8004366:	4630      	mov	r0, r6
 8004368:	f7ff ffa1 	bl	80042ae <__sfputs_r>
 800436c:	3001      	adds	r0, #1
 800436e:	f000 80a7 	beq.w	80044c0 <_vfiprintf_r+0x1ec>
 8004372:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004374:	445a      	add	r2, fp
 8004376:	9209      	str	r2, [sp, #36]	@ 0x24
 8004378:	f89a 3000 	ldrb.w	r3, [sl]
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 809f 	beq.w	80044c0 <_vfiprintf_r+0x1ec>
 8004382:	2300      	movs	r3, #0
 8004384:	f04f 32ff 	mov.w	r2, #4294967295
 8004388:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800438c:	f10a 0a01 	add.w	sl, sl, #1
 8004390:	9304      	str	r3, [sp, #16]
 8004392:	9307      	str	r3, [sp, #28]
 8004394:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004398:	931a      	str	r3, [sp, #104]	@ 0x68
 800439a:	4654      	mov	r4, sl
 800439c:	2205      	movs	r2, #5
 800439e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043a2:	4853      	ldr	r0, [pc, #332]	@ (80044f0 <_vfiprintf_r+0x21c>)
 80043a4:	f7fb ff3c 	bl	8000220 <memchr>
 80043a8:	9a04      	ldr	r2, [sp, #16]
 80043aa:	b9d8      	cbnz	r0, 80043e4 <_vfiprintf_r+0x110>
 80043ac:	06d1      	lsls	r1, r2, #27
 80043ae:	bf44      	itt	mi
 80043b0:	2320      	movmi	r3, #32
 80043b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043b6:	0713      	lsls	r3, r2, #28
 80043b8:	bf44      	itt	mi
 80043ba:	232b      	movmi	r3, #43	@ 0x2b
 80043bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043c0:	f89a 3000 	ldrb.w	r3, [sl]
 80043c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80043c6:	d015      	beq.n	80043f4 <_vfiprintf_r+0x120>
 80043c8:	9a07      	ldr	r2, [sp, #28]
 80043ca:	4654      	mov	r4, sl
 80043cc:	2000      	movs	r0, #0
 80043ce:	f04f 0c0a 	mov.w	ip, #10
 80043d2:	4621      	mov	r1, r4
 80043d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043d8:	3b30      	subs	r3, #48	@ 0x30
 80043da:	2b09      	cmp	r3, #9
 80043dc:	d94b      	bls.n	8004476 <_vfiprintf_r+0x1a2>
 80043de:	b1b0      	cbz	r0, 800440e <_vfiprintf_r+0x13a>
 80043e0:	9207      	str	r2, [sp, #28]
 80043e2:	e014      	b.n	800440e <_vfiprintf_r+0x13a>
 80043e4:	eba0 0308 	sub.w	r3, r0, r8
 80043e8:	fa09 f303 	lsl.w	r3, r9, r3
 80043ec:	4313      	orrs	r3, r2
 80043ee:	9304      	str	r3, [sp, #16]
 80043f0:	46a2      	mov	sl, r4
 80043f2:	e7d2      	b.n	800439a <_vfiprintf_r+0xc6>
 80043f4:	9b03      	ldr	r3, [sp, #12]
 80043f6:	1d19      	adds	r1, r3, #4
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	9103      	str	r1, [sp, #12]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	bfbb      	ittet	lt
 8004400:	425b      	neglt	r3, r3
 8004402:	f042 0202 	orrlt.w	r2, r2, #2
 8004406:	9307      	strge	r3, [sp, #28]
 8004408:	9307      	strlt	r3, [sp, #28]
 800440a:	bfb8      	it	lt
 800440c:	9204      	strlt	r2, [sp, #16]
 800440e:	7823      	ldrb	r3, [r4, #0]
 8004410:	2b2e      	cmp	r3, #46	@ 0x2e
 8004412:	d10a      	bne.n	800442a <_vfiprintf_r+0x156>
 8004414:	7863      	ldrb	r3, [r4, #1]
 8004416:	2b2a      	cmp	r3, #42	@ 0x2a
 8004418:	d132      	bne.n	8004480 <_vfiprintf_r+0x1ac>
 800441a:	9b03      	ldr	r3, [sp, #12]
 800441c:	1d1a      	adds	r2, r3, #4
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	9203      	str	r2, [sp, #12]
 8004422:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004426:	3402      	adds	r4, #2
 8004428:	9305      	str	r3, [sp, #20]
 800442a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004500 <_vfiprintf_r+0x22c>
 800442e:	7821      	ldrb	r1, [r4, #0]
 8004430:	2203      	movs	r2, #3
 8004432:	4650      	mov	r0, sl
 8004434:	f7fb fef4 	bl	8000220 <memchr>
 8004438:	b138      	cbz	r0, 800444a <_vfiprintf_r+0x176>
 800443a:	9b04      	ldr	r3, [sp, #16]
 800443c:	eba0 000a 	sub.w	r0, r0, sl
 8004440:	2240      	movs	r2, #64	@ 0x40
 8004442:	4082      	lsls	r2, r0
 8004444:	4313      	orrs	r3, r2
 8004446:	3401      	adds	r4, #1
 8004448:	9304      	str	r3, [sp, #16]
 800444a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800444e:	4829      	ldr	r0, [pc, #164]	@ (80044f4 <_vfiprintf_r+0x220>)
 8004450:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004454:	2206      	movs	r2, #6
 8004456:	f7fb fee3 	bl	8000220 <memchr>
 800445a:	2800      	cmp	r0, #0
 800445c:	d03f      	beq.n	80044de <_vfiprintf_r+0x20a>
 800445e:	4b26      	ldr	r3, [pc, #152]	@ (80044f8 <_vfiprintf_r+0x224>)
 8004460:	bb1b      	cbnz	r3, 80044aa <_vfiprintf_r+0x1d6>
 8004462:	9b03      	ldr	r3, [sp, #12]
 8004464:	3307      	adds	r3, #7
 8004466:	f023 0307 	bic.w	r3, r3, #7
 800446a:	3308      	adds	r3, #8
 800446c:	9303      	str	r3, [sp, #12]
 800446e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004470:	443b      	add	r3, r7
 8004472:	9309      	str	r3, [sp, #36]	@ 0x24
 8004474:	e76a      	b.n	800434c <_vfiprintf_r+0x78>
 8004476:	fb0c 3202 	mla	r2, ip, r2, r3
 800447a:	460c      	mov	r4, r1
 800447c:	2001      	movs	r0, #1
 800447e:	e7a8      	b.n	80043d2 <_vfiprintf_r+0xfe>
 8004480:	2300      	movs	r3, #0
 8004482:	3401      	adds	r4, #1
 8004484:	9305      	str	r3, [sp, #20]
 8004486:	4619      	mov	r1, r3
 8004488:	f04f 0c0a 	mov.w	ip, #10
 800448c:	4620      	mov	r0, r4
 800448e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004492:	3a30      	subs	r2, #48	@ 0x30
 8004494:	2a09      	cmp	r2, #9
 8004496:	d903      	bls.n	80044a0 <_vfiprintf_r+0x1cc>
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0c6      	beq.n	800442a <_vfiprintf_r+0x156>
 800449c:	9105      	str	r1, [sp, #20]
 800449e:	e7c4      	b.n	800442a <_vfiprintf_r+0x156>
 80044a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80044a4:	4604      	mov	r4, r0
 80044a6:	2301      	movs	r3, #1
 80044a8:	e7f0      	b.n	800448c <_vfiprintf_r+0x1b8>
 80044aa:	ab03      	add	r3, sp, #12
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	462a      	mov	r2, r5
 80044b0:	4b12      	ldr	r3, [pc, #72]	@ (80044fc <_vfiprintf_r+0x228>)
 80044b2:	a904      	add	r1, sp, #16
 80044b4:	4630      	mov	r0, r6
 80044b6:	f3af 8000 	nop.w
 80044ba:	4607      	mov	r7, r0
 80044bc:	1c78      	adds	r0, r7, #1
 80044be:	d1d6      	bne.n	800446e <_vfiprintf_r+0x19a>
 80044c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80044c2:	07d9      	lsls	r1, r3, #31
 80044c4:	d405      	bmi.n	80044d2 <_vfiprintf_r+0x1fe>
 80044c6:	89ab      	ldrh	r3, [r5, #12]
 80044c8:	059a      	lsls	r2, r3, #22
 80044ca:	d402      	bmi.n	80044d2 <_vfiprintf_r+0x1fe>
 80044cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80044ce:	f7ff fdd5 	bl	800407c <__retarget_lock_release_recursive>
 80044d2:	89ab      	ldrh	r3, [r5, #12]
 80044d4:	065b      	lsls	r3, r3, #25
 80044d6:	f53f af1f 	bmi.w	8004318 <_vfiprintf_r+0x44>
 80044da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044dc:	e71e      	b.n	800431c <_vfiprintf_r+0x48>
 80044de:	ab03      	add	r3, sp, #12
 80044e0:	9300      	str	r3, [sp, #0]
 80044e2:	462a      	mov	r2, r5
 80044e4:	4b05      	ldr	r3, [pc, #20]	@ (80044fc <_vfiprintf_r+0x228>)
 80044e6:	a904      	add	r1, sp, #16
 80044e8:	4630      	mov	r0, r6
 80044ea:	f000 f879 	bl	80045e0 <_printf_i>
 80044ee:	e7e4      	b.n	80044ba <_vfiprintf_r+0x1e6>
 80044f0:	08004b30 	.word	0x08004b30
 80044f4:	08004b3a 	.word	0x08004b3a
 80044f8:	00000000 	.word	0x00000000
 80044fc:	080042af 	.word	0x080042af
 8004500:	08004b36 	.word	0x08004b36

08004504 <_printf_common>:
 8004504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004508:	4616      	mov	r6, r2
 800450a:	4698      	mov	r8, r3
 800450c:	688a      	ldr	r2, [r1, #8]
 800450e:	690b      	ldr	r3, [r1, #16]
 8004510:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004514:	4293      	cmp	r3, r2
 8004516:	bfb8      	it	lt
 8004518:	4613      	movlt	r3, r2
 800451a:	6033      	str	r3, [r6, #0]
 800451c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004520:	4607      	mov	r7, r0
 8004522:	460c      	mov	r4, r1
 8004524:	b10a      	cbz	r2, 800452a <_printf_common+0x26>
 8004526:	3301      	adds	r3, #1
 8004528:	6033      	str	r3, [r6, #0]
 800452a:	6823      	ldr	r3, [r4, #0]
 800452c:	0699      	lsls	r1, r3, #26
 800452e:	bf42      	ittt	mi
 8004530:	6833      	ldrmi	r3, [r6, #0]
 8004532:	3302      	addmi	r3, #2
 8004534:	6033      	strmi	r3, [r6, #0]
 8004536:	6825      	ldr	r5, [r4, #0]
 8004538:	f015 0506 	ands.w	r5, r5, #6
 800453c:	d106      	bne.n	800454c <_printf_common+0x48>
 800453e:	f104 0a19 	add.w	sl, r4, #25
 8004542:	68e3      	ldr	r3, [r4, #12]
 8004544:	6832      	ldr	r2, [r6, #0]
 8004546:	1a9b      	subs	r3, r3, r2
 8004548:	42ab      	cmp	r3, r5
 800454a:	dc26      	bgt.n	800459a <_printf_common+0x96>
 800454c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004550:	6822      	ldr	r2, [r4, #0]
 8004552:	3b00      	subs	r3, #0
 8004554:	bf18      	it	ne
 8004556:	2301      	movne	r3, #1
 8004558:	0692      	lsls	r2, r2, #26
 800455a:	d42b      	bmi.n	80045b4 <_printf_common+0xb0>
 800455c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004560:	4641      	mov	r1, r8
 8004562:	4638      	mov	r0, r7
 8004564:	47c8      	blx	r9
 8004566:	3001      	adds	r0, #1
 8004568:	d01e      	beq.n	80045a8 <_printf_common+0xa4>
 800456a:	6823      	ldr	r3, [r4, #0]
 800456c:	6922      	ldr	r2, [r4, #16]
 800456e:	f003 0306 	and.w	r3, r3, #6
 8004572:	2b04      	cmp	r3, #4
 8004574:	bf02      	ittt	eq
 8004576:	68e5      	ldreq	r5, [r4, #12]
 8004578:	6833      	ldreq	r3, [r6, #0]
 800457a:	1aed      	subeq	r5, r5, r3
 800457c:	68a3      	ldr	r3, [r4, #8]
 800457e:	bf0c      	ite	eq
 8004580:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004584:	2500      	movne	r5, #0
 8004586:	4293      	cmp	r3, r2
 8004588:	bfc4      	itt	gt
 800458a:	1a9b      	subgt	r3, r3, r2
 800458c:	18ed      	addgt	r5, r5, r3
 800458e:	2600      	movs	r6, #0
 8004590:	341a      	adds	r4, #26
 8004592:	42b5      	cmp	r5, r6
 8004594:	d11a      	bne.n	80045cc <_printf_common+0xc8>
 8004596:	2000      	movs	r0, #0
 8004598:	e008      	b.n	80045ac <_printf_common+0xa8>
 800459a:	2301      	movs	r3, #1
 800459c:	4652      	mov	r2, sl
 800459e:	4641      	mov	r1, r8
 80045a0:	4638      	mov	r0, r7
 80045a2:	47c8      	blx	r9
 80045a4:	3001      	adds	r0, #1
 80045a6:	d103      	bne.n	80045b0 <_printf_common+0xac>
 80045a8:	f04f 30ff 	mov.w	r0, #4294967295
 80045ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045b0:	3501      	adds	r5, #1
 80045b2:	e7c6      	b.n	8004542 <_printf_common+0x3e>
 80045b4:	18e1      	adds	r1, r4, r3
 80045b6:	1c5a      	adds	r2, r3, #1
 80045b8:	2030      	movs	r0, #48	@ 0x30
 80045ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045be:	4422      	add	r2, r4
 80045c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045c8:	3302      	adds	r3, #2
 80045ca:	e7c7      	b.n	800455c <_printf_common+0x58>
 80045cc:	2301      	movs	r3, #1
 80045ce:	4622      	mov	r2, r4
 80045d0:	4641      	mov	r1, r8
 80045d2:	4638      	mov	r0, r7
 80045d4:	47c8      	blx	r9
 80045d6:	3001      	adds	r0, #1
 80045d8:	d0e6      	beq.n	80045a8 <_printf_common+0xa4>
 80045da:	3601      	adds	r6, #1
 80045dc:	e7d9      	b.n	8004592 <_printf_common+0x8e>
	...

080045e0 <_printf_i>:
 80045e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045e4:	7e0f      	ldrb	r7, [r1, #24]
 80045e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80045e8:	2f78      	cmp	r7, #120	@ 0x78
 80045ea:	4691      	mov	r9, r2
 80045ec:	4680      	mov	r8, r0
 80045ee:	460c      	mov	r4, r1
 80045f0:	469a      	mov	sl, r3
 80045f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80045f6:	d807      	bhi.n	8004608 <_printf_i+0x28>
 80045f8:	2f62      	cmp	r7, #98	@ 0x62
 80045fa:	d80a      	bhi.n	8004612 <_printf_i+0x32>
 80045fc:	2f00      	cmp	r7, #0
 80045fe:	f000 80d1 	beq.w	80047a4 <_printf_i+0x1c4>
 8004602:	2f58      	cmp	r7, #88	@ 0x58
 8004604:	f000 80b8 	beq.w	8004778 <_printf_i+0x198>
 8004608:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800460c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004610:	e03a      	b.n	8004688 <_printf_i+0xa8>
 8004612:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004616:	2b15      	cmp	r3, #21
 8004618:	d8f6      	bhi.n	8004608 <_printf_i+0x28>
 800461a:	a101      	add	r1, pc, #4	@ (adr r1, 8004620 <_printf_i+0x40>)
 800461c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004620:	08004679 	.word	0x08004679
 8004624:	0800468d 	.word	0x0800468d
 8004628:	08004609 	.word	0x08004609
 800462c:	08004609 	.word	0x08004609
 8004630:	08004609 	.word	0x08004609
 8004634:	08004609 	.word	0x08004609
 8004638:	0800468d 	.word	0x0800468d
 800463c:	08004609 	.word	0x08004609
 8004640:	08004609 	.word	0x08004609
 8004644:	08004609 	.word	0x08004609
 8004648:	08004609 	.word	0x08004609
 800464c:	0800478b 	.word	0x0800478b
 8004650:	080046b7 	.word	0x080046b7
 8004654:	08004745 	.word	0x08004745
 8004658:	08004609 	.word	0x08004609
 800465c:	08004609 	.word	0x08004609
 8004660:	080047ad 	.word	0x080047ad
 8004664:	08004609 	.word	0x08004609
 8004668:	080046b7 	.word	0x080046b7
 800466c:	08004609 	.word	0x08004609
 8004670:	08004609 	.word	0x08004609
 8004674:	0800474d 	.word	0x0800474d
 8004678:	6833      	ldr	r3, [r6, #0]
 800467a:	1d1a      	adds	r2, r3, #4
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	6032      	str	r2, [r6, #0]
 8004680:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004684:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004688:	2301      	movs	r3, #1
 800468a:	e09c      	b.n	80047c6 <_printf_i+0x1e6>
 800468c:	6833      	ldr	r3, [r6, #0]
 800468e:	6820      	ldr	r0, [r4, #0]
 8004690:	1d19      	adds	r1, r3, #4
 8004692:	6031      	str	r1, [r6, #0]
 8004694:	0606      	lsls	r6, r0, #24
 8004696:	d501      	bpl.n	800469c <_printf_i+0xbc>
 8004698:	681d      	ldr	r5, [r3, #0]
 800469a:	e003      	b.n	80046a4 <_printf_i+0xc4>
 800469c:	0645      	lsls	r5, r0, #25
 800469e:	d5fb      	bpl.n	8004698 <_printf_i+0xb8>
 80046a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80046a4:	2d00      	cmp	r5, #0
 80046a6:	da03      	bge.n	80046b0 <_printf_i+0xd0>
 80046a8:	232d      	movs	r3, #45	@ 0x2d
 80046aa:	426d      	negs	r5, r5
 80046ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046b0:	4858      	ldr	r0, [pc, #352]	@ (8004814 <_printf_i+0x234>)
 80046b2:	230a      	movs	r3, #10
 80046b4:	e011      	b.n	80046da <_printf_i+0xfa>
 80046b6:	6821      	ldr	r1, [r4, #0]
 80046b8:	6833      	ldr	r3, [r6, #0]
 80046ba:	0608      	lsls	r0, r1, #24
 80046bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80046c0:	d402      	bmi.n	80046c8 <_printf_i+0xe8>
 80046c2:	0649      	lsls	r1, r1, #25
 80046c4:	bf48      	it	mi
 80046c6:	b2ad      	uxthmi	r5, r5
 80046c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80046ca:	4852      	ldr	r0, [pc, #328]	@ (8004814 <_printf_i+0x234>)
 80046cc:	6033      	str	r3, [r6, #0]
 80046ce:	bf14      	ite	ne
 80046d0:	230a      	movne	r3, #10
 80046d2:	2308      	moveq	r3, #8
 80046d4:	2100      	movs	r1, #0
 80046d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80046da:	6866      	ldr	r6, [r4, #4]
 80046dc:	60a6      	str	r6, [r4, #8]
 80046de:	2e00      	cmp	r6, #0
 80046e0:	db05      	blt.n	80046ee <_printf_i+0x10e>
 80046e2:	6821      	ldr	r1, [r4, #0]
 80046e4:	432e      	orrs	r6, r5
 80046e6:	f021 0104 	bic.w	r1, r1, #4
 80046ea:	6021      	str	r1, [r4, #0]
 80046ec:	d04b      	beq.n	8004786 <_printf_i+0x1a6>
 80046ee:	4616      	mov	r6, r2
 80046f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80046f4:	fb03 5711 	mls	r7, r3, r1, r5
 80046f8:	5dc7      	ldrb	r7, [r0, r7]
 80046fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80046fe:	462f      	mov	r7, r5
 8004700:	42bb      	cmp	r3, r7
 8004702:	460d      	mov	r5, r1
 8004704:	d9f4      	bls.n	80046f0 <_printf_i+0x110>
 8004706:	2b08      	cmp	r3, #8
 8004708:	d10b      	bne.n	8004722 <_printf_i+0x142>
 800470a:	6823      	ldr	r3, [r4, #0]
 800470c:	07df      	lsls	r7, r3, #31
 800470e:	d508      	bpl.n	8004722 <_printf_i+0x142>
 8004710:	6923      	ldr	r3, [r4, #16]
 8004712:	6861      	ldr	r1, [r4, #4]
 8004714:	4299      	cmp	r1, r3
 8004716:	bfde      	ittt	le
 8004718:	2330      	movle	r3, #48	@ 0x30
 800471a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800471e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004722:	1b92      	subs	r2, r2, r6
 8004724:	6122      	str	r2, [r4, #16]
 8004726:	f8cd a000 	str.w	sl, [sp]
 800472a:	464b      	mov	r3, r9
 800472c:	aa03      	add	r2, sp, #12
 800472e:	4621      	mov	r1, r4
 8004730:	4640      	mov	r0, r8
 8004732:	f7ff fee7 	bl	8004504 <_printf_common>
 8004736:	3001      	adds	r0, #1
 8004738:	d14a      	bne.n	80047d0 <_printf_i+0x1f0>
 800473a:	f04f 30ff 	mov.w	r0, #4294967295
 800473e:	b004      	add	sp, #16
 8004740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004744:	6823      	ldr	r3, [r4, #0]
 8004746:	f043 0320 	orr.w	r3, r3, #32
 800474a:	6023      	str	r3, [r4, #0]
 800474c:	4832      	ldr	r0, [pc, #200]	@ (8004818 <_printf_i+0x238>)
 800474e:	2778      	movs	r7, #120	@ 0x78
 8004750:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004754:	6823      	ldr	r3, [r4, #0]
 8004756:	6831      	ldr	r1, [r6, #0]
 8004758:	061f      	lsls	r7, r3, #24
 800475a:	f851 5b04 	ldr.w	r5, [r1], #4
 800475e:	d402      	bmi.n	8004766 <_printf_i+0x186>
 8004760:	065f      	lsls	r7, r3, #25
 8004762:	bf48      	it	mi
 8004764:	b2ad      	uxthmi	r5, r5
 8004766:	6031      	str	r1, [r6, #0]
 8004768:	07d9      	lsls	r1, r3, #31
 800476a:	bf44      	itt	mi
 800476c:	f043 0320 	orrmi.w	r3, r3, #32
 8004770:	6023      	strmi	r3, [r4, #0]
 8004772:	b11d      	cbz	r5, 800477c <_printf_i+0x19c>
 8004774:	2310      	movs	r3, #16
 8004776:	e7ad      	b.n	80046d4 <_printf_i+0xf4>
 8004778:	4826      	ldr	r0, [pc, #152]	@ (8004814 <_printf_i+0x234>)
 800477a:	e7e9      	b.n	8004750 <_printf_i+0x170>
 800477c:	6823      	ldr	r3, [r4, #0]
 800477e:	f023 0320 	bic.w	r3, r3, #32
 8004782:	6023      	str	r3, [r4, #0]
 8004784:	e7f6      	b.n	8004774 <_printf_i+0x194>
 8004786:	4616      	mov	r6, r2
 8004788:	e7bd      	b.n	8004706 <_printf_i+0x126>
 800478a:	6833      	ldr	r3, [r6, #0]
 800478c:	6825      	ldr	r5, [r4, #0]
 800478e:	6961      	ldr	r1, [r4, #20]
 8004790:	1d18      	adds	r0, r3, #4
 8004792:	6030      	str	r0, [r6, #0]
 8004794:	062e      	lsls	r6, r5, #24
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	d501      	bpl.n	800479e <_printf_i+0x1be>
 800479a:	6019      	str	r1, [r3, #0]
 800479c:	e002      	b.n	80047a4 <_printf_i+0x1c4>
 800479e:	0668      	lsls	r0, r5, #25
 80047a0:	d5fb      	bpl.n	800479a <_printf_i+0x1ba>
 80047a2:	8019      	strh	r1, [r3, #0]
 80047a4:	2300      	movs	r3, #0
 80047a6:	6123      	str	r3, [r4, #16]
 80047a8:	4616      	mov	r6, r2
 80047aa:	e7bc      	b.n	8004726 <_printf_i+0x146>
 80047ac:	6833      	ldr	r3, [r6, #0]
 80047ae:	1d1a      	adds	r2, r3, #4
 80047b0:	6032      	str	r2, [r6, #0]
 80047b2:	681e      	ldr	r6, [r3, #0]
 80047b4:	6862      	ldr	r2, [r4, #4]
 80047b6:	2100      	movs	r1, #0
 80047b8:	4630      	mov	r0, r6
 80047ba:	f7fb fd31 	bl	8000220 <memchr>
 80047be:	b108      	cbz	r0, 80047c4 <_printf_i+0x1e4>
 80047c0:	1b80      	subs	r0, r0, r6
 80047c2:	6060      	str	r0, [r4, #4]
 80047c4:	6863      	ldr	r3, [r4, #4]
 80047c6:	6123      	str	r3, [r4, #16]
 80047c8:	2300      	movs	r3, #0
 80047ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047ce:	e7aa      	b.n	8004726 <_printf_i+0x146>
 80047d0:	6923      	ldr	r3, [r4, #16]
 80047d2:	4632      	mov	r2, r6
 80047d4:	4649      	mov	r1, r9
 80047d6:	4640      	mov	r0, r8
 80047d8:	47d0      	blx	sl
 80047da:	3001      	adds	r0, #1
 80047dc:	d0ad      	beq.n	800473a <_printf_i+0x15a>
 80047de:	6823      	ldr	r3, [r4, #0]
 80047e0:	079b      	lsls	r3, r3, #30
 80047e2:	d413      	bmi.n	800480c <_printf_i+0x22c>
 80047e4:	68e0      	ldr	r0, [r4, #12]
 80047e6:	9b03      	ldr	r3, [sp, #12]
 80047e8:	4298      	cmp	r0, r3
 80047ea:	bfb8      	it	lt
 80047ec:	4618      	movlt	r0, r3
 80047ee:	e7a6      	b.n	800473e <_printf_i+0x15e>
 80047f0:	2301      	movs	r3, #1
 80047f2:	4632      	mov	r2, r6
 80047f4:	4649      	mov	r1, r9
 80047f6:	4640      	mov	r0, r8
 80047f8:	47d0      	blx	sl
 80047fa:	3001      	adds	r0, #1
 80047fc:	d09d      	beq.n	800473a <_printf_i+0x15a>
 80047fe:	3501      	adds	r5, #1
 8004800:	68e3      	ldr	r3, [r4, #12]
 8004802:	9903      	ldr	r1, [sp, #12]
 8004804:	1a5b      	subs	r3, r3, r1
 8004806:	42ab      	cmp	r3, r5
 8004808:	dcf2      	bgt.n	80047f0 <_printf_i+0x210>
 800480a:	e7eb      	b.n	80047e4 <_printf_i+0x204>
 800480c:	2500      	movs	r5, #0
 800480e:	f104 0619 	add.w	r6, r4, #25
 8004812:	e7f5      	b.n	8004800 <_printf_i+0x220>
 8004814:	08004b41 	.word	0x08004b41
 8004818:	08004b52 	.word	0x08004b52

0800481c <__sflush_r>:
 800481c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004824:	0716      	lsls	r6, r2, #28
 8004826:	4605      	mov	r5, r0
 8004828:	460c      	mov	r4, r1
 800482a:	d454      	bmi.n	80048d6 <__sflush_r+0xba>
 800482c:	684b      	ldr	r3, [r1, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	dc02      	bgt.n	8004838 <__sflush_r+0x1c>
 8004832:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004834:	2b00      	cmp	r3, #0
 8004836:	dd48      	ble.n	80048ca <__sflush_r+0xae>
 8004838:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800483a:	2e00      	cmp	r6, #0
 800483c:	d045      	beq.n	80048ca <__sflush_r+0xae>
 800483e:	2300      	movs	r3, #0
 8004840:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004844:	682f      	ldr	r7, [r5, #0]
 8004846:	6a21      	ldr	r1, [r4, #32]
 8004848:	602b      	str	r3, [r5, #0]
 800484a:	d030      	beq.n	80048ae <__sflush_r+0x92>
 800484c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800484e:	89a3      	ldrh	r3, [r4, #12]
 8004850:	0759      	lsls	r1, r3, #29
 8004852:	d505      	bpl.n	8004860 <__sflush_r+0x44>
 8004854:	6863      	ldr	r3, [r4, #4]
 8004856:	1ad2      	subs	r2, r2, r3
 8004858:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800485a:	b10b      	cbz	r3, 8004860 <__sflush_r+0x44>
 800485c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800485e:	1ad2      	subs	r2, r2, r3
 8004860:	2300      	movs	r3, #0
 8004862:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004864:	6a21      	ldr	r1, [r4, #32]
 8004866:	4628      	mov	r0, r5
 8004868:	47b0      	blx	r6
 800486a:	1c43      	adds	r3, r0, #1
 800486c:	89a3      	ldrh	r3, [r4, #12]
 800486e:	d106      	bne.n	800487e <__sflush_r+0x62>
 8004870:	6829      	ldr	r1, [r5, #0]
 8004872:	291d      	cmp	r1, #29
 8004874:	d82b      	bhi.n	80048ce <__sflush_r+0xb2>
 8004876:	4a2a      	ldr	r2, [pc, #168]	@ (8004920 <__sflush_r+0x104>)
 8004878:	40ca      	lsrs	r2, r1
 800487a:	07d6      	lsls	r6, r2, #31
 800487c:	d527      	bpl.n	80048ce <__sflush_r+0xb2>
 800487e:	2200      	movs	r2, #0
 8004880:	6062      	str	r2, [r4, #4]
 8004882:	04d9      	lsls	r1, r3, #19
 8004884:	6922      	ldr	r2, [r4, #16]
 8004886:	6022      	str	r2, [r4, #0]
 8004888:	d504      	bpl.n	8004894 <__sflush_r+0x78>
 800488a:	1c42      	adds	r2, r0, #1
 800488c:	d101      	bne.n	8004892 <__sflush_r+0x76>
 800488e:	682b      	ldr	r3, [r5, #0]
 8004890:	b903      	cbnz	r3, 8004894 <__sflush_r+0x78>
 8004892:	6560      	str	r0, [r4, #84]	@ 0x54
 8004894:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004896:	602f      	str	r7, [r5, #0]
 8004898:	b1b9      	cbz	r1, 80048ca <__sflush_r+0xae>
 800489a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800489e:	4299      	cmp	r1, r3
 80048a0:	d002      	beq.n	80048a8 <__sflush_r+0x8c>
 80048a2:	4628      	mov	r0, r5
 80048a4:	f7ff fbec 	bl	8004080 <_free_r>
 80048a8:	2300      	movs	r3, #0
 80048aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80048ac:	e00d      	b.n	80048ca <__sflush_r+0xae>
 80048ae:	2301      	movs	r3, #1
 80048b0:	4628      	mov	r0, r5
 80048b2:	47b0      	blx	r6
 80048b4:	4602      	mov	r2, r0
 80048b6:	1c50      	adds	r0, r2, #1
 80048b8:	d1c9      	bne.n	800484e <__sflush_r+0x32>
 80048ba:	682b      	ldr	r3, [r5, #0]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d0c6      	beq.n	800484e <__sflush_r+0x32>
 80048c0:	2b1d      	cmp	r3, #29
 80048c2:	d001      	beq.n	80048c8 <__sflush_r+0xac>
 80048c4:	2b16      	cmp	r3, #22
 80048c6:	d11e      	bne.n	8004906 <__sflush_r+0xea>
 80048c8:	602f      	str	r7, [r5, #0]
 80048ca:	2000      	movs	r0, #0
 80048cc:	e022      	b.n	8004914 <__sflush_r+0xf8>
 80048ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048d2:	b21b      	sxth	r3, r3
 80048d4:	e01b      	b.n	800490e <__sflush_r+0xf2>
 80048d6:	690f      	ldr	r7, [r1, #16]
 80048d8:	2f00      	cmp	r7, #0
 80048da:	d0f6      	beq.n	80048ca <__sflush_r+0xae>
 80048dc:	0793      	lsls	r3, r2, #30
 80048de:	680e      	ldr	r6, [r1, #0]
 80048e0:	bf08      	it	eq
 80048e2:	694b      	ldreq	r3, [r1, #20]
 80048e4:	600f      	str	r7, [r1, #0]
 80048e6:	bf18      	it	ne
 80048e8:	2300      	movne	r3, #0
 80048ea:	eba6 0807 	sub.w	r8, r6, r7
 80048ee:	608b      	str	r3, [r1, #8]
 80048f0:	f1b8 0f00 	cmp.w	r8, #0
 80048f4:	dde9      	ble.n	80048ca <__sflush_r+0xae>
 80048f6:	6a21      	ldr	r1, [r4, #32]
 80048f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80048fa:	4643      	mov	r3, r8
 80048fc:	463a      	mov	r2, r7
 80048fe:	4628      	mov	r0, r5
 8004900:	47b0      	blx	r6
 8004902:	2800      	cmp	r0, #0
 8004904:	dc08      	bgt.n	8004918 <__sflush_r+0xfc>
 8004906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800490a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800490e:	81a3      	strh	r3, [r4, #12]
 8004910:	f04f 30ff 	mov.w	r0, #4294967295
 8004914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004918:	4407      	add	r7, r0
 800491a:	eba8 0800 	sub.w	r8, r8, r0
 800491e:	e7e7      	b.n	80048f0 <__sflush_r+0xd4>
 8004920:	20400001 	.word	0x20400001

08004924 <_fflush_r>:
 8004924:	b538      	push	{r3, r4, r5, lr}
 8004926:	690b      	ldr	r3, [r1, #16]
 8004928:	4605      	mov	r5, r0
 800492a:	460c      	mov	r4, r1
 800492c:	b913      	cbnz	r3, 8004934 <_fflush_r+0x10>
 800492e:	2500      	movs	r5, #0
 8004930:	4628      	mov	r0, r5
 8004932:	bd38      	pop	{r3, r4, r5, pc}
 8004934:	b118      	cbz	r0, 800493e <_fflush_r+0x1a>
 8004936:	6a03      	ldr	r3, [r0, #32]
 8004938:	b90b      	cbnz	r3, 800493e <_fflush_r+0x1a>
 800493a:	f7ff f8f3 	bl	8003b24 <__sinit>
 800493e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d0f3      	beq.n	800492e <_fflush_r+0xa>
 8004946:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004948:	07d0      	lsls	r0, r2, #31
 800494a:	d404      	bmi.n	8004956 <_fflush_r+0x32>
 800494c:	0599      	lsls	r1, r3, #22
 800494e:	d402      	bmi.n	8004956 <_fflush_r+0x32>
 8004950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004952:	f7ff fb92 	bl	800407a <__retarget_lock_acquire_recursive>
 8004956:	4628      	mov	r0, r5
 8004958:	4621      	mov	r1, r4
 800495a:	f7ff ff5f 	bl	800481c <__sflush_r>
 800495e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004960:	07da      	lsls	r2, r3, #31
 8004962:	4605      	mov	r5, r0
 8004964:	d4e4      	bmi.n	8004930 <_fflush_r+0xc>
 8004966:	89a3      	ldrh	r3, [r4, #12]
 8004968:	059b      	lsls	r3, r3, #22
 800496a:	d4e1      	bmi.n	8004930 <_fflush_r+0xc>
 800496c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800496e:	f7ff fb85 	bl	800407c <__retarget_lock_release_recursive>
 8004972:	e7dd      	b.n	8004930 <_fflush_r+0xc>

08004974 <__swhatbuf_r>:
 8004974:	b570      	push	{r4, r5, r6, lr}
 8004976:	460c      	mov	r4, r1
 8004978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800497c:	2900      	cmp	r1, #0
 800497e:	b096      	sub	sp, #88	@ 0x58
 8004980:	4615      	mov	r5, r2
 8004982:	461e      	mov	r6, r3
 8004984:	da0d      	bge.n	80049a2 <__swhatbuf_r+0x2e>
 8004986:	89a3      	ldrh	r3, [r4, #12]
 8004988:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800498c:	f04f 0100 	mov.w	r1, #0
 8004990:	bf14      	ite	ne
 8004992:	2340      	movne	r3, #64	@ 0x40
 8004994:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004998:	2000      	movs	r0, #0
 800499a:	6031      	str	r1, [r6, #0]
 800499c:	602b      	str	r3, [r5, #0]
 800499e:	b016      	add	sp, #88	@ 0x58
 80049a0:	bd70      	pop	{r4, r5, r6, pc}
 80049a2:	466a      	mov	r2, sp
 80049a4:	f000 f848 	bl	8004a38 <_fstat_r>
 80049a8:	2800      	cmp	r0, #0
 80049aa:	dbec      	blt.n	8004986 <__swhatbuf_r+0x12>
 80049ac:	9901      	ldr	r1, [sp, #4]
 80049ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80049b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80049b6:	4259      	negs	r1, r3
 80049b8:	4159      	adcs	r1, r3
 80049ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049be:	e7eb      	b.n	8004998 <__swhatbuf_r+0x24>

080049c0 <__smakebuf_r>:
 80049c0:	898b      	ldrh	r3, [r1, #12]
 80049c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049c4:	079d      	lsls	r5, r3, #30
 80049c6:	4606      	mov	r6, r0
 80049c8:	460c      	mov	r4, r1
 80049ca:	d507      	bpl.n	80049dc <__smakebuf_r+0x1c>
 80049cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80049d0:	6023      	str	r3, [r4, #0]
 80049d2:	6123      	str	r3, [r4, #16]
 80049d4:	2301      	movs	r3, #1
 80049d6:	6163      	str	r3, [r4, #20]
 80049d8:	b003      	add	sp, #12
 80049da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049dc:	ab01      	add	r3, sp, #4
 80049de:	466a      	mov	r2, sp
 80049e0:	f7ff ffc8 	bl	8004974 <__swhatbuf_r>
 80049e4:	9f00      	ldr	r7, [sp, #0]
 80049e6:	4605      	mov	r5, r0
 80049e8:	4639      	mov	r1, r7
 80049ea:	4630      	mov	r0, r6
 80049ec:	f7ff fbbc 	bl	8004168 <_malloc_r>
 80049f0:	b948      	cbnz	r0, 8004a06 <__smakebuf_r+0x46>
 80049f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049f6:	059a      	lsls	r2, r3, #22
 80049f8:	d4ee      	bmi.n	80049d8 <__smakebuf_r+0x18>
 80049fa:	f023 0303 	bic.w	r3, r3, #3
 80049fe:	f043 0302 	orr.w	r3, r3, #2
 8004a02:	81a3      	strh	r3, [r4, #12]
 8004a04:	e7e2      	b.n	80049cc <__smakebuf_r+0xc>
 8004a06:	89a3      	ldrh	r3, [r4, #12]
 8004a08:	6020      	str	r0, [r4, #0]
 8004a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a0e:	81a3      	strh	r3, [r4, #12]
 8004a10:	9b01      	ldr	r3, [sp, #4]
 8004a12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a16:	b15b      	cbz	r3, 8004a30 <__smakebuf_r+0x70>
 8004a18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a1c:	4630      	mov	r0, r6
 8004a1e:	f000 f81d 	bl	8004a5c <_isatty_r>
 8004a22:	b128      	cbz	r0, 8004a30 <__smakebuf_r+0x70>
 8004a24:	89a3      	ldrh	r3, [r4, #12]
 8004a26:	f023 0303 	bic.w	r3, r3, #3
 8004a2a:	f043 0301 	orr.w	r3, r3, #1
 8004a2e:	81a3      	strh	r3, [r4, #12]
 8004a30:	89a3      	ldrh	r3, [r4, #12]
 8004a32:	431d      	orrs	r5, r3
 8004a34:	81a5      	strh	r5, [r4, #12]
 8004a36:	e7cf      	b.n	80049d8 <__smakebuf_r+0x18>

08004a38 <_fstat_r>:
 8004a38:	b538      	push	{r3, r4, r5, lr}
 8004a3a:	4d07      	ldr	r5, [pc, #28]	@ (8004a58 <_fstat_r+0x20>)
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	4604      	mov	r4, r0
 8004a40:	4608      	mov	r0, r1
 8004a42:	4611      	mov	r1, r2
 8004a44:	602b      	str	r3, [r5, #0]
 8004a46:	f7fc f8f5 	bl	8000c34 <_fstat>
 8004a4a:	1c43      	adds	r3, r0, #1
 8004a4c:	d102      	bne.n	8004a54 <_fstat_r+0x1c>
 8004a4e:	682b      	ldr	r3, [r5, #0]
 8004a50:	b103      	cbz	r3, 8004a54 <_fstat_r+0x1c>
 8004a52:	6023      	str	r3, [r4, #0]
 8004a54:	bd38      	pop	{r3, r4, r5, pc}
 8004a56:	bf00      	nop
 8004a58:	200002b4 	.word	0x200002b4

08004a5c <_isatty_r>:
 8004a5c:	b538      	push	{r3, r4, r5, lr}
 8004a5e:	4d06      	ldr	r5, [pc, #24]	@ (8004a78 <_isatty_r+0x1c>)
 8004a60:	2300      	movs	r3, #0
 8004a62:	4604      	mov	r4, r0
 8004a64:	4608      	mov	r0, r1
 8004a66:	602b      	str	r3, [r5, #0]
 8004a68:	f7fc f8f4 	bl	8000c54 <_isatty>
 8004a6c:	1c43      	adds	r3, r0, #1
 8004a6e:	d102      	bne.n	8004a76 <_isatty_r+0x1a>
 8004a70:	682b      	ldr	r3, [r5, #0]
 8004a72:	b103      	cbz	r3, 8004a76 <_isatty_r+0x1a>
 8004a74:	6023      	str	r3, [r4, #0]
 8004a76:	bd38      	pop	{r3, r4, r5, pc}
 8004a78:	200002b4 	.word	0x200002b4

08004a7c <_sbrk_r>:
 8004a7c:	b538      	push	{r3, r4, r5, lr}
 8004a7e:	4d06      	ldr	r5, [pc, #24]	@ (8004a98 <_sbrk_r+0x1c>)
 8004a80:	2300      	movs	r3, #0
 8004a82:	4604      	mov	r4, r0
 8004a84:	4608      	mov	r0, r1
 8004a86:	602b      	str	r3, [r5, #0]
 8004a88:	f7fc f8fc 	bl	8000c84 <_sbrk>
 8004a8c:	1c43      	adds	r3, r0, #1
 8004a8e:	d102      	bne.n	8004a96 <_sbrk_r+0x1a>
 8004a90:	682b      	ldr	r3, [r5, #0]
 8004a92:	b103      	cbz	r3, 8004a96 <_sbrk_r+0x1a>
 8004a94:	6023      	str	r3, [r4, #0]
 8004a96:	bd38      	pop	{r3, r4, r5, pc}
 8004a98:	200002b4 	.word	0x200002b4

08004a9c <_init>:
 8004a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a9e:	bf00      	nop
 8004aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aa2:	bc08      	pop	{r3}
 8004aa4:	469e      	mov	lr, r3
 8004aa6:	4770      	bx	lr

08004aa8 <_fini>:
 8004aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aaa:	bf00      	nop
 8004aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aae:	bc08      	pop	{r3}
 8004ab0:	469e      	mov	lr, r3
 8004ab2:	4770      	bx	lr
