<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p5_cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="D_CMP.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="D_EXT.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="D_GRF.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="D_NPC.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="E_ALU.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="E_REG.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="M_DM.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="M_REG.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="W_REG.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="_CU.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="p5cpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="p5cpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="p5cpu_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="p5cpu_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1638261840" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1638261840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639668693" xil_pn:in_ck="774099771559224013" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1639668693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_GRF.v"/>
      <outfile xil_pn:name="D_NPC.v"/>
      <outfile xil_pn:name="D_REG.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_REG.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="M_DM.v"/>
      <outfile xil_pn:name="M_REG.v"/>
      <outfile xil_pn:name="SU.v"/>
      <outfile xil_pn:name="W_REG.v"/>
      <outfile xil_pn:name="_CU.v"/>
      <outfile xil_pn:name="const.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="p5cpu_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1638261844" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8118180340394192573" xil_pn:start_ts="1638261844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638261844" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3062930154262042593" xil_pn:start_ts="1638261844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638261844" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1638261844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639668696" xil_pn:in_ck="774099771559224013" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1639668696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_GRF.v"/>
      <outfile xil_pn:name="D_NPC.v"/>
      <outfile xil_pn:name="D_REG.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_REG.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="M_DM.v"/>
      <outfile xil_pn:name="M_REG.v"/>
      <outfile xil_pn:name="SU.v"/>
      <outfile xil_pn:name="W_REG.v"/>
      <outfile xil_pn:name="_CU.v"/>
      <outfile xil_pn:name="const.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="p5cpu_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1639668698" xil_pn:in_ck="774099771559224013" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4088549102026161963" xil_pn:start_ts="1639668696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="p5cpu_test_beh.prj"/>
      <outfile xil_pn:name="p5cpu_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1639668699" xil_pn:in_ck="-5988437078578801413" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1648689827733030376" xil_pn:start_ts="1639668698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="p5cpu_test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
