{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 21:27:28 2018 " "Info: Processing started: Thu Apr 12 21:27:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } } { "c:/users/lab7/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/lab7/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Banco_reg:BancoDeRegistradores\|Reg3\[2\] memory Memoria:Memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7 70.48 MHz 14.189 ns Internal " "Info: Clock \"clock\" has Internal fmax of 70.48 MHz between source register \"Banco_reg:BancoDeRegistradores\|Reg3\[2\]\" and destination memory \"Memoria:Memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7\" (period= 14.189 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.962 ns + Longest register memory " "Info: + Longest register to memory delay is 13.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Banco_reg:BancoDeRegistradores\|Reg3\[2\] 1 REG LCFF_X36_Y34_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y34_N29; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores\|Reg3\[2\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Banco_reg:BancoDeRegistradores|Reg3[2] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.178 ns) 2.071 ns Banco_reg:BancoDeRegistradores\|Mux29~4 2 COMB LCCOMB_X35_Y31_N30 1 " "Info: 2: + IC(1.893 ns) + CELL(0.178 ns) = 2.071 ns; Loc. = LCCOMB_X35_Y31_N30; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux29~4'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { Banco_reg:BancoDeRegistradores|Reg3[2] Banco_reg:BancoDeRegistradores|Mux29~4 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.322 ns) 2.937 ns Banco_reg:BancoDeRegistradores\|Mux29~5 3 COMB LCCOMB_X36_Y31_N18 1 " "Info: 3: + IC(0.544 ns) + CELL(0.322 ns) = 2.937 ns; Loc. = LCCOMB_X36_Y31_N18; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux29~5'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { Banco_reg:BancoDeRegistradores|Mux29~4 Banco_reg:BancoDeRegistradores|Mux29~5 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.322 ns) 4.136 ns Banco_reg:BancoDeRegistradores\|Mux29~6 4 COMB LCCOMB_X36_Y32_N12 1 " "Info: 4: + IC(0.877 ns) + CELL(0.322 ns) = 4.136 ns; Loc. = LCCOMB_X36_Y32_N12; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux29~6'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { Banco_reg:BancoDeRegistradores|Mux29~5 Banco_reg:BancoDeRegistradores|Mux29~6 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 4.608 ns Banco_reg:BancoDeRegistradores\|Mux29~9 5 COMB LCCOMB_X36_Y32_N30 2 " "Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 4.608 ns; Loc. = LCCOMB_X36_Y32_N30; Fanout = 2; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux29~9'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Banco_reg:BancoDeRegistradores|Mux29~6 Banco_reg:BancoDeRegistradores|Mux29~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 5.427 ns mux2entradas32bits_real:EntradaULA1Selection\|saidaMux\[2\]~5 6 COMB LCCOMB_X36_Y32_N4 3 " "Info: 6: + IC(0.298 ns) + CELL(0.521 ns) = 5.427 ns; Loc. = LCCOMB_X36_Y32_N4; Fanout = 3; COMB Node = 'mux2entradas32bits_real:EntradaULA1Selection\|saidaMux\[2\]~5'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Banco_reg:BancoDeRegistradores|Mux29~9 mux2entradas32bits_real:EntradaULA1Selection|saidaMux[2]~5 } "NODE_NAME" } } { "mux2entradas32bits_real.sv" "" { Text "C:/Users/lab7/Desktop/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.521 ns) 6.768 ns Ula32:ULA\|carry_temp\[2\]~2 7 COMB LCCOMB_X35_Y32_N4 2 " "Info: 7: + IC(0.820 ns) + CELL(0.521 ns) = 6.768 ns; Loc. = LCCOMB_X35_Y32_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~2'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { mux2entradas32bits_real:EntradaULA1Selection|saidaMux[2]~5 Ula32:ULA|carry_temp[2]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.516 ns) 7.586 ns Ula32:ULA\|carry_temp\[3\]~3 8 COMB LCCOMB_X35_Y32_N10 2 " "Info: 8: + IC(0.302 ns) + CELL(0.516 ns) = 7.586 ns; Loc. = LCCOMB_X35_Y32_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { Ula32:ULA|carry_temp[2]~2 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.178 ns) 8.926 ns Ula32:ULA\|Mux27~0 9 COMB LCCOMB_X34_Y34_N16 36 " "Info: 9: + IC(1.162 ns) + CELL(0.178 ns) = 8.926 ns; Loc. = LCCOMB_X34_Y34_N16; Fanout = 36; COMB Node = 'Ula32:ULA\|Mux27~0'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|Mux27~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.178 ns) 10.221 ns mux2entradas32bits_real:IouDMux\|saidaMux\[4\]~4 10 COMB LCCOMB_X35_Y33_N30 7 " "Info: 10: + IC(1.117 ns) + CELL(0.178 ns) = 10.221 ns; Loc. = LCCOMB_X35_Y33_N30; Fanout = 7; COMB Node = 'mux2entradas32bits_real:IouDMux\|saidaMux\[4\]~4'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Ula32:ULA|Mux27~0 mux2entradas32bits_real:IouDMux|saidaMux[4]~4 } "NODE_NAME" } } { "mux2entradas32bits_real.sv" "" { Text "C:/Users/lab7/Desktop/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.517 ns) 11.669 ns Memoria:Memory\|Add6~9 11 COMB LCCOMB_X36_Y32_N22 2 " "Info: 11: + IC(0.931 ns) + CELL(0.517 ns) = 11.669 ns; Loc. = LCCOMB_X36_Y32_N22; Fanout = 2; COMB Node = 'Memoria:Memory\|Add6~9'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { mux2entradas32bits_real:IouDMux|saidaMux[4]~4 Memoria:Memory|Add6~9 } "NODE_NAME" } } { "Memoria.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Memoria.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.749 ns Memoria:Memory\|Add6~11 12 COMB LCCOMB_X36_Y32_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 11.749 ns; Loc. = LCCOMB_X36_Y32_N24; Fanout = 2; COMB Node = 'Memoria:Memory\|Add6~11'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Memoria:Memory|Add6~9 Memoria:Memory|Add6~11 } "NODE_NAME" } } { "Memoria.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Memoria.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.829 ns Memoria:Memory\|Add6~13 13 COMB LCCOMB_X36_Y32_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 11.829 ns; Loc. = LCCOMB_X36_Y32_N26; Fanout = 1; COMB Node = 'Memoria:Memory\|Add6~13'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Memoria:Memory|Add6~11 Memoria:Memory|Add6~13 } "NODE_NAME" } } { "Memoria.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Memoria.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.287 ns Memoria:Memory\|Add6~14 14 COMB LCCOMB_X36_Y32_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 12.287 ns; Loc. = LCCOMB_X36_Y32_N28; Fanout = 1; COMB Node = 'Memoria:Memory\|Add6~14'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Memoria:Memory|Add6~13 Memoria:Memory|Add6~14 } "NODE_NAME" } } { "Memoria.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Memoria.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.159 ns) 13.962 ns Memoria:Memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7 15 MEM M4K_X37_Y32 8 " "Info: 15: + IC(1.516 ns) + CELL(0.159 ns) = 13.962 ns; Loc. = M4K_X37_Y32; Fanout = 8; MEM Node = 'Memoria:Memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { Memoria:Memory|Add6~14 Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/lab7/Desktop/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.208 ns ( 30.14 % ) " "Info: Total cell delay = 4.208 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.754 ns ( 69.86 % ) " "Info: Total interconnect delay = 9.754 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.962 ns" { Banco_reg:BancoDeRegistradores|Reg3[2] Banco_reg:BancoDeRegistradores|Mux29~4 Banco_reg:BancoDeRegistradores|Mux29~5 Banco_reg:BancoDeRegistradores|Mux29~6 Banco_reg:BancoDeRegistradores|Mux29~9 mux2entradas32bits_real:EntradaULA1Selection|saidaMux[2]~5 Ula32:ULA|carry_temp[2]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|Mux27~0 mux2entradas32bits_real:IouDMux|saidaMux[4]~4 Memoria:Memory|Add6~9 Memoria:Memory|Add6~11 Memoria:Memory|Add6~13 Memoria:Memory|Add6~14 Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "13.962 ns" { Banco_reg:BancoDeRegistradores|Reg3[2] {} Banco_reg:BancoDeRegistradores|Mux29~4 {} Banco_reg:BancoDeRegistradores|Mux29~5 {} Banco_reg:BancoDeRegistradores|Mux29~6 {} Banco_reg:BancoDeRegistradores|Mux29~9 {} mux2entradas32bits_real:EntradaULA1Selection|saidaMux[2]~5 {} Ula32:ULA|carry_temp[2]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|Mux27~0 {} mux2entradas32bits_real:IouDMux|saidaMux[4]~4 {} Memoria:Memory|Add6~9 {} Memoria:Memory|Add6~11 {} Memoria:Memory|Add6~13 {} Memoria:Memory|Add6~14 {} Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 1.893ns 0.544ns 0.877ns 0.294ns 0.298ns 0.820ns 0.302ns 1.162ns 1.117ns 0.931ns 0.000ns 0.000ns 0.000ns 1.516ns } { 0.000ns 0.178ns 0.322ns 0.322ns 0.178ns 0.521ns 0.521ns 0.516ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.458ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.090 ns - Smallest " "Info: - Smallest clock skew is 0.090 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.145 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 3.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.747 ns) 3.145 ns Memoria:Memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X37_Y32 8 " "Info: 3: + IC(1.248 ns) + CELL(0.747 ns) = 3.145 ns; Loc. = M4K_X37_Y32; Fanout = 8; MEM Node = 'Memoria:Memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/lab7/Desktop/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 56.38 % ) " "Info: Total cell delay = 1.773 ns ( 56.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 43.62 % ) " "Info: Total interconnect delay = 1.372 ns ( 43.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { clock clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { clock {} clock~combout {} clock~clkctrl {} Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.124ns 1.248ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.055 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.602 ns) 3.055 ns Banco_reg:BancoDeRegistradores\|Reg3\[2\] 3 REG LCFF_X36_Y34_N29 2 " "Info: 3: + IC(1.303 ns) + CELL(0.602 ns) = 3.055 ns; Loc. = LCFF_X36_Y34_N29; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores\|Reg3\[2\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { clock~clkctrl Banco_reg:BancoDeRegistradores|Reg3[2] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.29 % ) " "Info: Total cell delay = 1.628 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 46.71 % ) " "Info: Total interconnect delay = 1.427 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.055 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg3[2] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.055 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg3[2] {} } { 0.000ns 0.000ns 0.124ns 1.303ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { clock clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { clock {} clock~combout {} clock~clkctrl {} Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.124ns 1.248ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.055 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg3[2] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.055 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg3[2] {} } { 0.000ns 0.000ns 0.124ns 1.303ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/lab7/Desktop/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.962 ns" { Banco_reg:BancoDeRegistradores|Reg3[2] Banco_reg:BancoDeRegistradores|Mux29~4 Banco_reg:BancoDeRegistradores|Mux29~5 Banco_reg:BancoDeRegistradores|Mux29~6 Banco_reg:BancoDeRegistradores|Mux29~9 mux2entradas32bits_real:EntradaULA1Selection|saidaMux[2]~5 Ula32:ULA|carry_temp[2]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|Mux27~0 mux2entradas32bits_real:IouDMux|saidaMux[4]~4 Memoria:Memory|Add6~9 Memoria:Memory|Add6~11 Memoria:Memory|Add6~13 Memoria:Memory|Add6~14 Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "13.962 ns" { Banco_reg:BancoDeRegistradores|Reg3[2] {} Banco_reg:BancoDeRegistradores|Mux29~4 {} Banco_reg:BancoDeRegistradores|Mux29~5 {} Banco_reg:BancoDeRegistradores|Mux29~6 {} Banco_reg:BancoDeRegistradores|Mux29~9 {} mux2entradas32bits_real:EntradaULA1Selection|saidaMux[2]~5 {} Ula32:ULA|carry_temp[2]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|Mux27~0 {} mux2entradas32bits_real:IouDMux|saidaMux[4]~4 {} Memoria:Memory|Add6~9 {} Memoria:Memory|Add6~11 {} Memoria:Memory|Add6~13 {} Memoria:Memory|Add6~14 {} Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 1.893ns 0.544ns 0.877ns 0.294ns 0.298ns 0.820ns 0.302ns 1.162ns 1.117ns 0.931ns 0.000ns 0.000ns 0.000ns 1.516ns } { 0.000ns 0.178ns 0.322ns 0.322ns 0.178ns 0.521ns 0.521ns 0.516ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.458ns 0.159ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { clock clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { clock {} clock~combout {} clock~clkctrl {} Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.124ns 1.248ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.055 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg3[2] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.055 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg3[2] {} } { 0.000ns 0.000ns 0.124ns 1.303ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controlador:ctrl\|state\[3\] reset clock 1.528 ns register " "Info: tsu for register \"controlador:ctrl\|state\[3\]\" (data pin = \"reset\", clock pin = \"clock\") is 1.528 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.636 ns + Longest pin register " "Info: + Longest pin to register delay is 4.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_T3 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.457 ns) 3.673 ns controlador:ctrl\|state~9 2 COMB LCCOMB_X32_Y31_N12 1 " "Info: 2: + IC(2.190 ns) + CELL(0.457 ns) = 3.673 ns; Loc. = LCCOMB_X32_Y31_N12; Fanout = 1; COMB Node = 'controlador:ctrl\|state~9'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { reset controlador:ctrl|state~9 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.541 ns) 4.540 ns controlador:ctrl\|state~10 3 COMB LCCOMB_X32_Y31_N22 1 " "Info: 3: + IC(0.326 ns) + CELL(0.541 ns) = 4.540 ns; Loc. = LCCOMB_X32_Y31_N22; Fanout = 1; COMB Node = 'controlador:ctrl\|state~10'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { controlador:ctrl|state~9 controlador:ctrl|state~10 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.636 ns controlador:ctrl\|state\[3\] 4 REG LCFF_X32_Y31_N23 17 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.636 ns; Loc. = LCFF_X32_Y31_N23; Fanout = 17; REG Node = 'controlador:ctrl\|state\[3\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlador:ctrl|state~10 controlador:ctrl|state[3] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.120 ns ( 45.73 % ) " "Info: Total cell delay = 2.120 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.516 ns ( 54.27 % ) " "Info: Total interconnect delay = 2.516 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.636 ns" { reset controlador:ctrl|state~9 controlador:ctrl|state~10 controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "4.636 ns" { reset {} reset~combout {} controlador:ctrl|state~9 {} controlador:ctrl|state~10 {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 2.190ns 0.326ns 0.000ns } { 0.000ns 1.026ns 0.457ns 0.541ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.070 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.602 ns) 3.070 ns controlador:ctrl\|state\[3\] 3 REG LCFF_X32_Y31_N23 17 " "Info: 3: + IC(1.318 ns) + CELL(0.602 ns) = 3.070 ns; Loc. = LCFF_X32_Y31_N23; Fanout = 17; REG Node = 'controlador:ctrl\|state\[3\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { clock~clkctrl controlador:ctrl|state[3] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.03 % ) " "Info: Total cell delay = 1.628 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.442 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { clock clock~clkctrl controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 0.124ns 1.318ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.636 ns" { reset controlador:ctrl|state~9 controlador:ctrl|state~10 controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "4.636 ns" { reset {} reset~combout {} controlador:ctrl|state~9 {} controlador:ctrl|state~10 {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 2.190ns 0.326ns 0.000ns } { 0.000ns 1.026ns 0.457ns 0.541ns 0.096ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { clock clock~clkctrl controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 0.124ns 1.318ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock EntradaULA2\[1\] Instr_Reg:inst_reg\|Instr20_16\[1\] 23.067 ns register " "Info: tco from clock \"clock\" to destination pin \"EntradaULA2\[1\]\" through register \"Instr_Reg:inst_reg\|Instr20_16\[1\]\" is 23.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.066 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.602 ns) 3.066 ns Instr_Reg:inst_reg\|Instr20_16\[1\] 3 REG LCFF_X42_Y34_N9 130 " "Info: 3: + IC(1.314 ns) + CELL(0.602 ns) = 3.066 ns; Loc. = LCFF_X42_Y34_N9; Fanout = 130; REG Node = 'Instr_Reg:inst_reg\|Instr20_16\[1\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.10 % ) " "Info: Total cell delay = 1.628 ns ( 53.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 46.90 % ) " "Info: Total interconnect delay = 1.438 ns ( 46.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.066 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr20_16[1] {} } { 0.000ns 0.000ns 0.124ns 1.314ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.724 ns + Longest register pin " "Info: + Longest register to pin delay is 19.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst_reg\|Instr20_16\[1\] 1 REG LCFF_X42_Y34_N9 130 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y34_N9; Fanout = 130; REG Node = 'Instr_Reg:inst_reg\|Instr20_16\[1\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.609 ns) + CELL(0.513 ns) 3.122 ns Banco_reg:BancoDeRegistradores\|Mux62~4 2 COMB LCCOMB_X36_Y31_N14 1 " "Info: 2: + IC(2.609 ns) + CELL(0.513 ns) = 3.122 ns; Loc. = LCCOMB_X36_Y31_N14; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux62~4'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { Instr_Reg:inst_reg|Instr20_16[1] Banco_reg:BancoDeRegistradores|Mux62~4 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.521 ns) 4.535 ns Banco_reg:BancoDeRegistradores\|Mux62~5 3 COMB LCCOMB_X36_Y34_N26 1 " "Info: 3: + IC(0.892 ns) + CELL(0.521 ns) = 4.535 ns; Loc. = LCCOMB_X36_Y34_N26; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux62~5'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { Banco_reg:BancoDeRegistradores|Mux62~4 Banco_reg:BancoDeRegistradores|Mux62~5 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.734 ns) + CELL(0.322 ns) 7.591 ns Banco_reg:BancoDeRegistradores\|Mux62~6 4 COMB LCCOMB_X34_Y31_N10 1 " "Info: 4: + IC(2.734 ns) + CELL(0.322 ns) = 7.591 ns; Loc. = LCCOMB_X34_Y31_N10; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux62~6'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { Banco_reg:BancoDeRegistradores|Mux62~5 Banco_reg:BancoDeRegistradores|Mux62~6 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.544 ns) 8.445 ns Banco_reg:BancoDeRegistradores\|Mux62~9 5 COMB LCCOMB_X34_Y31_N20 1 " "Info: 5: + IC(0.310 ns) + CELL(0.544 ns) = 8.445 ns; Loc. = LCCOMB_X34_Y31_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux62~9'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { Banco_reg:BancoDeRegistradores|Mux62~6 Banco_reg:BancoDeRegistradores|Mux62~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.544 ns) 9.300 ns Banco_reg:BancoDeRegistradores\|Mux62~20 6 COMB LCCOMB_X34_Y31_N16 2 " "Info: 6: + IC(0.311 ns) + CELL(0.544 ns) = 9.300 ns; Loc. = LCCOMB_X34_Y31_N16; Fanout = 2; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux62~20'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Banco_reg:BancoDeRegistradores|Mux62~9 Banco_reg:BancoDeRegistradores|Mux62~20 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.022 ns) + CELL(0.545 ns) 12.867 ns mux4entradas32bits:EntradaULA2Selection\|Mux30~0 7 COMB LCCOMB_X39_Y34_N12 1 " "Info: 7: + IC(3.022 ns) + CELL(0.545 ns) = 12.867 ns; Loc. = LCCOMB_X39_Y34_N12; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection\|Mux30~0'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.567 ns" { Banco_reg:BancoDeRegistradores|Mux62~20 mux4entradas32bits:EntradaULA2Selection|Mux30~0 } "NODE_NAME" } } { "mux4entradas32bits.sv" "" { Text "C:/Users/lab7/Desktop/projeto/mux4entradas32bits.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.851 ns) + CELL(3.006 ns) 19.724 ns EntradaULA2\[1\] 8 PIN PIN_C19 0 " "Info: 8: + IC(3.851 ns) + CELL(3.006 ns) = 19.724 ns; Loc. = PIN_C19; Fanout = 0; PIN Node = 'EntradaULA2\[1\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { mux4entradas32bits:EntradaULA2Selection|Mux30~0 EntradaULA2[1] } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.995 ns ( 30.39 % ) " "Info: Total cell delay = 5.995 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.729 ns ( 69.61 % ) " "Info: Total interconnect delay = 13.729 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.724 ns" { Instr_Reg:inst_reg|Instr20_16[1] Banco_reg:BancoDeRegistradores|Mux62~4 Banco_reg:BancoDeRegistradores|Mux62~5 Banco_reg:BancoDeRegistradores|Mux62~6 Banco_reg:BancoDeRegistradores|Mux62~9 Banco_reg:BancoDeRegistradores|Mux62~20 mux4entradas32bits:EntradaULA2Selection|Mux30~0 EntradaULA2[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "19.724 ns" { Instr_Reg:inst_reg|Instr20_16[1] {} Banco_reg:BancoDeRegistradores|Mux62~4 {} Banco_reg:BancoDeRegistradores|Mux62~5 {} Banco_reg:BancoDeRegistradores|Mux62~6 {} Banco_reg:BancoDeRegistradores|Mux62~9 {} Banco_reg:BancoDeRegistradores|Mux62~20 {} mux4entradas32bits:EntradaULA2Selection|Mux30~0 {} EntradaULA2[1] {} } { 0.000ns 2.609ns 0.892ns 2.734ns 0.310ns 0.311ns 3.022ns 3.851ns } { 0.000ns 0.513ns 0.521ns 0.322ns 0.544ns 0.544ns 0.545ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.066 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr20_16[1] {} } { 0.000ns 0.000ns 0.124ns 1.314ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.724 ns" { Instr_Reg:inst_reg|Instr20_16[1] Banco_reg:BancoDeRegistradores|Mux62~4 Banco_reg:BancoDeRegistradores|Mux62~5 Banco_reg:BancoDeRegistradores|Mux62~6 Banco_reg:BancoDeRegistradores|Mux62~9 Banco_reg:BancoDeRegistradores|Mux62~20 mux4entradas32bits:EntradaULA2Selection|Mux30~0 EntradaULA2[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "19.724 ns" { Instr_Reg:inst_reg|Instr20_16[1] {} Banco_reg:BancoDeRegistradores|Mux62~4 {} Banco_reg:BancoDeRegistradores|Mux62~5 {} Banco_reg:BancoDeRegistradores|Mux62~6 {} Banco_reg:BancoDeRegistradores|Mux62~9 {} Banco_reg:BancoDeRegistradores|Mux62~20 {} mux4entradas32bits:EntradaULA2Selection|Mux30~0 {} EntradaULA2[1] {} } { 0.000ns 2.609ns 0.892ns 2.734ns 0.310ns 0.311ns 3.022ns 3.851ns } { 0.000ns 0.513ns 0.521ns 0.322ns 0.544ns 0.544ns 0.545ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlador:ctrl\|state\[1\] reset clock -0.287 ns register " "Info: th for register \"controlador:ctrl\|state\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.070 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.602 ns) 3.070 ns controlador:ctrl\|state\[1\] 3 REG LCFF_X32_Y31_N11 17 " "Info: 3: + IC(1.318 ns) + CELL(0.602 ns) = 3.070 ns; Loc. = LCFF_X32_Y31_N11; Fanout = 17; REG Node = 'controlador:ctrl\|state\[1\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { clock~clkctrl controlador:ctrl|state[1] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.03 % ) " "Info: Total cell delay = 1.628 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.442 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { clock clock~clkctrl controlador:ctrl|state[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[1] {} } { 0.000ns 0.000ns 0.124ns 1.318ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.643 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_T3 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.322 ns) 3.547 ns controlador:ctrl\|state~7 2 COMB LCCOMB_X32_Y31_N10 1 " "Info: 2: + IC(2.199 ns) + CELL(0.322 ns) = 3.547 ns; Loc. = LCCOMB_X32_Y31_N10; Fanout = 1; COMB Node = 'controlador:ctrl\|state~7'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { reset controlador:ctrl|state~7 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.643 ns controlador:ctrl\|state\[1\] 3 REG LCFF_X32_Y31_N11 17 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.643 ns; Loc. = LCFF_X32_Y31_N11; Fanout = 17; REG Node = 'controlador:ctrl\|state\[1\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlador:ctrl|state~7 controlador:ctrl|state[1] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 39.64 % ) " "Info: Total cell delay = 1.444 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.199 ns ( 60.36 % ) " "Info: Total interconnect delay = 2.199 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { reset controlador:ctrl|state~7 controlador:ctrl|state[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { reset {} reset~combout {} controlador:ctrl|state~7 {} controlador:ctrl|state[1] {} } { 0.000ns 0.000ns 2.199ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { clock clock~clkctrl controlador:ctrl|state[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[1] {} } { 0.000ns 0.000ns 0.124ns 1.318ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { reset controlador:ctrl|state~7 controlador:ctrl|state[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { reset {} reset~combout {} controlador:ctrl|state~7 {} controlador:ctrl|state[1] {} } { 0.000ns 0.000ns 2.199ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 21:27:29 2018 " "Info: Processing ended: Thu Apr 12 21:27:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
