/* Machine-generated using Migen */
module top(
	output led0,
	output led1
);


// synthesis translate_off
reg dummy_s;
initial dummy_s <= 1'd0;
// synthesis translate_on

assign led0 = 1'd1;
assign led1 = 1'd1;

endmodule
