<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="CNT_ICON" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
CNT_ICON instance_name (
    .CONTROL0(CONTROL0),
    .CONTROL1(CONTROL1)
);

 
		</Template>
		<Template label="CNT_ILA" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
CNT_ILA instance_name (
    .CONTROL(CONTROL),
    .CLK(CLK),
    .DATA(DATA),
    .TRIG0(TRIG0)
);

 
		</Template>
		<Template label="CNT_VIO" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
CNT_VIO instance_name (
    .CONTROL(CONTROL),
    .ASYNC_IN(ASYNC_IN),
    .ASYNC_OUT(ASYNC_OUT)
);

 
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="CNT_ICON" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component CNT_ICON
  PORT (
    CONTROL0 : INOUT STD_LOGIC_VECTOR(35 DOWNTO 0);
    CONTROL1 : INOUT STD_LOGIC_VECTOR(35 DOWNTO 0));

end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 

your_instance_name : CNT_ICON
  port map (
    CONTROL0 =&gt; CONTROL0,
    CONTROL1 =&gt; CONTROL1);

 
		</Template>
		<Template label="CNT_ILA" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component CNT_ILA
  PORT (
    CONTROL : INOUT STD_LOGIC_VECTOR(35 DOWNTO 0);
    CLK : IN STD_LOGIC;
    DATA : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
    TRIG0 : IN STD_LOGIC_VECTOR(1 DOWNTO 0));

end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 

your_instance_name : CNT_ILA
  port map (
    CONTROL =&gt; CONTROL,
    CLK =&gt; CLK,
    DATA =&gt; DATA,
    TRIG0 =&gt; TRIG0);

 
		</Template>
		<Template label="CNT_VIO" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component CNT_VIO
  PORT (
    CONTROL : INOUT STD_LOGIC_VECTOR(35 DOWNTO 0);
    ASYNC_IN : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
    ASYNC_OUT : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));

end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 

your_instance_name : CNT_VIO
  port map (
    CONTROL =&gt; CONTROL,
    ASYNC_IN =&gt; ASYNC_IN,
    ASYNC_OUT =&gt; ASYNC_OUT);

 
		</Template>
	</Folder>
</RootFolder>
