<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p96" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_96{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_96{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_96{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_96{left:81px;bottom:959px;letter-spacing:-0.17px;}
#t5_96{left:138px;bottom:959px;letter-spacing:-0.17px;}
#t6_96{left:188px;bottom:959px;letter-spacing:-0.14px;}
#t7_96{left:419px;bottom:959px;letter-spacing:-0.15px;}
#t8_96{left:512px;bottom:959px;letter-spacing:-0.11px;}
#t9_96{left:512px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_96{left:512px;bottom:917px;letter-spacing:-0.12px;}
#tb_96{left:81px;bottom:892px;letter-spacing:-0.16px;}
#tc_96{left:138px;bottom:892px;letter-spacing:-0.16px;}
#td_96{left:189px;bottom:892px;letter-spacing:-0.14px;}
#te_96{left:419px;bottom:892px;letter-spacing:-0.15px;}
#tf_96{left:512px;bottom:892px;letter-spacing:-0.11px;}
#tg_96{left:512px;bottom:875px;letter-spacing:-0.1px;}
#th_96{left:512px;bottom:854px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ti_96{left:512px;bottom:833px;letter-spacing:-0.12px;}
#tj_96{left:81px;bottom:808px;letter-spacing:-0.17px;}
#tk_96{left:138px;bottom:808px;letter-spacing:-0.16px;}
#tl_96{left:189px;bottom:808px;letter-spacing:-0.14px;}
#tm_96{left:419px;bottom:808px;letter-spacing:-0.15px;}
#tn_96{left:512px;bottom:808px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#to_96{left:512px;bottom:787px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_96{left:512px;bottom:765px;letter-spacing:-0.12px;}
#tq_96{left:81px;bottom:741px;letter-spacing:-0.17px;}
#tr_96{left:138px;bottom:741px;letter-spacing:-0.16px;}
#ts_96{left:189px;bottom:741px;letter-spacing:-0.14px;}
#tt_96{left:419px;bottom:741px;letter-spacing:-0.15px;}
#tu_96{left:512px;bottom:741px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#tv_96{left:512px;bottom:719px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_96{left:512px;bottom:698px;letter-spacing:-0.12px;}
#tx_96{left:81px;bottom:674px;letter-spacing:-0.17px;}
#ty_96{left:138px;bottom:674px;letter-spacing:-0.16px;}
#tz_96{left:189px;bottom:674px;letter-spacing:-0.14px;}
#t10_96{left:419px;bottom:674px;letter-spacing:-0.15px;}
#t11_96{left:512px;bottom:674px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t12_96{left:512px;bottom:652px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_96{left:512px;bottom:631px;letter-spacing:-0.12px;}
#t14_96{left:81px;bottom:606px;letter-spacing:-0.17px;}
#t15_96{left:138px;bottom:606px;letter-spacing:-0.16px;}
#t16_96{left:189px;bottom:606px;letter-spacing:-0.14px;}
#t17_96{left:419px;bottom:606px;letter-spacing:-0.15px;}
#t18_96{left:512px;bottom:606px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t19_96{left:512px;bottom:585px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1a_96{left:512px;bottom:564px;letter-spacing:-0.12px;}
#t1b_96{left:81px;bottom:539px;letter-spacing:-0.14px;}
#t1c_96{left:138px;bottom:539px;letter-spacing:-0.16px;}
#t1d_96{left:189px;bottom:539px;letter-spacing:-0.15px;}
#t1e_96{left:419px;bottom:539px;letter-spacing:-0.15px;}
#t1f_96{left:512px;bottom:539px;letter-spacing:-0.11px;}
#t1g_96{left:512px;bottom:522px;letter-spacing:-0.12px;}
#t1h_96{left:512px;bottom:501px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_96{left:512px;bottom:480px;letter-spacing:-0.12px;}
#t1j_96{left:81px;bottom:455px;letter-spacing:-0.15px;}
#t1k_96{left:138px;bottom:455px;letter-spacing:-0.15px;}
#t1l_96{left:189px;bottom:455px;letter-spacing:-0.15px;}
#t1m_96{left:418px;bottom:455px;letter-spacing:-0.15px;}
#t1n_96{left:512px;bottom:455px;letter-spacing:-0.12px;}
#t1o_96{left:512px;bottom:438px;letter-spacing:-0.12px;}
#t1p_96{left:512px;bottom:417px;letter-spacing:-0.11px;}
#t1q_96{left:81px;bottom:393px;letter-spacing:-0.17px;}
#t1r_96{left:138px;bottom:393px;letter-spacing:-0.16px;}
#t1s_96{left:189px;bottom:393px;letter-spacing:-0.14px;}
#t1t_96{left:419px;bottom:393px;letter-spacing:-0.15px;}
#t1u_96{left:512px;bottom:393px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_96{left:512px;bottom:371px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1w_96{left:512px;bottom:350px;letter-spacing:-0.12px;}
#t1x_96{left:78px;bottom:325px;letter-spacing:-0.14px;}
#t1y_96{left:93px;bottom:309px;}
#t1z_96{left:134px;bottom:325px;letter-spacing:-0.17px;}
#t20_96{left:189px;bottom:325px;letter-spacing:-0.15px;}
#t21_96{left:419px;bottom:325px;letter-spacing:-0.15px;}
#t22_96{left:512px;bottom:325px;letter-spacing:-0.12px;}
#t23_96{left:512px;bottom:304px;letter-spacing:-0.12px;}
#t24_96{left:512px;bottom:287px;letter-spacing:-0.11px;}
#t25_96{left:77px;bottom:263px;letter-spacing:-0.17px;}
#t26_96{left:93px;bottom:246px;}
#t27_96{left:134px;bottom:263px;letter-spacing:-0.17px;}
#t28_96{left:189px;bottom:263px;letter-spacing:-0.15px;}
#t29_96{left:419px;bottom:263px;letter-spacing:-0.15px;}
#t2a_96{left:512px;bottom:263px;letter-spacing:-0.12px;}
#t2b_96{left:512px;bottom:241px;letter-spacing:-0.12px;}
#t2c_96{left:512px;bottom:224px;letter-spacing:-0.11px;}
#t2d_96{left:78px;bottom:200px;letter-spacing:-0.14px;}
#t2e_96{left:93px;bottom:183px;}
#t2f_96{left:134px;bottom:200px;letter-spacing:-0.17px;}
#t2g_96{left:189px;bottom:200px;letter-spacing:-0.15px;}
#t2h_96{left:418px;bottom:200px;letter-spacing:-0.14px;}
#t2i_96{left:512px;bottom:200px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2j_96{left:512px;bottom:179px;letter-spacing:-0.12px;}
#t2k_96{left:512px;bottom:162px;letter-spacing:-0.11px;}
#t2l_96{left:190px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2m_96{left:266px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2n_96{left:100px;bottom:1025px;letter-spacing:-0.12px;}
#t2o_96{left:101px;bottom:1008px;letter-spacing:-0.14px;}
#t2p_96{left:217px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2q_96{left:435px;bottom:1025px;letter-spacing:-0.15px;}
#t2r_96{left:437px;bottom:1008px;letter-spacing:-0.13px;}
#t2s_96{left:633px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2t_96{left:87px;bottom:984px;letter-spacing:-0.18px;}
#t2u_96{left:143px;bottom:984px;letter-spacing:-0.14px;}

.s1_96{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_96{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_96{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_96{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_96{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts96" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg96Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg96" style="-webkit-user-select: none;"><object width="935" height="1210" data="96/96.svg" type="image/svg+xml" id="pdf96" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_96" class="t s1_96">2-80 </span><span id="t2_96" class="t s1_96">Vol. 4 </span>
<span id="t3_96" class="t s2_96">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_96" class="t s3_96">484H </span><span id="t5_96" class="t s3_96">1156 </span><span id="t6_96" class="t s3_96">IA32_VMX_ENTRY_CTLS </span><span id="t7_96" class="t s3_96">Unique </span><span id="t8_96" class="t s3_96">Capability Reporting Register of VM-Entry Controls (R/O) </span>
<span id="t9_96" class="t s3_96">See Table 2-2. </span>
<span id="ta_96" class="t s3_96">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="tb_96" class="t s3_96">485H </span><span id="tc_96" class="t s3_96">1157 </span><span id="td_96" class="t s3_96">IA32_VMX_MISC </span><span id="te_96" class="t s3_96">Unique </span><span id="tf_96" class="t s3_96">Reporting Register of Miscellaneous VMX Capabilities </span>
<span id="tg_96" class="t s3_96">(R/O) </span>
<span id="th_96" class="t s3_96">See Table 2-2. </span>
<span id="ti_96" class="t s3_96">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="tj_96" class="t s3_96">486H </span><span id="tk_96" class="t s3_96">1158 </span><span id="tl_96" class="t s3_96">IA32_VMX_CR0_FIXED0 </span><span id="tm_96" class="t s3_96">Unique </span><span id="tn_96" class="t s3_96">Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) </span>
<span id="to_96" class="t s3_96">See Table 2-2. </span>
<span id="tp_96" class="t s3_96">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="tq_96" class="t s3_96">487H </span><span id="tr_96" class="t s3_96">1159 </span><span id="ts_96" class="t s3_96">IA32_VMX_CR0_FIXED1 </span><span id="tt_96" class="t s3_96">Unique </span><span id="tu_96" class="t s3_96">Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) </span>
<span id="tv_96" class="t s3_96">See Table 2-2. </span>
<span id="tw_96" class="t s3_96">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="tx_96" class="t s3_96">488H </span><span id="ty_96" class="t s3_96">1160 </span><span id="tz_96" class="t s3_96">IA32_VMX_CR4_FIXED0 </span><span id="t10_96" class="t s3_96">Unique </span><span id="t11_96" class="t s3_96">Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) </span>
<span id="t12_96" class="t s3_96">See Table 2-2. </span>
<span id="t13_96" class="t s3_96">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t14_96" class="t s3_96">489H </span><span id="t15_96" class="t s3_96">1161 </span><span id="t16_96" class="t s3_96">IA32_VMX_CR4_FIXED1 </span><span id="t17_96" class="t s3_96">Unique </span><span id="t18_96" class="t s3_96">Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) </span>
<span id="t19_96" class="t s3_96">See Table 2-2. </span>
<span id="t1a_96" class="t s3_96">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t1b_96" class="t s3_96">48AH </span><span id="t1c_96" class="t s3_96">1162 </span><span id="t1d_96" class="t s3_96">IA32_VMX_VMCS_ENUM </span><span id="t1e_96" class="t s3_96">Unique </span><span id="t1f_96" class="t s3_96">Capability Reporting Register of VMCS Field Enumeration </span>
<span id="t1g_96" class="t s3_96">(R/O) </span>
<span id="t1h_96" class="t s3_96">See Table 2-2. </span>
<span id="t1i_96" class="t s3_96">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t1j_96" class="t s3_96">48BH </span><span id="t1k_96" class="t s3_96">1163 </span><span id="t1l_96" class="t s3_96">IA32_VMX_PROCBASED_CTLS2 </span><span id="t1m_96" class="t s3_96">Unique </span><span id="t1n_96" class="t s3_96">Capability Reporting Register of Secondary Processor- </span>
<span id="t1o_96" class="t s3_96">Based VM-Execution Controls (R/O) </span>
<span id="t1p_96" class="t s3_96">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t1q_96" class="t s3_96">600H </span><span id="t1r_96" class="t s3_96">1536 </span><span id="t1s_96" class="t s3_96">IA32_DS_AREA </span><span id="t1t_96" class="t s3_96">Unique </span><span id="t1u_96" class="t s3_96">DS Save Area (R/W) </span>
<span id="t1v_96" class="t s3_96">See Table 2-2. </span>
<span id="t1w_96" class="t s3_96">See Section 20.6.3.4, “Debug Store (DS) Mechanism.” </span>
<span id="t1x_96" class="t s3_96">107CC </span>
<span id="t1y_96" class="t s3_96">H </span>
<span id="t1z_96" class="t s3_96">67532 </span><span id="t20_96" class="t s3_96">MSR_EMON_L3_CTR_CTL0 </span><span id="t21_96" class="t s3_96">Unique </span><span id="t22_96" class="t s3_96">GBUSQ Event Control/Counter Register (R/W) </span>
<span id="t23_96" class="t s3_96">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="t24_96" class="t s3_96">signature 06_1D) only. See Section 18.2.2. </span>
<span id="t25_96" class="t s3_96">107CD </span>
<span id="t26_96" class="t s3_96">H </span>
<span id="t27_96" class="t s3_96">67533 </span><span id="t28_96" class="t s3_96">MSR_EMON_L3_CTR_CTL1 </span><span id="t29_96" class="t s3_96">Unique </span><span id="t2a_96" class="t s3_96">GBUSQ Event Control/Counter Register (R/W) </span>
<span id="t2b_96" class="t s3_96">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="t2c_96" class="t s3_96">signature 06_1D) only. See Section 18.2.2. </span>
<span id="t2d_96" class="t s3_96">107CE </span>
<span id="t2e_96" class="t s3_96">H </span>
<span id="t2f_96" class="t s3_96">67534 </span><span id="t2g_96" class="t s3_96">MSR_EMON_L3_CTR_CTL2 </span><span id="t2h_96" class="t s3_96">Unique </span><span id="t2i_96" class="t s3_96">GSNPQ Event Control/Counter Register (R/W) </span>
<span id="t2j_96" class="t s3_96">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="t2k_96" class="t s3_96">signature 06_1D) only. See Section 18.2.2. </span>
<span id="t2l_96" class="t s4_96">Table 2-3. </span><span id="t2m_96" class="t s4_96">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t2n_96" class="t s5_96">Register </span>
<span id="t2o_96" class="t s5_96">Address </span><span id="t2p_96" class="t s5_96">Register Name / Bit Fields </span>
<span id="t2q_96" class="t s5_96">Shared/ </span>
<span id="t2r_96" class="t s5_96">Unique </span><span id="t2s_96" class="t s5_96">Bit Description </span>
<span id="t2t_96" class="t s5_96">Hex </span><span id="t2u_96" class="t s5_96">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
