INFO: [VRFC 10-2263] Analyzing Verilog file "/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/tb_small_reg_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fault_injector
INFO: [VRFC 10-311] analyzing module ff_d
INFO: [VRFC 10-311] analyzing module ff_d__1
INFO: [VRFC 10-311] analyzing module ff_d__2
INFO: [VRFC 10-311] analyzing module ff_d__3
INFO: [VRFC 10-311] analyzing module fifo_reg
INFO: [VRFC 10-311] analyzing module lfsr_address_gen
INFO: [VRFC 10-311] analyzing module small_reg_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/sim_1/new/tb_small_reg_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_small_reg_top
