-makelib ies_lib/xil_defaultlib \
  "../../../bd/SCS_TT/ip/SCS_TT_TT_CDELAY_0_0/sim/SCS_TT_TT_CDELAY_0_0.vhd" \
  "../../../bd/SCS_TT/ip/SCS_TT_TT_CDELAY_0_1/sim/SCS_TT_TT_CDELAY_0_1.vhd" \
  "../../../bd/SCS_TT/ip/SCS_TT_TT_CDELAY_1_0/sim/SCS_TT_TT_CDELAY_1_0.vhd" \
  "../../../bd/SCS_TT/ip/SCS_TT_TT_CDELAY_2_0/sim/SCS_TT_TT_CDELAY_2_0.vhd" \
  "../../../bd/SCS_TT/ip/SCS_TT_TT_CDELAY_2_1/sim/SCS_TT_TT_CDELAY_2_1.vhd" \
  "../../../bd/SCS_TT/ip/SCS_TT_TT_DETECTOR_0_0/sim/SCS_TT_TT_DETECTOR_0_0.vhd" \
  "../../../bd/SCS_TT/sim/SCS_TT.vhd" \
-endlib

