<html><body><samp><pre>
<!@TC:1729370301>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-LI6GKLP

# Sat Oct 19 22:38:21 2024

#Implementation: impl1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1729370302> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1729370302> | Running in 64-bit mode 
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\alberto\Lattice\FPGARX\NCO.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\test.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\top.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\impl1\source\Multiplier.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\CIC.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:1793:7:1793:11:@N:CG364:@XP_MSG">machxo2.v(1793)</a><!@TM:1729370302> | Synthesizing module OSCH in library work.
Running optimization stage 1 on OSCH .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:1032:7:1032:10:@N:CG364:@XP_MSG">machxo2.v(1032)</a><!@TM:1729370302> | Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:563:7:563:10:@N:CG364:@XP_MSG">machxo2.v(563)</a><!@TM:1729370302> | Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:1173:7:1173:11:@N:CG364:@XP_MSG">machxo2.v(1173)</a><!@TM:1729370302> | Synthesizing module XOR2 in library work.
Running optimization stage 1 on XOR2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:1051:7:1051:15:@N:CG364:@XP_MSG">machxo2.v(1051)</a><!@TM:1729370302> | Synthesizing module ROM16X1A in library work.
Running optimization stage 1 on ROM16X1A .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:43:7:43:11:@N:CG364:@XP_MSG">machxo2.v(43)</a><!@TM:1729370302> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:187:7:187:14:@N:CG364:@XP_MSG">machxo2.v(187)</a><!@TM:1729370302> | Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:723:7:723:12:@N:CG364:@XP_MSG">machxo2.v(723)</a><!@TM:1729370302> | Synthesizing module MUX21 in library work.
Running optimization stage 1 on MUX21 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:138:7:138:13:@N:CG364:@XP_MSG">machxo2.v(138)</a><!@TM:1729370302> | Synthesizing module FADD2B in library work.
Running optimization stage 1 on FADD2B .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:1062:7:1062:16:@N:CG364:@XP_MSG">machxo2.v(1062)</a><!@TM:1729370302> | Synthesizing module ROM256X1A in library work.
Running optimization stage 1 on ROM256X1A .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:1120:7:1120:10:@N:CG364:@XP_MSG">machxo2.v(1120)</a><!@TM:1729370302> | Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:1124:7:1124:10:@N:CG364:@XP_MSG">machxo2.v(1124)</a><!@TM:1729370302> | Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v:8:7:8:13:@N:CG364:@XP_MSG">SinCos.v(8)</a><!@TM:1729370302> | Synthesizing module SinCos in library work.
Running optimization stage 1 on SinCos .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v:8:43:8:47:@W:CL318:@XP_MSG">SinCos.v(8)</a><!@TM:1729370302> | *Output Sine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v:8:49:8:55:@W:CL318:@XP_MSG">SinCos.v(8)</a><!@TM:1729370302> | *Output Cosine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v:271:8:271:13:@W:CL168:@XP_MSG">SinCos.v(271)</a><!@TM:1729370302> | Removing instance INV_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\alberto\Lattice\FPGARX\NCO.v:13:7:13:14:@N:CG364:@XP_MSG">NCO.v(13)</a><!@TM:1729370302> | Synthesizing module nco_sig in library work.
Running optimization stage 1 on nco_sig .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\alberto\Lattice\FPGARX\CIC.v:20:7:20:10:@N:CG364:@XP_MSG">CIC.v(20)</a><!@TM:1729370302> | Synthesizing module CIC in library work.

	width=32'b00000000000000000000000001001000
	decimation_ratio=32'b00000000000000000001000000000000
   Generated name = CIC_72s_4096s
Running optimization stage 1 on CIC_72s_4096s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\alberto\Lattice\FPGARX\CIC.v:92:2:92:8:@W:CL169:@XP_MSG">CIC.v(92)</a><!@TM:1729370302> | Pruning unused register d_scaled[71:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:797:7:797:10:@N:CG364:@XP_MSG">machxo2.v(797)</a><!@TM:1729370302> | Synthesizing module ND2 in library work.
Running optimization stage 1 on ND2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v:684:7:684:12:@N:CG364:@XP_MSG">machxo2.v(684)</a><!@TM:1729370302> | Synthesizing module MULT2 in library work.
Running optimization stage 1 on MULT2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\alberto\Lattice\FPGARX\impl1\source\Multiplier.v:8:7:8:17:@N:CG364:@XP_MSG">Multiplier.v(8)</a><!@TM:1729370302> | Synthesizing module Multiplier in library work.
Running optimization stage 1 on Multiplier .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\impl1\source\Multiplier.v:8:53:8:59:@W:CL318:@XP_MSG">Multiplier.v(8)</a><!@TM:1729370302> | *Output Result has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:45:7:45:10:@N:CG364:@XP_MSG">top.v(45)</a><!@TM:1729370302> | Synthesizing module top in library work.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:158:7:158:26:@W:CS263:@XP_MSG">top.v(158)</a><!@TM:1729370302> | Port-width mismatch for port d_in. The port definition is 12 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:167:7:167:26:@W:CS263:@XP_MSG">top.v(167)</a><!@TM:1729370302> | Port-width mismatch for port d_in. The port definition is 12 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:48:10:48:21:@W:CG360:@XP_MSG">top.v(48)</a><!@TM:1729370302> | Removing wire o_Tx_Serial, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:53:8:53:12:@W:CG360:@XP_MSG">top.v(53)</a><!@TM:1729370302> | Removing wire XOut, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:55:8:55:15:@W:CG360:@XP_MSG">top.v(55)</a><!@TM:1729370302> | Removing wire DiffOut, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:56:8:56:14:@W:CG360:@XP_MSG">top.v(56)</a><!@TM:1729370302> | Removing wire PWMOut, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:57:8:57:16:@W:CG360:@XP_MSG">top.v(57)</a><!@TM:1729370302> | Removing wire PWMOutP1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:58:8:58:16:@W:CG360:@XP_MSG">top.v(58)</a><!@TM:1729370302> | Removing wire PWMOutP2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:59:8:59:16:@W:CG360:@XP_MSG">top.v(59)</a><!@TM:1729370302> | Removing wire PWMOutP3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:60:8:60:16:@W:CG360:@XP_MSG">top.v(60)</a><!@TM:1729370302> | Removing wire PWMOutP4, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:61:8:61:16:@W:CG360:@XP_MSG">top.v(61)</a><!@TM:1729370302> | Removing wire PWMOutN1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:62:8:62:16:@W:CG360:@XP_MSG">top.v(62)</a><!@TM:1729370302> | Removing wire PWMOutN2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:63:8:63:16:@W:CG360:@XP_MSG">top.v(63)</a><!@TM:1729370302> | Removing wire PWMOutN3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:64:8:64:16:@W:CG360:@XP_MSG">top.v(64)</a><!@TM:1729370302> | Removing wire PWMOutN4, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:66:8:66:15:@W:CG360:@XP_MSG">top.v(66)</a><!@TM:1729370302> | Removing wire sin_out, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:67:8:67:22:@W:CG360:@XP_MSG">top.v(67)</a><!@TM:1729370302> | Removing wire CIC_out_clkSin, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:68:8:68:16:@W:CG360:@XP_MSG">top.v(68)</a><!@TM:1729370302> | Removing wire UART_clk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:71:11:71:23:@W:CG133:@XP_MSG">top.v(71)</a><!@TM:1729370302> | Object DelayCounter is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:72:11:72:20:@W:CG360:@XP_MSG">top.v(72)</a><!@TM:1729370302> | Removing wire i_Tx_Byte, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:76:5:76:13:@W:CG360:@XP_MSG">top.v(76)</a><!@TM:1729370302> | Removing wire o_Rx_DV1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:77:10:77:20:@W:CG360:@XP_MSG">top.v(77)</a><!@TM:1729370302> | Removing wire o_Rx_Byte1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:80:11:80:25:@W:CG133:@XP_MSG">top.v(80)</a><!@TM:1729370302> | Object phase_inc_carr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:85:19:85:29:@W:CG360:@XP_MSG">top.v(85)</a><!@TM:1729370302> | Removing wire CIC_outSin, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:88:19:88:29:@W:CG360:@XP_MSG">top.v(88)</a><!@TM:1729370302> | Removing wire CIC_outCos, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:94:18:94:31:@W:CG133:@XP_MSG">top.v(94)</a><!@TM:1729370302> | Object NCO_PLL_Accum is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:97:19:97:33:@W:CG360:@XP_MSG">top.v(97)</a><!@TM:1729370302> | Removing wire CarrierPLL_out, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:99:19:99:27:@W:CG360:@XP_MSG">top.v(99)</a><!@TM:1729370302> | Removing wire DemodOut, as there is no assignment to it.</font>
Running optimization stage 1 on top .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:48:10:48:21:@W:CL318:@XP_MSG">top.v(48)</a><!@TM:1729370302> | *Output o_Tx_Serial has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:49:17:49:22:@W:CL318:@XP_MSG">top.v(49)</a><!@TM:1729370302> | *Output MYLED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:53:8:53:12:@W:CL318:@XP_MSG">top.v(53)</a><!@TM:1729370302> | *Output XOut has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:55:8:55:15:@W:CL318:@XP_MSG">top.v(55)</a><!@TM:1729370302> | *Output DiffOut has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:56:8:56:14:@W:CL318:@XP_MSG">top.v(56)</a><!@TM:1729370302> | *Output PWMOut has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:57:8:57:16:@W:CL318:@XP_MSG">top.v(57)</a><!@TM:1729370302> | *Output PWMOutP1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:58:8:58:16:@W:CL318:@XP_MSG">top.v(58)</a><!@TM:1729370302> | *Output PWMOutP2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:59:8:59:16:@W:CL318:@XP_MSG">top.v(59)</a><!@TM:1729370302> | *Output PWMOutP3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:60:8:60:16:@W:CL318:@XP_MSG">top.v(60)</a><!@TM:1729370302> | *Output PWMOutP4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:61:8:61:16:@W:CL318:@XP_MSG">top.v(61)</a><!@TM:1729370302> | *Output PWMOutN1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:62:8:62:16:@W:CL318:@XP_MSG">top.v(62)</a><!@TM:1729370302> | *Output PWMOutN2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:63:8:63:16:@W:CL318:@XP_MSG">top.v(63)</a><!@TM:1729370302> | *Output PWMOutN3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:64:8:64:16:@W:CL318:@XP_MSG">top.v(64)</a><!@TM:1729370302> | *Output PWMOutN4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:66:8:66:15:@W:CL318:@XP_MSG">top.v(66)</a><!@TM:1729370302> | *Output sin_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:67:8:67:22:@W:CL318:@XP_MSG">top.v(67)</a><!@TM:1729370302> | *Output CIC_out_clkSin has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:68:8:68:16:@W:CL318:@XP_MSG">top.v(68)</a><!@TM:1729370302> | *Output UART_clk has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:181:11:181:17:@W:CL168:@XP_MSG">top.v(181)</a><!@TM:1729370302> | Removing instance MixerQ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:164:44:164:51:@W:CL168:@XP_MSG">top.v(164)</a><!@TM:1729370302> | Removing instance CIC1Cos because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:227:0:227:6:@W:CL177:@XP_MSG">top.v(227)</a><!@TM:1729370302> | Sharing sequential element o_Rx_DV. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:227:0:227:6:@W:CL279:@XP_MSG">top.v(227)</a><!@TM:1729370302> | Pruning register bits 7 to 2 of o_Rx_Byte[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:227:0:227:6:@W:CL260:@XP_MSG">top.v(227)</a><!@TM:1729370302> | Pruning register bit 0 of o_Rx_Byte[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on top .......
<font color=#A52A2A>@W:<a href="@W:CL305:@XP_HELP">CL305</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:227:0:227:6:@W:CL305:@XP_MSG">top.v(227)</a><!@TM:1729370302> | Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)</font>
<font color=#A52A2A>@W:<a href="@W:CL305:@XP_HELP">CL305</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:227:0:227:6:@W:CL305:@XP_MSG">top.v(227)</a><!@TM:1729370302> | Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:227:0:227:6:@W:CL279:@XP_MSG">top.v(227)</a><!@TM:1729370302> | Pruning register bits 63 to 1 of phase_inc_carrGen1[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:227:0:227:6:@N:CL189:@XP_MSG">top.v(227)</a><!@TM:1729370302> | Register bit phase_inc_carrGen1[0] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:77:10:77:20:@W:CL156:@XP_MSG">top.v(77)</a><!@TM:1729370302> | *Input o_Rx_Byte1[1] to expression [dff] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\alberto\Lattice\FPGARX\top.v:47:12:47:23:@N:CL159:@XP_MSG">top.v(47)</a><!@TM:1729370302> | Input i_Rx_Serial is unused.
Running optimization stage 2 on Multiplier .......
Running optimization stage 2 on MULT2 .......
Running optimization stage 2 on ND2 .......
Running optimization stage 2 on CIC_72s_4096s .......
Running optimization stage 2 on nco_sig .......
Running optimization stage 2 on SinCos .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on ROM256X1A .......
Running optimization stage 2 on FADD2B .......
Running optimization stage 2 on MUX21 .......
Running optimization stage 2 on FD1P3DX .......
Running optimization stage 2 on AND2 .......
Running optimization stage 2 on ROM16X1A .......
Running optimization stage 2 on XOR2 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on PUR .......
Running optimization stage 2 on OSCH .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\alberto\Lattice\FPGARX\impl1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 19 22:38:22 2024

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1729370302> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 19 22:38:22 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\alberto\Lattice\FPGARX\impl1\synwork\FPGARX_impl1_comp.rt.csv:@XP_FILE">FPGARX_impl1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 19 22:38:22 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1729370301>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Database state : C:\Users\alberto\Lattice\FPGARX\impl1\synwork\|impl1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1729370304> | Running in 64-bit mode 
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 19 22:38:24 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1729370301>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1729370301>
# Sat Oct 19 22:38:24 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\alberto\Lattice\FPGARX\sdc1.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1729370305> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1_scck.rpt:@XP_FILE">FPGARX_impl1_scck.rpt</a>
Printing clock  summary report in "C:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1729370305> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1729370305> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1729370305> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1729370305> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1729370305> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1729370305> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:67:8:67:22:@N:MO111:@XP_MSG">top.v(67)</a><!@TM:1729370305> | Tristate driver CIC_out_clkSin (in view: work.top(verilog)) on net CIC_out_clkSin (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:55:8:55:15:@N:MO111:@XP_MSG">top.v(55)</a><!@TM:1729370305> | Tristate driver DiffOut (in view: work.top(verilog)) on net DiffOut (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:49:17:49:22:@N:MO111:@XP_MSG">top.v(49)</a><!@TM:1729370305> | Tristate driver MYLED_1 (in view: work.top(verilog)) on net MYLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:56:8:56:14:@N:MO111:@XP_MSG">top.v(56)</a><!@TM:1729370305> | Tristate driver PWMOut (in view: work.top(verilog)) on net PWMOut (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:61:8:61:16:@N:MO111:@XP_MSG">top.v(61)</a><!@TM:1729370305> | Tristate driver PWMOutN1 (in view: work.top(verilog)) on net PWMOutN1 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:62:8:62:16:@N:MO111:@XP_MSG">top.v(62)</a><!@TM:1729370305> | Tristate driver PWMOutN2 (in view: work.top(verilog)) on net PWMOutN2 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:63:8:63:16:@N:MO111:@XP_MSG">top.v(63)</a><!@TM:1729370305> | Tristate driver PWMOutN3 (in view: work.top(verilog)) on net PWMOutN3 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:64:8:64:16:@N:MO111:@XP_MSG">top.v(64)</a><!@TM:1729370305> | Tristate driver PWMOutN4 (in view: work.top(verilog)) on net PWMOutN4 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:57:8:57:16:@N:MO111:@XP_MSG">top.v(57)</a><!@TM:1729370305> | Tristate driver PWMOutP1 (in view: work.top(verilog)) on net PWMOutP1 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:58:8:58:16:@N:MO111:@XP_MSG">top.v(58)</a><!@TM:1729370305> | Tristate driver PWMOutP2 (in view: work.top(verilog)) on net PWMOutP2 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:557:12:557:16:@N:BN362:@XP_MSG">sincos.v(557)</a><!@TM:1729370305> | Removing sequential instance FF_9 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:560:12:560:16:@N:BN362:@XP_MSG">sincos.v(560)</a><!@TM:1729370305> | Removing sequential instance FF_8 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:564:12:564:16:@N:BN362:@XP_MSG">sincos.v(564)</a><!@TM:1729370305> | Removing sequential instance FF_7 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:568:12:568:16:@N:BN362:@XP_MSG">sincos.v(568)</a><!@TM:1729370305> | Removing sequential instance FF_6 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:572:12:572:16:@N:BN362:@XP_MSG">sincos.v(572)</a><!@TM:1729370305> | Removing sequential instance FF_5 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:576:12:576:16:@N:BN362:@XP_MSG">sincos.v(576)</a><!@TM:1729370305> | Removing sequential instance FF_4 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:580:12:580:16:@N:BN362:@XP_MSG">sincos.v(580)</a><!@TM:1729370305> | Removing sequential instance FF_3 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:584:12:584:16:@N:BN362:@XP_MSG">sincos.v(584)</a><!@TM:1729370305> | Removing sequential instance FF_2 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:588:12:588:16:@N:BN362:@XP_MSG">sincos.v(588)</a><!@TM:1729370305> | Removing sequential instance FF_1 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:592:12:592:16:@N:BN362:@XP_MSG">sincos.v(592)</a><!@TM:1729370305> | Removing sequential instance FF_0 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370305> | Removing sequential instance d_clk (in view: work.CIC_72s_4096s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:347:12:347:17:@N:BN362:@XP_MSG">multiplier.v(347)</a><!@TM:1729370305> | Removing sequential instance FF_19 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:350:12:350:17:@N:BN362:@XP_MSG">multiplier.v(350)</a><!@TM:1729370305> | Removing sequential instance FF_18 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:353:12:353:17:@N:BN362:@XP_MSG">multiplier.v(353)</a><!@TM:1729370305> | Removing sequential instance FF_17 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:356:12:356:17:@N:BN362:@XP_MSG">multiplier.v(356)</a><!@TM:1729370305> | Removing sequential instance FF_16 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:359:12:359:17:@N:BN362:@XP_MSG">multiplier.v(359)</a><!@TM:1729370305> | Removing sequential instance FF_15 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:362:12:362:17:@N:BN362:@XP_MSG">multiplier.v(362)</a><!@TM:1729370305> | Removing sequential instance FF_14 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:365:12:365:17:@N:BN362:@XP_MSG">multiplier.v(365)</a><!@TM:1729370305> | Removing sequential instance FF_13 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:368:12:368:17:@N:BN362:@XP_MSG">multiplier.v(368)</a><!@TM:1729370305> | Removing sequential instance FF_12 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:371:12:371:17:@N:BN362:@XP_MSG">multiplier.v(371)</a><!@TM:1729370305> | Removing sequential instance FF_11 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:374:12:374:17:@N:BN362:@XP_MSG">multiplier.v(374)</a><!@TM:1729370305> | Removing sequential instance FF_10 (in view: work.Multiplier(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:57:2:57:8:@N:BN362:@XP_MSG">cic.v(57)</a><!@TM:1729370305> | Removing sequential instance d_clk_tmp (in view: work.CIC_72s_4096s(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:407:12:407:17:@N:BN362:@XP_MSG">sincos.v(407)</a><!@TM:1729370305> | Removing sequential instance FF_22 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:367:12:367:17:@N:BN362:@XP_MSG">sincos.v(367)</a><!@TM:1729370305> | Removing sequential instance FF_32 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:371:12:371:17:@N:BN362:@XP_MSG">sincos.v(371)</a><!@TM:1729370305> | Removing sequential instance FF_31 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:375:12:375:17:@N:BN362:@XP_MSG">sincos.v(375)</a><!@TM:1729370305> | Removing sequential instance FF_30 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:676:14:676:27:@W:BN114:@XP_MSG">sincos.v(676)</a><!@TM:1729370305> | Removing instance triglut_1_0_9 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:379:12:379:17:@N:BN362:@XP_MSG">sincos.v(379)</a><!@TM:1729370305> | Removing sequential instance FF_29 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:383:12:383:17:@N:BN362:@XP_MSG">sincos.v(383)</a><!@TM:1729370305> | Removing sequential instance FF_28 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:682:14:682:27:@W:BN114:@XP_MSG">sincos.v(682)</a><!@TM:1729370305> | Removing instance triglut_1_0_8 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:688:14:688:27:@W:BN114:@XP_MSG">sincos.v(688)</a><!@TM:1729370305> | Removing instance triglut_1_0_7 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:387:12:387:17:@N:BN362:@XP_MSG">sincos.v(387)</a><!@TM:1729370305> | Removing sequential instance FF_27 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:391:12:391:17:@N:BN362:@XP_MSG">sincos.v(391)</a><!@TM:1729370305> | Removing sequential instance FF_26 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:694:14:694:27:@W:BN114:@XP_MSG">sincos.v(694)</a><!@TM:1729370305> | Removing instance triglut_1_0_6 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:700:14:700:27:@W:BN114:@XP_MSG">sincos.v(700)</a><!@TM:1729370305> | Removing instance triglut_1_0_5 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:395:12:395:17:@N:BN362:@XP_MSG">sincos.v(395)</a><!@TM:1729370305> | Removing sequential instance FF_25 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:399:12:399:17:@N:BN362:@XP_MSG">sincos.v(399)</a><!@TM:1729370305> | Removing sequential instance FF_24 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:706:14:706:27:@W:BN114:@XP_MSG">sincos.v(706)</a><!@TM:1729370305> | Removing instance triglut_1_0_4 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:712:14:712:27:@W:BN114:@XP_MSG">sincos.v(712)</a><!@TM:1729370305> | Removing instance triglut_1_0_3 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:403:12:403:17:@N:BN362:@XP_MSG">sincos.v(403)</a><!@TM:1729370305> | Removing sequential instance FF_23 (in view: work.SinCos(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:718:14:718:27:@W:BN114:@XP_MSG">sincos.v(718)</a><!@TM:1729370305> | Removing instance triglut_1_0_2 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:724:14:724:27:@W:BN114:@XP_MSG">sincos.v(724)</a><!@TM:1729370305> | Removing instance triglut_1_0_1 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:730:14:730:27:@W:BN114:@XP_MSG">sincos.v(730)</a><!@TM:1729370305> | Removing instance triglut_1_0_0 (in view: work.SinCos(verilog)) of black box view:LUCENT.ROM256X1A(PRIM) because it does not drive other instances.</font>
syn_allowed_resources : blockrams=26  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                          Requested     Requested     Clock        Clock                   Clock
Level     Clock                          Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------
0 -       System                         100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                               
0 -       osc_clk                        2.5 MHz       400.000       virtual      default_clkgroup        0    
                                                                                                               
0 -       top|osc_clk_inferred_clock     88.7 MHz      11.278        inferred     Inferred_clkgroup_0     1307 
===============================================================================================================



Clock Load Summary
***********************

                               Clock     Source                  Clock Pin          Non-clock Pin     Non-clock Pin
Clock                          Load      Pin                     Seq Example        Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------
System                         0         -                       -                  -                 -            
                                                                                                                   
osc_clk                        0         -                       -                  -                 -            
                                                                                                                   
top|osc_clk_inferred_clock     1307      OSCH_inst.OSC(OSCH)     MixerI.FF_0.CK     -                 -            
===================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v:273:12:273:17:@W:MT529:@XP_MSG">sincos.v(273)</a><!@TM:1729370305> | Found inferred clock top|osc_clk_inferred_clock which controls 1307 sequential elements including SinCos1.FF_52. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1307 clock pin(s) of sequential element(s)
0 instances converted, 1307 sequential instances remain driven by gated/generated clocks

=================================================== Gated/Generated Clocks ====================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation            
-------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\alberto\Lattice\FPGARX\impl1\synwork\FPGARX_impl1_prem.srm@|S:OSCH_inst.OSC@|E:MixerI.FF_39@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       OSCH_inst.OSC       OSCH                   1307                   MixerI.FF_39        Black box on clock path
===============================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1729370305> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 60MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 19 22:38:25 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1729370301>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1729370301>
# Sat Oct 19 22:38:25 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1729370319> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1729370319> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1729370319> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1729370319> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1729370319> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:68:8:68:16:@N:MO111:@XP_MSG">top.v(68)</a><!@TM:1729370319> | Tristate driver UART_clk (in view: work.top(verilog)) on net UART_clk (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:67:8:67:22:@N:MO111:@XP_MSG">top.v(67)</a><!@TM:1729370319> | Tristate driver CIC_out_clkSin (in view: work.top(verilog)) on net CIC_out_clkSin (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:66:8:66:15:@N:MO111:@XP_MSG">top.v(66)</a><!@TM:1729370319> | Tristate driver sin_out (in view: work.top(verilog)) on net sin_out (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:64:8:64:16:@N:MO111:@XP_MSG">top.v(64)</a><!@TM:1729370319> | Tristate driver PWMOutN4 (in view: work.top(verilog)) on net PWMOutN4 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:63:8:63:16:@N:MO111:@XP_MSG">top.v(63)</a><!@TM:1729370319> | Tristate driver PWMOutN3 (in view: work.top(verilog)) on net PWMOutN3 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:62:8:62:16:@N:MO111:@XP_MSG">top.v(62)</a><!@TM:1729370319> | Tristate driver PWMOutN2 (in view: work.top(verilog)) on net PWMOutN2 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:61:8:61:16:@N:MO111:@XP_MSG">top.v(61)</a><!@TM:1729370319> | Tristate driver PWMOutN1 (in view: work.top(verilog)) on net PWMOutN1 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:60:8:60:16:@N:MO111:@XP_MSG">top.v(60)</a><!@TM:1729370319> | Tristate driver PWMOutP4 (in view: work.top(verilog)) on net PWMOutP4 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:59:8:59:16:@N:MO111:@XP_MSG">top.v(59)</a><!@TM:1729370319> | Tristate driver PWMOutP3 (in view: work.top(verilog)) on net PWMOutP3 (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\alberto\lattice\fpgarx\top.v:58:8:58:16:@N:MO111:@XP_MSG">top.v(58)</a><!@TM:1729370319> | Tristate driver PWMOutP2 (in view: work.top(verilog)) on net PWMOutP2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[65] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[64] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[63] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[62] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[61] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[60] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[59] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[58] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[57] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[56] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[55] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[54] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[53] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[52] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[51] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[50] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[49] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[48] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[47] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[46] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[45] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[44] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[43] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[42] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[41] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[40] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[39] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[38] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[37] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[36] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[35] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[34] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[33] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[32] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[31] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[30] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[29] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[28] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[27] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[26] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[25] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[24] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[23] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[22] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[21] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[20] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[19] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[18] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[17] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[16] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[15] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[14] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[13] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[12] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[11] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[10] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[9] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[8] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[7] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[6] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[5] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[4] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[3] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[2] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[1] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d10[0] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@A:BN291:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Boundary register CIC1Sin.d_out[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@A:BN291:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Boundary register CIC1Sin.d_out[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@A:BN291:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Boundary register CIC1Sin.d_out[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@A:BN291:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Boundary register CIC1Sin.d_out[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@A:BN291:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Boundary register CIC1Sin.d_out[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@N:BN362:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Removing sequential instance CIC1Sin.d_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\alberto\lattice\fpgarx\cic.v:92:2:92:8:@A:BN291:@XP_MSG">cic.v(92)</a><!@TM:1729370319> | Boundary register CIC1Sin.d_out[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[53] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[52] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[51] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[50] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[49] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[48] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[47] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[46] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[45] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[44] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[43] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[42] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[41] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[40] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[39] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[38] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[37] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[36] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[35] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[34] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[33] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[32] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[31] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[30] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[29] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[28] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[27] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\alberto\lattice\fpgarx\nco.v:35:0:35:6:@N:BN362:@XP_MSG">nco.v(35)</a><!@TM:1729370319> | Removing sequential instance ncoGen.phase_accum[26] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\alberto\Lattice\FPGARX\impl1\synlog\FPGARX_impl1_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 147MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 153MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 150MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 149MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		     0.20ns		  19 /      1109
   2		0h:00m:06s		     0.20ns		  19 /      1109

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 149MB peak: 153MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1729370319> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 149MB peak: 153MB)


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 112MB peak: 153MB)

Writing Analyst data base C:\Users\alberto\Lattice\FPGARX\impl1\synwork\FPGARX_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 146MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1729370319> | Writing EDF file: C:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1.edi 
N-2018.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1729370319> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:09s; Memory used current: 151MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 151MB peak: 153MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v:285:8:285:14:@W:MT246:@XP_MSG">multiplier.v(285)</a><!@TM:1729370319> | Blackbox ND2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1729370319> | Found inferred clock top|osc_clk_inferred_clock with period 11.28ns. Please declare a user-defined clock on net osc_clk.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Sat Oct 19 22:38:39 2024</a>
#


Top view:               top
Requested Frequency:    2.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\alberto\Lattice\FPGARX\sdc1.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1729370319> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1729370319> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: 0.200

                               Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                 Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------------------
osc_clk                        2.5 MHz       NA            400.000       NA            NA        virtual      default_clkgroup   
top|osc_clk_inferred_clock     88.7 MHz      107.0 MHz     11.278        9.345         1.933     inferred     Inferred_clkgroup_0
System                         100.0 MHz     384.4 MHz     10.000        2.602         7.398     system       system_clkgroup    
=================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                  |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------
System                      System                      |  10.000      7.398  |  No paths    -      |  No paths    -      |  No paths    -    
System                      top|osc_clk_inferred_clock  |  11.278      0.200  |  No paths    -      |  No paths    -      |  No paths    -    
top|osc_clk_inferred_clock  System                      |  11.278      6.001  |  No paths    -      |  No paths    -      |  No paths    -    
top|osc_clk_inferred_clock  top|osc_clk_inferred_clock  |  11.278      1.933  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: top|osc_clk_inferred_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                               Arrival          
Instance             Reference                      Type        Pin     Net                 Time        Slack
                     Clock                                                                                   
-------------------------------------------------------------------------------------------------------------
CIC1Sin.d1[0]        top|osc_clk_inferred_clock     FD1S3AX     Q       d1_1                1.148       1.933
CIC1Sin.d2[0]        top|osc_clk_inferred_clock     FD1S3AX     Q       d2_1                1.148       1.933
CIC1Sin.d3[0]        top|osc_clk_inferred_clock     FD1S3AX     Q       d3_1                1.148       1.933
CIC1Sin.d4[0]        top|osc_clk_inferred_clock     FD1S3AX     Q       d4_1                1.148       1.933
CIC1Sin.d5[0]        top|osc_clk_inferred_clock     FD1S3AX     Q       d5_1                1.108       1.973
CIC1Sin.d6[0]        top|osc_clk_inferred_clock     FD1P3AX     Q       d7_1                1.108       1.973
CIC1Sin.d7[0]        top|osc_clk_inferred_clock     FD1P3AX     Q       d8_1                1.108       1.973
CIC1Sin.d8[0]        top|osc_clk_inferred_clock     FD1P3AX     Q       d9_1                1.108       1.973
CIC1Sin.d_tmp[0]     top|osc_clk_inferred_clock     FD1P3AX     Q       d6_1                1.108       1.973
MixerI.FF_9          top|osc_clk_inferred_clock     FD1P3DX     Q       MixerOutSin[10]     1.044       2.037
=============================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                         Required          
Instance            Reference                      Type        Pin     Net           Time         Slack
                    Clock                                                                              
-------------------------------------------------------------------------------------------------------
CIC1Sin.d1[71]      top|osc_clk_inferred_clock     FD1S3AX     D       d1_1[71]      11.172       1.933
CIC1Sin.d2[71]      top|osc_clk_inferred_clock     FD1S3AX     D       d2_1[71]      11.172       1.933
CIC1Sin.d3[71]      top|osc_clk_inferred_clock     FD1S3AX     D       d3_1[71]      11.172       1.933
CIC1Sin.d4[71]      top|osc_clk_inferred_clock     FD1S3AX     D       d4_1[71]      11.172       1.933
CIC1Sin.d5[71]      top|osc_clk_inferred_clock     FD1S3AX     D       d5_1[71]      11.172       1.933
CIC1Sin.d6[71]      top|osc_clk_inferred_clock     FD1P3AX     D       d6_1[71]      11.172       1.973
CIC1Sin.d7[71]      top|osc_clk_inferred_clock     FD1P3AX     D       d7_1[71]      11.172       1.973
CIC1Sin.d8[71]      top|osc_clk_inferred_clock     FD1P3AX     D       d8_1[71]      11.172       1.973
CIC1Sin.d9[71]      top|osc_clk_inferred_clock     FD1P3AX     D       d9_1[71]      11.172       1.973
CIC1Sin.d10[71]     top|osc_clk_inferred_clock     FD1P3AX     D       d10_1[71]     11.172       2.037
=======================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1.srr:srsfC:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1.srs:fp:73709:83855:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      11.278
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.172

    - Propagation time:                      9.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.933

    Number of logic level(s):                37
    Starting point:                          CIC1Sin.d1[0] / Q
    Ending point:                            CIC1Sin.d1[71] / D
    The start point is clocked by            top|osc_clk_inferred_clock [rising] on pin CK
    The end   point is clocked by            top|osc_clk_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CIC1Sin.d1[0]             FD1S3AX     Q        Out     1.148     1.148       -         
d1_1                      Net         -        -       -         -           4         
CIC1Sin.d1_1_cry_0_0      CCU2D       A1       In      0.000     1.148       -         
CIC1Sin.d1_1_cry_0_0      CCU2D       COUT     Out     1.544     2.692       -         
d1_1_cry_0                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_1_0      CCU2D       CIN      In      0.000     2.692       -         
CIC1Sin.d1_1_cry_1_0      CCU2D       COUT     Out     0.143     2.835       -         
d1_1_cry_2                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_3_0      CCU2D       CIN      In      0.000     2.835       -         
CIC1Sin.d1_1_cry_3_0      CCU2D       COUT     Out     0.143     2.978       -         
d1_1_cry_4                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_5_0      CCU2D       CIN      In      0.000     2.978       -         
CIC1Sin.d1_1_cry_5_0      CCU2D       COUT     Out     0.143     3.121       -         
d1_1_cry_6                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_7_0      CCU2D       CIN      In      0.000     3.121       -         
CIC1Sin.d1_1_cry_7_0      CCU2D       COUT     Out     0.143     3.264       -         
d1_1_cry_8                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_9_0      CCU2D       CIN      In      0.000     3.264       -         
CIC1Sin.d1_1_cry_9_0      CCU2D       COUT     Out     0.143     3.406       -         
d1_1_cry_10               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_11_0     CCU2D       CIN      In      0.000     3.406       -         
CIC1Sin.d1_1_cry_11_0     CCU2D       COUT     Out     0.143     3.549       -         
d1_1_cry_12               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_13_0     CCU2D       CIN      In      0.000     3.549       -         
CIC1Sin.d1_1_cry_13_0     CCU2D       COUT     Out     0.143     3.692       -         
d1_1_cry_14               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_15_0     CCU2D       CIN      In      0.000     3.692       -         
CIC1Sin.d1_1_cry_15_0     CCU2D       COUT     Out     0.143     3.835       -         
d1_1_cry_16               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_17_0     CCU2D       CIN      In      0.000     3.835       -         
CIC1Sin.d1_1_cry_17_0     CCU2D       COUT     Out     0.143     3.978       -         
d1_1_cry_18               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_19_0     CCU2D       CIN      In      0.000     3.978       -         
CIC1Sin.d1_1_cry_19_0     CCU2D       COUT     Out     0.143     4.120       -         
d1_1_cry_20               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_21_0     CCU2D       CIN      In      0.000     4.120       -         
CIC1Sin.d1_1_cry_21_0     CCU2D       COUT     Out     0.143     4.263       -         
d1_1_cry_22               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_23_0     CCU2D       CIN      In      0.000     4.263       -         
CIC1Sin.d1_1_cry_23_0     CCU2D       COUT     Out     0.143     4.406       -         
d1_1_cry_24               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_25_0     CCU2D       CIN      In      0.000     4.406       -         
CIC1Sin.d1_1_cry_25_0     CCU2D       COUT     Out     0.143     4.549       -         
d1_1_cry_26               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_27_0     CCU2D       CIN      In      0.000     4.549       -         
CIC1Sin.d1_1_cry_27_0     CCU2D       COUT     Out     0.143     4.691       -         
d1_1_cry_28               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_29_0     CCU2D       CIN      In      0.000     4.691       -         
CIC1Sin.d1_1_cry_29_0     CCU2D       COUT     Out     0.143     4.834       -         
d1_1_cry_30               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_31_0     CCU2D       CIN      In      0.000     4.834       -         
CIC1Sin.d1_1_cry_31_0     CCU2D       COUT     Out     0.143     4.977       -         
d1_1_cry_32               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_33_0     CCU2D       CIN      In      0.000     4.977       -         
CIC1Sin.d1_1_cry_33_0     CCU2D       COUT     Out     0.143     5.120       -         
d1_1_cry_34               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_35_0     CCU2D       CIN      In      0.000     5.120       -         
CIC1Sin.d1_1_cry_35_0     CCU2D       COUT     Out     0.143     5.263       -         
d1_1_cry_36               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_37_0     CCU2D       CIN      In      0.000     5.263       -         
CIC1Sin.d1_1_cry_37_0     CCU2D       COUT     Out     0.143     5.405       -         
d1_1_cry_38               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_39_0     CCU2D       CIN      In      0.000     5.405       -         
CIC1Sin.d1_1_cry_39_0     CCU2D       COUT     Out     0.143     5.548       -         
d1_1_cry_40               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_41_0     CCU2D       CIN      In      0.000     5.548       -         
CIC1Sin.d1_1_cry_41_0     CCU2D       COUT     Out     0.143     5.691       -         
d1_1_cry_42               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_43_0     CCU2D       CIN      In      0.000     5.691       -         
CIC1Sin.d1_1_cry_43_0     CCU2D       COUT     Out     0.143     5.834       -         
d1_1_cry_44               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_45_0     CCU2D       CIN      In      0.000     5.834       -         
CIC1Sin.d1_1_cry_45_0     CCU2D       COUT     Out     0.143     5.977       -         
d1_1_cry_46               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_47_0     CCU2D       CIN      In      0.000     5.977       -         
CIC1Sin.d1_1_cry_47_0     CCU2D       COUT     Out     0.143     6.120       -         
d1_1_cry_48               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_49_0     CCU2D       CIN      In      0.000     6.120       -         
CIC1Sin.d1_1_cry_49_0     CCU2D       COUT     Out     0.143     6.262       -         
d1_1_cry_50               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_51_0     CCU2D       CIN      In      0.000     6.262       -         
CIC1Sin.d1_1_cry_51_0     CCU2D       COUT     Out     0.143     6.405       -         
d1_1_cry_52               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_53_0     CCU2D       CIN      In      0.000     6.405       -         
CIC1Sin.d1_1_cry_53_0     CCU2D       COUT     Out     0.143     6.548       -         
d1_1_cry_54               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_55_0     CCU2D       CIN      In      0.000     6.548       -         
CIC1Sin.d1_1_cry_55_0     CCU2D       COUT     Out     0.143     6.691       -         
d1_1_cry_56               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_57_0     CCU2D       CIN      In      0.000     6.691       -         
CIC1Sin.d1_1_cry_57_0     CCU2D       COUT     Out     0.143     6.833       -         
d1_1_cry_58               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_59_0     CCU2D       CIN      In      0.000     6.833       -         
CIC1Sin.d1_1_cry_59_0     CCU2D       COUT     Out     0.143     6.976       -         
d1_1_cry_60               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_61_0     CCU2D       CIN      In      0.000     6.976       -         
CIC1Sin.d1_1_cry_61_0     CCU2D       COUT     Out     0.143     7.119       -         
d1_1_cry_62               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_63_0     CCU2D       CIN      In      0.000     7.119       -         
CIC1Sin.d1_1_cry_63_0     CCU2D       COUT     Out     0.143     7.262       -         
d1_1_cry_64               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_65_0     CCU2D       CIN      In      0.000     7.262       -         
CIC1Sin.d1_1_cry_65_0     CCU2D       COUT     Out     0.143     7.405       -         
d1_1_cry_66               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_67_0     CCU2D       CIN      In      0.000     7.405       -         
CIC1Sin.d1_1_cry_67_0     CCU2D       COUT     Out     0.143     7.548       -         
d1_1_cry_68               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_69_0     CCU2D       CIN      In      0.000     7.548       -         
CIC1Sin.d1_1_cry_69_0     CCU2D       COUT     Out     0.143     7.690       -         
d1_1_cry_70               Net         -        -       -         -           1         
CIC1Sin.d1_1_s_71_0       CCU2D       CIN      In      0.000     7.690       -         
CIC1Sin.d1_1_s_71_0       CCU2D       S0       Out     1.549     9.239       -         
d1_1[71]                  Net         -        -       -         -           1         
CIC1Sin.d1[71]            FD1S3AX     D        In      0.000     9.239       -         
=======================================================================================




====================================
<a name=clockReport18></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                 Starting                                                Arrival          
Instance                         Reference     Type      Pin     Net                     Time        Slack
                                 Clock                                                                    
----------------------------------------------------------------------------------------------------------
MixerI.Multiplier_0_mult_0_4     System        MULT2     CO      mfco                    0.000       0.200
MixerI.Multiplier_0_mult_2_4     System        MULT2     CO      mfco_1                  0.000       0.343
MixerI.AND2_t19                  System        AND2      Z       Multiplier_0_pp_1_2     0.000       1.035
MixerI.Multiplier_0_mult_0_0     System        MULT2     P1      Multiplier_0_pp_0_2     0.000       1.035
MixerI.Multiplier_0_mult_0_1     System        MULT2     P0      Multiplier_0_pp_0_3     0.000       1.178
MixerI.Multiplier_0_mult_0_1     System        MULT2     P1      Multiplier_0_pp_0_4     0.000       1.178
MixerI.Multiplier_0_mult_2_0     System        MULT2     P0      Multiplier_0_pp_1_3     0.000       1.178
MixerI.Multiplier_0_mult_2_0     System        MULT2     P1      Multiplier_0_pp_1_4     0.000       1.178
MixerI.AND2_t13                  System        AND2      Z       Multiplier_0_pp_3_6     0.000       1.320
MixerI.Multiplier_0_mult_0_2     System        MULT2     P0      Multiplier_0_pp_0_5     0.000       1.320
==========================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                Starting                                        Required          
Instance        Reference     Type        Pin     Net           Time         Slack
                Clock                                                             
----------------------------------------------------------------------------------
MixerI.FF_0     System        FD1P3DX     D       rego_o_19     11.172       0.200
MixerI.FF_1     System        FD1P3DX     D       rego_o_18     11.172       0.343
MixerI.FF_2     System        FD1P3DX     D       rego_o_17     11.172       0.343
MixerI.FF_3     System        FD1P3DX     D       rego_o_16     11.172       1.320
MixerI.FF_4     System        FD1P3DX     D       rego_o_15     11.172       1.320
MixerI.FF_5     System        FD1P3DX     D       rego_o_14     11.172       1.463
MixerI.FF_6     System        FD1P3DX     D       rego_o_13     11.172       1.463
MixerI.FF_7     System        FD1P3DX     D       rego_o_12     11.172       1.606
MixerI.FF_8     System        FD1P3DX     D       rego_o_11     11.172       1.606
MixerI.FF_9     System        FD1P3DX     D       rego_o_10     11.172       1.749
==================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1.srr:srsfC:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1.srs:fp:88263:90882:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      11.278
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.172

    - Propagation time:                      10.972
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     0.200

    Number of logic level(s):                8
    Starting point:                          MixerI.Multiplier_0_mult_0_4 / CO
    Ending point:                            MixerI.FF_0 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|osc_clk_inferred_clock [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
MixerI.Multiplier_0_mult_0_4      MULT2       CO       Out     0.000     0.000       -         
mfco                              Net         -        -       -         -           1         
MixerI.Multiplier_0_Cadd_0_5      FADD2B      CI       In      0.000     0.000       -         
MixerI.Multiplier_0_Cadd_0_5      FADD2B      S0       Out     1.549     1.549       -         
Multiplier_0_pp_0_11              Net         -        -       -         -           1         
MixerI.Multiplier_0_add_0_6       FADD2B      A0       In      0.000     1.549       -         
MixerI.Multiplier_0_add_0_6       FADD2B      COUT     Out     1.544     3.094       -         
co_Multiplier_0_0_6               Net         -        -       -         -           1         
MixerI.Multiplier_0_add_0_7       FADD2B      CI       In      0.000     3.094       -         
MixerI.Multiplier_0_add_0_7       FADD2B      S1       Out     1.549     4.643       -         
s_Multiplier_0_0_14               Net         -        -       -         -           1         
MixerI.Multiplier_0_add_2_6       FADD2B      A1       In      0.000     4.643       -         
MixerI.Multiplier_0_add_2_6       FADD2B      COUT     Out     1.544     6.187       -         
co_Multiplier_0_2_6               Net         -        -       -         -           1         
MixerI.Multiplier_0_add_2_7       FADD2B      CI       In      0.000     6.187       -         
MixerI.Multiplier_0_add_2_7       FADD2B      S1       Out     1.549     7.736       -         
s_Multiplier_0_2_16               Net         -        -       -         -           1         
MixerI.t_Multiplier_0_add_3_5     FADD2B      A1       In      0.000     7.736       -         
MixerI.t_Multiplier_0_add_3_5     FADD2B      COUT     Out     1.544     9.280       -         
co_t_Multiplier_0_3_5             Net         -        -       -         -           1         
MixerI.t_Multiplier_0_add_3_6     FADD2B      CI       In      0.000     9.280       -         
MixerI.t_Multiplier_0_add_3_6     FADD2B      COUT     Out     0.143     9.423       -         
co_t_Multiplier_0_3_6             Net         -        -       -         -           1         
MixerI.t_Multiplier_0_add_3_7     FADD2B      CI       In      0.000     9.423       -         
MixerI.t_Multiplier_0_add_3_7     FADD2B      S0       Out     1.549     10.972      -         
rego_o_19                         Net         -        -       -         -           1         
MixerI.FF_0                       FD1P3DX     D        In      0.000     10.972      -         
===============================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 152MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 152MB peak: 153MB)

---------------------------------------
<a name=resourceUsage22></a>Resource Usage Report</a>
Part: lcmxo2_7000he-4

Register bits: 1171 of 6864 (17%)
PIC Latch:       0
I/O cells:       34


Details:
AND2:           5
CCU2D:          379
FADD2B:         46
FD1P3AX:        726
FD1P3DX:        62
FD1S3AX:        376
FD1S3IX:        1
FSUB2B:         7
GSR:            1
IB:             10
INV:            6
MULT2:          25
MUX21:          28
ND2:            18
OB:             8
OBZ:            16
OFS1P3DX:       6
ORCALUT4:       18
OSCH:           1
PUR:            1
ROM16X1A:       3
ROM256X1A:      10
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 36MB peak: 153MB)

Process took 0h:00m:13s realtime, 0h:00m:10s cputime
# Sat Oct 19 22:38:39 2024

###########################################################]

</pre></samp></body></html>
