-- VHDL for IBM SMS ALD page 15.60.31.1
-- Title: E CH LINE DRIVERS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/18/2020 9:20:21 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_60_31_1_E_CH_LINE_DRIVERS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_E2_REG_2_BIT:	 in STD_LOGIC;
		MS_E2_REG_1_BIT:	 in STD_LOGIC;
		MC_CPU_TO_E_CH_TAU_2_BIT:	 out STD_LOGIC;
		MC_CPU_TO_I_O_SYNC_2_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1301_2_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1405_2_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_TAU_1_BIT:	 out STD_LOGIC;
		MC_CPU_TO_I_O_SYNC_1_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1301_1_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1405_1_BIT:	 out STD_LOGIC);
end ALD_15_60_31_1_E_CH_LINE_DRIVERS;

architecture behavioral of ALD_15_60_31_1_E_CH_LINE_DRIVERS is 

	signal OUT_3B_A: STD_LOGIC;
	signal OUT_3C_A: STD_LOGIC;
	signal OUT_3D_A: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_3G_E: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;

begin

	OUT_3B_A <= MS_E2_REG_2_BIT;
	OUT_3C_A <= MS_E2_REG_2_BIT;
	OUT_3D_A <= MS_E2_REG_2_BIT;
	OUT_3F_E <= MS_E2_REG_1_BIT;
	OUT_3G_E <= MS_E2_REG_1_BIT;
	OUT_3H_E <= MS_E2_REG_1_BIT;

	MC_CPU_TO_E_CH_TAU_2_BIT <= OUT_3B_A;
	MC_CPU_TO_I_O_SYNC_2_BIT <= OUT_3C_A;
	MC_CPU_TO_E_CH_1301_2_BIT <= OUT_3D_A;
	MC_CPU_TO_E_CH_1405_2_BIT <= OUT_3D_A;
	MC_CPU_TO_E_CH_TAU_1_BIT <= OUT_3F_E;
	MC_CPU_TO_I_O_SYNC_1_BIT <= OUT_3G_E;
	MC_CPU_TO_E_CH_1301_1_BIT <= OUT_3H_E;
	MC_CPU_TO_E_CH_1405_1_BIT <= OUT_3H_E;


end;
