# digital-system-design
This repository includes projects from my fall 2014 Digital System Design lab. The labs where written in Verilog using Xilinx. 
Most of the projects are maped to a Basys2 fpga. Some of the project include a UART interface, SPI interface,  and various 
Datapaths.
