--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml M_Reg.twx M_Reg.ncd -o M_Reg.twr M_Reg.pcf

Design file:              M_Reg.ncd
Physical constraint file: M_Reg.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
MemWriteE     |    0.702(R)|    0.640(R)|clk_BUFGP         |   0.000|
MemtoRegE     |    3.942(R)|   -0.787(R)|clk_BUFGP         |   0.000|
RegWriteE     |    2.498(R)|   -0.796(R)|clk_BUFGP         |   0.000|
WriteDataE<0> |    1.232(R)|    0.220(R)|clk_BUFGP         |   0.000|
WriteDataE<1> |    1.884(R)|   -0.303(R)|clk_BUFGP         |   0.000|
WriteDataE<2> |    1.953(R)|   -0.350(R)|clk_BUFGP         |   0.000|
WriteDataE<3> |    2.181(R)|   -0.534(R)|clk_BUFGP         |   0.000|
WriteDataE<4> |    1.619(R)|   -0.087(R)|clk_BUFGP         |   0.000|
WriteDataE<5> |    1.474(R)|    0.028(R)|clk_BUFGP         |   0.000|
WriteDataE<6> |    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
WriteDataE<7> |    3.952(R)|   -0.799(R)|clk_BUFGP         |   0.000|
WriteDataE<8> |    3.946(R)|   -0.791(R)|clk_BUFGP         |   0.000|
WriteDataE<9> |    3.951(R)|   -0.797(R)|clk_BUFGP         |   0.000|
WriteDataE<10>|    1.002(R)|    0.409(R)|clk_BUFGP         |   0.000|
WriteDataE<11>|    1.921(R)|   -0.326(R)|clk_BUFGP         |   0.000|
WriteDataE<12>|    2.110(R)|   -0.477(R)|clk_BUFGP         |   0.000|
WriteDataE<13>|    1.618(R)|   -0.084(R)|clk_BUFGP         |   0.000|
WriteDataE<14>|    2.563(R)|   -0.840(R)|clk_BUFGP         |   0.000|
WriteDataE<15>|    1.283(R)|    0.182(R)|clk_BUFGP         |   0.000|
WriteDataE<16>|    2.625(R)|   -0.884(R)|clk_BUFGP         |   0.000|
WriteDataE<17>|    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
WriteDataE<18>|    3.956(R)|   -0.804(R)|clk_BUFGP         |   0.000|
WriteDataE<19>|    3.940(R)|   -0.784(R)|clk_BUFGP         |   0.000|
WriteDataE<20>|    0.316(R)|    0.954(R)|clk_BUFGP         |   0.000|
WriteDataE<21>|    0.016(R)|    1.194(R)|clk_BUFGP         |   0.000|
WriteDataE<22>|   -0.084(R)|    1.279(R)|clk_BUFGP         |   0.000|
WriteDataE<23>|   -0.094(R)|    1.290(R)|clk_BUFGP         |   0.000|
WriteDataE<24>|   -0.307(R)|    1.459(R)|clk_BUFGP         |   0.000|
WriteDataE<25>|    3.930(R)|   -0.772(R)|clk_BUFGP         |   0.000|
WriteDataE<26>|    3.928(R)|   -0.771(R)|clk_BUFGP         |   0.000|
WriteDataE<27>|    3.943(R)|   -0.788(R)|clk_BUFGP         |   0.000|
WriteDataE<28>|    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
WriteDataE<29>|    3.956(R)|   -0.804(R)|clk_BUFGP         |   0.000|
WriteDataE<30>|    2.583(R)|   -0.855(R)|clk_BUFGP         |   0.000|
WriteDataE<31>|   -0.246(R)|    1.402(R)|clk_BUFGP         |   0.000|
WriteRegE<0>  |    3.930(R)|   -0.772(R)|clk_BUFGP         |   0.000|
WriteRegE<1>  |    3.946(R)|   -0.791(R)|clk_BUFGP         |   0.000|
WriteRegE<2>  |    3.932(R)|   -0.774(R)|clk_BUFGP         |   0.000|
WriteRegE<3>  |    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
WriteRegE<4>  |    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
alu_out<0>    |    3.928(R)|   -0.771(R)|clk_BUFGP         |   0.000|
alu_out<1>    |    3.930(R)|   -0.773(R)|clk_BUFGP         |   0.000|
alu_out<2>    |    3.950(R)|   -0.795(R)|clk_BUFGP         |   0.000|
alu_out<3>    |    3.932(R)|   -0.775(R)|clk_BUFGP         |   0.000|
alu_out<4>    |    3.966(R)|   -0.815(R)|clk_BUFGP         |   0.000|
alu_out<5>    |    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
alu_out<6>    |    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
alu_out<7>    |    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
alu_out<8>    |    3.938(R)|   -0.782(R)|clk_BUFGP         |   0.000|
alu_out<9>    |    3.932(R)|   -0.775(R)|clk_BUFGP         |   0.000|
alu_out<10>   |    3.958(R)|   -0.806(R)|clk_BUFGP         |   0.000|
alu_out<11>   |    3.951(R)|   -0.797(R)|clk_BUFGP         |   0.000|
alu_out<12>   |    3.953(R)|   -0.799(R)|clk_BUFGP         |   0.000|
alu_out<13>   |    3.951(R)|   -0.797(R)|clk_BUFGP         |   0.000|
alu_out<14>   |    3.957(R)|   -0.804(R)|clk_BUFGP         |   0.000|
alu_out<15>   |    3.951(R)|   -0.797(R)|clk_BUFGP         |   0.000|
alu_out<16>   |    3.949(R)|   -0.795(R)|clk_BUFGP         |   0.000|
alu_out<17>   |    3.954(R)|   -0.801(R)|clk_BUFGP         |   0.000|
alu_out<18>   |    3.947(R)|   -0.792(R)|clk_BUFGP         |   0.000|
alu_out<19>   |    3.967(R)|   -0.816(R)|clk_BUFGP         |   0.000|
alu_out<20>   |    3.948(R)|   -0.794(R)|clk_BUFGP         |   0.000|
alu_out<21>   |    3.952(R)|   -0.798(R)|clk_BUFGP         |   0.000|
alu_out<22>   |    3.946(R)|   -0.791(R)|clk_BUFGP         |   0.000|
alu_out<23>   |    3.951(R)|   -0.797(R)|clk_BUFGP         |   0.000|
alu_out<24>   |    3.967(R)|   -0.816(R)|clk_BUFGP         |   0.000|
alu_out<25>   |    3.947(R)|   -0.792(R)|clk_BUFGP         |   0.000|
alu_out<26>   |    3.953(R)|   -0.799(R)|clk_BUFGP         |   0.000|
alu_out<27>   |    3.942(R)|   -0.786(R)|clk_BUFGP         |   0.000|
alu_out<28>   |    3.963(R)|   -0.812(R)|clk_BUFGP         |   0.000|
alu_out<29>   |    3.947(R)|   -0.792(R)|clk_BUFGP         |   0.000|
alu_out<30>   |    3.967(R)|   -0.817(R)|clk_BUFGP         |   0.000|
alu_out<31>   |    3.949(R)|   -0.795(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
ALUOutM<0>    |    7.248(R)|clk_BUFGP         |   0.000|
ALUOutM<1>    |    8.327(R)|clk_BUFGP         |   0.000|
ALUOutM<2>    |    6.780(R)|clk_BUFGP         |   0.000|
ALUOutM<3>    |    7.870(R)|clk_BUFGP         |   0.000|
ALUOutM<4>    |    8.992(R)|clk_BUFGP         |   0.000|
ALUOutM<5>    |    8.159(R)|clk_BUFGP         |   0.000|
ALUOutM<6>    |    7.940(R)|clk_BUFGP         |   0.000|
ALUOutM<7>    |    8.354(R)|clk_BUFGP         |   0.000|
ALUOutM<8>    |    9.002(R)|clk_BUFGP         |   0.000|
ALUOutM<9>    |    6.790(R)|clk_BUFGP         |   0.000|
ALUOutM<10>   |    9.404(R)|clk_BUFGP         |   0.000|
ALUOutM<11>   |    8.655(R)|clk_BUFGP         |   0.000|
ALUOutM<12>   |    7.753(R)|clk_BUFGP         |   0.000|
ALUOutM<13>   |    7.760(R)|clk_BUFGP         |   0.000|
ALUOutM<14>   |    8.646(R)|clk_BUFGP         |   0.000|
ALUOutM<15>   |    9.160(R)|clk_BUFGP         |   0.000|
ALUOutM<16>   |    8.669(R)|clk_BUFGP         |   0.000|
ALUOutM<17>   |    7.824(R)|clk_BUFGP         |   0.000|
ALUOutM<18>   |    9.555(R)|clk_BUFGP         |   0.000|
ALUOutM<19>   |    9.918(R)|clk_BUFGP         |   0.000|
ALUOutM<20>   |    8.865(R)|clk_BUFGP         |   0.000|
ALUOutM<21>   |    9.187(R)|clk_BUFGP         |   0.000|
ALUOutM<22>   |    9.352(R)|clk_BUFGP         |   0.000|
ALUOutM<23>   |    8.962(R)|clk_BUFGP         |   0.000|
ALUOutM<24>   |    9.667(R)|clk_BUFGP         |   0.000|
ALUOutM<25>   |    7.588(R)|clk_BUFGP         |   0.000|
ALUOutM<26>   |    9.185(R)|clk_BUFGP         |   0.000|
ALUOutM<27>   |    9.289(R)|clk_BUFGP         |   0.000|
ALUOutM<28>   |    6.987(R)|clk_BUFGP         |   0.000|
ALUOutM<29>   |    7.344(R)|clk_BUFGP         |   0.000|
ALUOutM<30>   |    7.928(R)|clk_BUFGP         |   0.000|
ALUOutM<31>   |    8.415(R)|clk_BUFGP         |   0.000|
MemWriteM     |    5.586(R)|clk_BUFGP         |   0.000|
MemtoRegM     |    8.447(R)|clk_BUFGP         |   0.000|
RegWriteM     |    5.589(R)|clk_BUFGP         |   0.000|
WriteDataM<0> |    5.597(R)|clk_BUFGP         |   0.000|
WriteDataM<1> |    5.595(R)|clk_BUFGP         |   0.000|
WriteDataM<2> |    5.618(R)|clk_BUFGP         |   0.000|
WriteDataM<3> |    5.611(R)|clk_BUFGP         |   0.000|
WriteDataM<4> |    5.604(R)|clk_BUFGP         |   0.000|
WriteDataM<5> |    5.601(R)|clk_BUFGP         |   0.000|
WriteDataM<6> |    9.466(R)|clk_BUFGP         |   0.000|
WriteDataM<7> |    9.932(R)|clk_BUFGP         |   0.000|
WriteDataM<8> |    8.379(R)|clk_BUFGP         |   0.000|
WriteDataM<9> |    9.330(R)|clk_BUFGP         |   0.000|
WriteDataM<10>|    5.613(R)|clk_BUFGP         |   0.000|
WriteDataM<11>|    5.613(R)|clk_BUFGP         |   0.000|
WriteDataM<12>|    5.612(R)|clk_BUFGP         |   0.000|
WriteDataM<13>|    5.612(R)|clk_BUFGP         |   0.000|
WriteDataM<14>|    5.609(R)|clk_BUFGP         |   0.000|
WriteDataM<15>|    5.606(R)|clk_BUFGP         |   0.000|
WriteDataM<16>|    5.629(R)|clk_BUFGP         |   0.000|
WriteDataM<17>|    7.786(R)|clk_BUFGP         |   0.000|
WriteDataM<18>|    8.069(R)|clk_BUFGP         |   0.000|
WriteDataM<19>|    7.956(R)|clk_BUFGP         |   0.000|
WriteDataM<20>|    5.601(R)|clk_BUFGP         |   0.000|
WriteDataM<21>|    5.601(R)|clk_BUFGP         |   0.000|
WriteDataM<22>|    5.618(R)|clk_BUFGP         |   0.000|
WriteDataM<23>|    5.629(R)|clk_BUFGP         |   0.000|
WriteDataM<24>|    5.620(R)|clk_BUFGP         |   0.000|
WriteDataM<25>|    6.549(R)|clk_BUFGP         |   0.000|
WriteDataM<26>|    7.032(R)|clk_BUFGP         |   0.000|
WriteDataM<27>|    9.417(R)|clk_BUFGP         |   0.000|
WriteDataM<28>|    8.881(R)|clk_BUFGP         |   0.000|
WriteDataM<29>|    6.518(R)|clk_BUFGP         |   0.000|
WriteDataM<30>|    5.614(R)|clk_BUFGP         |   0.000|
WriteDataM<31>|    5.595(R)|clk_BUFGP         |   0.000|
WriteRegM<0>  |    6.550(R)|clk_BUFGP         |   0.000|
WriteRegM<1>  |    7.008(R)|clk_BUFGP         |   0.000|
WriteRegM<2>  |    7.131(R)|clk_BUFGP         |   0.000|
WriteRegM<3>  |    6.544(R)|clk_BUFGP         |   0.000|
WriteRegM<4>  |    7.021(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+


Analysis completed Sun Jun 05 11:01:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 124 MB



