{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 16:49:00 2008 " "Info: Processing started: Thu Dec 18 16:49:00 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mercury -c Mercury " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Mercury -c Mercury" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mercury EP3C25Q240C8 " "Info: Selected device EP3C25Q240C8 for design \"Mercury\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "10 " "Info: Fitter converted 10 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA2~ 218 " "Info: Pin ~ALTERA_DATA2~ is reserved at location 218" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA2~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA2~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA3~ 219 " "Info: Pin ~ALTERA_DATA3~ is reserved at location 219" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA3~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA3~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA4~ 221 " "Info: Pin ~ALTERA_DATA4~ is reserved at location 221" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA4~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA4~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA5~ 226 " "Info: Pin ~ALTERA_DATA5~ is reserved at location 226" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA5~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA5~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA6~ 231 " "Info: Pin ~ALTERA_DATA6~ is reserved at location 231" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA6~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA6~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA7~ 232 " "Info: Pin ~ALTERA_DATA7~ is reserved at location 232" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA7~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA7~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKA~input (placed in PIN 209 (CLK8, DIFFCLK_5n)) " "Info: Automatically promoted node CLKA~input (placed in PIN 209 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[0\] " "Info: Destination node division:division_DDS\|bits\[0\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[1\] " "Info: Destination node division:division_DDS\|bits\[1\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[2\] " "Info: Destination node division:division_DDS\|bits\[2\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[3\] " "Info: Destination node division:division_DDS\|bits\[3\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[4\] " "Info: Destination node division:division_DDS\|bits\[4\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[5\] " "Info: Destination node division:division_DDS\|bits\[5\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[6\] " "Info: Destination node division:division_DDS\|bits\[6\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[7\] " "Info: Destination node division:division_DDS\|bits\[7\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BCLK~input  " "Info: Automatically promoted node BCLK~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index " "Info: Destination node index" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 266 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { index } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "BCLK~input Global Clock " "Info: Pin BCLK~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C8~input  " "Info: Automatically promoted node C8~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CBCLK~output " "Info: Destination node CBCLK~output" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 154 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CBCLK~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_clk " "Info: Destination node SPI_clk" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_clk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "C8~input Global Clock " "Info: Pin C8~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C9~input  " "Info: Automatically promoted node C9~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLRCLK~output " "Info: Destination node CLRCLK~output" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 155 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRCLK~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLRCOUT~output " "Info: Destination node CLRCOUT~output" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 156 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRCOUT~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_select\[1\] " "Info: Destination node clock_select\[1\]" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_select[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector7~14 " "Info: Destination node Selector7~14" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 644 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector7~14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add4~778 " "Info: Destination node Add4~778" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~778 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector8~57 " "Info: Destination node Selector8~57" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 644 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector8~57 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add4~784 " "Info: Destination node Add4~784" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~784 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add4~788 " "Info: Destination node Add4~788" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~788 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add4~793 " "Info: Destination node Add4~793" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~793 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector6~29 " "Info: Destination node Selector6~29" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 644 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector6~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "C9~input Global Clock " "Info: Pin C9~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_clk  " "Info: Automatically promoted node SPI_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_clk~7 " "Info: Destination node SPI_clk~7" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_clk~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "division:division_DDS\|WideNor0  " "Info: Automatically promoted node division:division_DDS\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[0\] " "Info: Destination node division:division_DDS\|bits\[0\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[1\] " "Info: Destination node division:division_DDS\|bits\[1\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[2\] " "Info: Destination node division:division_DDS\|bits\[2\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[3\] " "Info: Destination node division:division_DDS\|bits\[3\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[4\] " "Info: Destination node division:division_DDS\|bits\[4\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[5\] " "Info: Destination node division:division_DDS\|bits\[5\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[6\] " "Info: Destination node division:division_DDS\|bits\[6\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[7\] " "Info: Destination node division:division_DDS\|bits\[7\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|quotient\[30\] " "Info: Destination node division:division_DDS\|quotient\[30\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 18 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|quotient[30] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|quotient\[29\] " "Info: Destination node division:division_DDS\|quotient\[29\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 18 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|quotient[29] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|WideNor0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "index  " "Info: Automatically promoted node index " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~114 " "Info: Destination node Selector0~114" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 297 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~114 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 266 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { index } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reference  " "Info: Automatically promoted node reference " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reference } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "receiver:receiver_inst\|fir:fir_inst_I\|clear_mac  " "Info: Automatically promoted node receiver:receiver_inst\|fir:fir_inst_I\|clear_mac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[33\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[33\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[33] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[29\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[29\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[29] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[25\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[25\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[25] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[37\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[37\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[37] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[28\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[28\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[28] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[32\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[32\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[32] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[24\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[24\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[24] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[36\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[36\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[36] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[31\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[31\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[31] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[27\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[27\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[27] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 42 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|clear_mac } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "receiver:receiver_inst\|fir:fir_inst_Q\|clear_mac  " "Info: Automatically promoted node receiver:receiver_inst\|fir:fir_inst_Q\|clear_mac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[33\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[33\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[33] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[29\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[29\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[29] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[25\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[25\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[25] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[37\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[37\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[37] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[28\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[28\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[28] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[32\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[32\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[32] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[24\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[24\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[24] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[36\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[36\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[36] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[31\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[31\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[31] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[27\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[27\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[27] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 42 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|clear_mac } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 0}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_122P88MHZ " "Warning: Node \"CLK_122P88MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_122P88MHZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Info: Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 0}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:06:36 " "Info: Fitter placement operations ending: elapsed time is 00:06:36" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.574 ns register register " "Info: Estimated most critical path is register to register delay of 9.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frequency\[3\] 1 REG LAB_X7_Y25_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y25_N0; Fanout = 3; REG Node = 'frequency\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { frequency[3] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.552 ns) 0.846 ns frequency_plus_IF\[3\]~59 2 COMB LAB_X7_Y25_N0 2 " "Info: 2: + IC(0.294 ns) + CELL(0.552 ns) = 0.846 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[3\]~59'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { frequency[3] frequency_plus_IF[3]~59 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 0.919 ns frequency_plus_IF\[4\]~61 3 COMB LAB_X7_Y25_N0 2 " "Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 0.919 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[4\]~61'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[3]~59 frequency_plus_IF[4]~61 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 0.992 ns frequency_plus_IF\[5\]~63 4 COMB LAB_X7_Y25_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 0.992 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[5\]~63'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[4]~61 frequency_plus_IF[5]~63 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.065 ns frequency_plus_IF\[6\]~65 5 COMB LAB_X7_Y25_N0 2 " "Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.065 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[6\]~65'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[5]~63 frequency_plus_IF[6]~65 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.138 ns frequency_plus_IF\[7\]~67 6 COMB LAB_X7_Y25_N0 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.138 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[7\]~67'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[6]~65 frequency_plus_IF[7]~67 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.211 ns frequency_plus_IF\[8\]~69 7 COMB LAB_X7_Y25_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.211 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[8\]~69'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[7]~67 frequency_plus_IF[8]~69 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.284 ns frequency_plus_IF\[9\]~71 8 COMB LAB_X7_Y25_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.284 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[9\]~71'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[8]~69 frequency_plus_IF[9]~71 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.357 ns frequency_plus_IF\[10\]~73 9 COMB LAB_X7_Y25_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 1.357 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[10\]~73'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[9]~71 frequency_plus_IF[10]~73 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.430 ns frequency_plus_IF\[11\]~75 10 COMB LAB_X7_Y25_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 1.430 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[11\]~75'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[10]~73 frequency_plus_IF[11]~75 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.503 ns frequency_plus_IF\[12\]~77 11 COMB LAB_X7_Y25_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 1.503 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[12\]~77'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[11]~75 frequency_plus_IF[12]~77 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.576 ns frequency_plus_IF\[13\]~79 12 COMB LAB_X7_Y25_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 1.576 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[13\]~79'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[12]~77 frequency_plus_IF[13]~79 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.649 ns frequency_plus_IF\[14\]~81 13 COMB LAB_X7_Y25_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 1.649 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[14\]~81'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[13]~79 frequency_plus_IF[14]~81 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.722 ns frequency_plus_IF\[15\]~83 14 COMB LAB_X7_Y25_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 1.722 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[15\]~83'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[14]~81 frequency_plus_IF[15]~83 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.795 ns frequency_plus_IF\[16\]~85 15 COMB LAB_X7_Y25_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 1.795 ns; Loc. = LAB_X7_Y25_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[16\]~85'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[15]~83 frequency_plus_IF[16]~85 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.868 ns frequency_plus_IF\[17\]~87 16 COMB LAB_X7_Y24_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 1.868 ns; Loc. = LAB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[17\]~87'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[16]~85 frequency_plus_IF[17]~87 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.941 ns frequency_plus_IF\[18\]~89 17 COMB LAB_X7_Y24_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 1.941 ns; Loc. = LAB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[18\]~89'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[17]~87 frequency_plus_IF[18]~89 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.014 ns frequency_plus_IF\[19\]~91 18 COMB LAB_X7_Y24_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 2.014 ns; Loc. = LAB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[19\]~91'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[18]~89 frequency_plus_IF[19]~91 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.087 ns frequency_plus_IF\[20\]~93 19 COMB LAB_X7_Y24_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 2.087 ns; Loc. = LAB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[20\]~93'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[19]~91 frequency_plus_IF[20]~93 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.160 ns frequency_plus_IF\[21\]~95 20 COMB LAB_X7_Y24_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 2.160 ns; Loc. = LAB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[21\]~95'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[20]~93 frequency_plus_IF[21]~95 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.233 ns frequency_plus_IF\[22\]~97 21 COMB LAB_X7_Y24_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 2.233 ns; Loc. = LAB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[22\]~97'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[21]~95 frequency_plus_IF[22]~97 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.306 ns frequency_plus_IF\[23\]~99 22 COMB LAB_X7_Y24_N0 2 " "Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 2.306 ns; Loc. = LAB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[23\]~99'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[22]~97 frequency_plus_IF[23]~99 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.379 ns frequency_plus_IF\[24\]~101 23 COMB LAB_X7_Y24_N0 2 " "Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 2.379 ns; Loc. = LAB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[24\]~101'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[23]~99 frequency_plus_IF[24]~101 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.452 ns frequency_plus_IF\[25\]~103 24 COMB LAB_X7_Y24_N0 2 " "Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 2.452 ns; Loc. = LAB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[25\]~103'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[24]~101 frequency_plus_IF[25]~103 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 3.059 ns frequency_plus_IF\[26\]~104 25 COMB LAB_X7_Y24_N0 7 " "Info: 25: + IC(0.000 ns) + CELL(0.607 ns) = 3.059 ns; Loc. = LAB_X7_Y24_N0; Fanout = 7; COMB Node = 'frequency_plus_IF\[26\]~104'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { frequency_plus_IF[25]~103 frequency_plus_IF[26]~104 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.177 ns) 4.125 ns HPF_select:Alex_HPF_select\|HPF~297 26 COMB LAB_X7_Y28_N0 6 " "Info: 26: + IC(0.889 ns) + CELL(0.177 ns) = 4.125 ns; Loc. = LAB_X7_Y28_N0; Fanout = 6; COMB Node = 'HPF_select:Alex_HPF_select\|HPF~297'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { frequency_plus_IF[26]~104 HPF_select:Alex_HPF_select|HPF~297 } "NODE_NAME" } } { "HPF_select.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/HPF_select.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.472 ns) 5.132 ns HPF_select:Alex_HPF_select\|LessThan2~610 27 COMB LAB_X8_Y27_N0 3 " "Info: 27: + IC(0.535 ns) + CELL(0.472 ns) = 5.132 ns; Loc. = LAB_X8_Y27_N0; Fanout = 3; COMB Node = 'HPF_select:Alex_HPF_select\|LessThan2~610'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { HPF_select:Alex_HPF_select|HPF~297 HPF_select:Alex_HPF_select|LessThan2~610 } "NODE_NAME" } } { "HPF_select.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/HPF_select.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.487 ns) 6.165 ns Alex_data\[4\]~247 28 COMB LAB_X6_Y27_N0 1 " "Info: 28: + IC(0.546 ns) + CELL(0.487 ns) = 6.165 ns; Loc. = LAB_X6_Y27_N0; Fanout = 1; COMB Node = 'Alex_data\[4\]~247'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { HPF_select:Alex_HPF_select|LessThan2~610 Alex_data[4]~247 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.324 ns) 7.188 ns SPI:Alex_SPI_Tx\|Equal0~440 29 COMB LAB_X6_Y28_N0 1 " "Info: 29: + IC(0.699 ns) + CELL(0.324 ns) = 7.188 ns; Loc. = LAB_X6_Y28_N0; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx\|Equal0~440'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { Alex_data[4]~247 SPI:Alex_SPI_Tx|Equal0~440 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.408 ns) 8.126 ns SPI:Alex_SPI_Tx\|Equal0~455 30 COMB LAB_X7_Y27_N0 3 " "Info: 30: + IC(0.530 ns) + CELL(0.408 ns) = 8.126 ns; Loc. = LAB_X7_Y27_N0; Fanout = 3; COMB Node = 'SPI:Alex_SPI_Tx\|Equal0~455'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { SPI:Alex_SPI_Tx|Equal0~440 SPI:Alex_SPI_Tx|Equal0~455 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.177 ns) 8.541 ns SPI:Alex_SPI_Tx\|Selector0~18 31 COMB LAB_X7_Y27_N0 5 " "Info: 31: + IC(0.238 ns) + CELL(0.177 ns) = 8.541 ns; Loc. = LAB_X7_Y27_N0; Fanout = 5; COMB Node = 'SPI:Alex_SPI_Tx\|Selector0~18'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { SPI:Alex_SPI_Tx|Equal0~455 SPI:Alex_SPI_Tx|Selector0~18 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.795 ns) 9.574 ns SPI:Alex_SPI_Tx\|data_count\[3\] 32 REG LAB_X7_Y27_N0 5 " "Info: 32: + IC(0.238 ns) + CELL(0.795 ns) = 9.574 ns; Loc. = LAB_X7_Y27_N0; Fanout = 5; REG Node = 'SPI:Alex_SPI_Tx\|data_count\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { SPI:Alex_SPI_Tx|Selector0~18 SPI:Alex_SPI_Tx|data_count[3] } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.605 ns ( 58.54 % ) " "Info: Total cell delay = 5.605 ns ( 58.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.969 ns ( 41.46 % ) " "Info: Total interconnect delay = 3.969 ns ( 41.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.574 ns" { frequency[3] frequency_plus_IF[3]~59 frequency_plus_IF[4]~61 frequency_plus_IF[5]~63 frequency_plus_IF[6]~65 frequency_plus_IF[7]~67 frequency_plus_IF[8]~69 frequency_plus_IF[9]~71 frequency_plus_IF[10]~73 frequency_plus_IF[11]~75 frequency_plus_IF[12]~77 frequency_plus_IF[13]~79 frequency_plus_IF[14]~81 frequency_plus_IF[15]~83 frequency_plus_IF[16]~85 frequency_plus_IF[17]~87 frequency_plus_IF[18]~89 frequency_plus_IF[19]~91 frequency_plus_IF[20]~93 frequency_plus_IF[21]~95 frequency_plus_IF[22]~97 frequency_plus_IF[23]~99 frequency_plus_IF[24]~101 frequency_plus_IF[25]~103 frequency_plus_IF[26]~104 HPF_select:Alex_HPF_select|HPF~297 HPF_select:Alex_HPF_select|LessThan2~610 Alex_data[4]~247 SPI:Alex_SPI_Tx|Equal0~440 SPI:Alex_SPI_Tx|Equal0~455 SPI:Alex_SPI_Tx|Selector0~18 SPI:Alex_SPI_Tx|data_count[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 0}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y11 X31_Y22 " "Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:46 " "Info: Fitter routing operations ending: elapsed time is 00:00:46" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 " "Warning: Following 29 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_10MHZ 3.3-V LVTTL 82 " "Info: Pin ext_10MHZ uses I/O standard 3.3-V LVTTL at 82" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ext_10MHZ } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_10MHZ" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 140 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_10MHZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "C4 3.3-V LVTTL 120 " "Info: Pin C4 uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { C4 } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "C4" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 146 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "C8 3.3-V LVTTL 110 " "Info: Pin C8 uses I/O standard 3.3-V LVTTL at 110" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { C8 } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "C8" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "C9 3.3-V LVTTL 108 " "Info: Pin C9 uses I/O standard 3.3-V LVTTL at 108" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { C9 } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "C9" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "C17 3.3-V LVTTL 80 " "Info: Pin C17 uses I/O standard 3.3-V LVTTL at 80" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { C17 } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "C17" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 149 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OVERFLOW 3.3-V LVTTL 216 " "Info: Pin OVERFLOW uses I/O standard 3.3-V LVTTL at 216" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { OVERFLOW } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OVERFLOW" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 169 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OVERFLOW } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKA 3.3-V LVTTL 209 " "Info: Pin CLKA uses I/O standard 3.3-V LVTTL at 209" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { CLKA } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKA" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BCLK 3.3-V LVTTL 114 " "Info: Pin BCLK uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { BCLK } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCLK" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CC 3.3-V LVTTL 70 " "Info: Pin CC uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { CC } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CC" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 143 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CC } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LRCLK 3.3-V LVTTL 112 " "Info: Pin LRCLK uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { LRCLK } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LRCLK" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 152 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LRCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_10MHZ 3.3-V LVTTL 34 " "Info: Pin OSC_10MHZ uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { OSC_10MHZ } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_10MHZ" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_10MHZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DFS0 3.3-V LVTTL 94 " "Info: Pin DFS0 uses I/O standard 3.3-V LVTTL at 94" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { DFS0 } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DFS0" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 188 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFS0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DFS1 3.3-V LVTTL 88 " "Info: Pin DFS1 uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { DFS1 } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DFS1" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 189 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFS1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[0\] 3.3-V LVTTL 214 " "Info: Pin INA\[0\] uses I/O standard 3.3-V LVTTL at 214" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[0] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[0\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[15\] 3.3-V LVTTL 184 " "Info: Pin INA\[15\] uses I/O standard 3.3-V LVTTL at 184" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[15] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[15\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[14\] 3.3-V LVTTL 185 " "Info: Pin INA\[14\] uses I/O standard 3.3-V LVTTL at 185" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[14] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[14\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[13\] 3.3-V LVTTL 186 " "Info: Pin INA\[13\] uses I/O standard 3.3-V LVTTL at 186" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[13] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[13\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[12\] 3.3-V LVTTL 187 " "Info: Pin INA\[12\] uses I/O standard 3.3-V LVTTL at 187" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[12] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[12\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[11\] 3.3-V LVTTL 188 " "Info: Pin INA\[11\] uses I/O standard 3.3-V LVTTL at 188" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[11] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[11\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[10\] 3.3-V LVTTL 189 " "Info: Pin INA\[10\] uses I/O standard 3.3-V LVTTL at 189" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[10] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[10\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[9\] 3.3-V LVTTL 194 " "Info: Pin INA\[9\] uses I/O standard 3.3-V LVTTL at 194" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[9] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[9\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[8\] 3.3-V LVTTL 195 " "Info: Pin INA\[8\] uses I/O standard 3.3-V LVTTL at 195" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[8] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[8\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[7\] 3.3-V LVTTL 196 " "Info: Pin INA\[7\] uses I/O standard 3.3-V LVTTL at 196" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[7] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[7\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[6\] 3.3-V LVTTL 197 " "Info: Pin INA\[6\] uses I/O standard 3.3-V LVTTL at 197" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[6] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[6\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[5\] 3.3-V LVTTL 200 " "Info: Pin INA\[5\] uses I/O standard 3.3-V LVTTL at 200" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[5] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[5\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[4\] 3.3-V LVTTL 201 " "Info: Pin INA\[4\] uses I/O standard 3.3-V LVTTL at 201" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[4] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[4\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[3\] 3.3-V LVTTL 202 " "Info: Pin INA\[3\] uses I/O standard 3.3-V LVTTL at 202" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[3] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[3\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[2\] 3.3-V LVTTL 203 " "Info: Pin INA\[2\] uses I/O standard 3.3-V LVTTL at 203" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[2] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[2\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[1\] 3.3-V LVTTL 207 " "Info: Pin INA\[1\] uses I/O standard 3.3-V LVTTL at 207" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INA[1] } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INA\[1\]" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 142 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CMODE VCC " "Info: Pin CMODE has VCC driving its datain port" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { CMODE } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CMODE" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 158 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMODE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SHDN GND " "Info: Pin SHDN has GND driving its datain port" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { SHDN } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SHDN" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 171 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHDN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PGA GND " "Info: Pin PGA has GND driving its datain port" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { PGA } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PGA" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 172 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PGA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "INIT_DONE GND " "Info: Pin INIT_DONE has GND driving its datain port" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { INIT_DONE } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INIT_DONE" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 174 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INIT_DONE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TEST3 GND " "Info: Pin TEST3 has GND driving its datain port" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { TEST3 } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEST3" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 178 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "clock_select\[1\] (inverted) " "Info: Following pins have the same output enable: clock_select\[1\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_10MHZ 3.3-V LVTTL " "Info: Type bi-directional pin ext_10MHZ uses the 3.3-V LVTTL I/O standard" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ext_10MHZ } } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_10MHZ" } } } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 140 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_10MHZ } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 16:58:21 2008 " "Info: Processing ended: Thu Dec 18 16:58:21 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:09:21 " "Info: Elapsed time: 00:09:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:14 " "Info: Total CPU time (on all processors): 00:09:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
