# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# enco4to2.v  run.do  transcript  vsim.wlf  work        
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:40:51 on Sep 10,2025
# vlog -reportprogress 300 enco4to2.v "+acc" 
# -- Compiling module enco4to2
# -- Compiling module enco4to2_tb
# 
# Top level modules:
# 	enco4to2_tb
# End time: 20:40:51 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim enco4to2_tb 
# Start time: 20:40:51 on Sep 10,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/COMBINATIONAL CRTS/ENCODER-DECODER/ENCODER/ENCODER4TO2/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: (vopt-7) Failed to open info file "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/COMBINATIONAL CRTS/ENCODER-DECODER/ENCODER/ENCODER4TO2/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# Optimization failed
# ** Error: (vopt-1933) Unable to create temporary directory D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/COMBINATIONAL CRTS/ENCODER-DECODER/ENCODER/ENCODER4TO2/work/_tempmsg
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
ls
# enco4to2.v  run.do  transcript  vsim.wlf  work        
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:40:59 on Sep 10,2025
# vlog -reportprogress 300 enco4to2.v "+acc" 
# -- Compiling module enco4to2
# -- Compiling module enco4to2_tb
# 
# Top level modules:
# 	enco4to2_tb
# End time: 20:40:59 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim enco4to2_tb 
# Start time: 20:40:51 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.enco4to2_tb(fast)
# Loading work.enco4to2(fast)
# i0=1 i1=0 i2=0 i3=0 y0=0 y1=0 Time=0
# i0=0 i1=1 i2=0 i3=0 y0=0 y1=1 Time=10
# i0=0 i1=0 i2=1 i3=0 y0=1 y1=0 Time=20
# i0=0 i1=0 i2=0 i3=1 y0=1 y1=1 Time=30
# i0=1 i1=0 i2=0 i3=0 y0=0 y1=0 Time=40
# i0=0 i1=1 i2=0 i3=0 y0=0 y1=1 Time=50
# i0=0 i1=0 i2=1 i3=0 y0=1 y1=0 Time=60
# i0=0 i1=0 i2=0 i3=1 y0=1 y1=1 Time=70
# i0=1 i1=0 i2=0 i3=0 y0=0 y1=0 Time=80
# i0=0 i1=1 i2=0 i3=0 y0=0 y1=1 Time=90
# i0=0 i1=0 i2=1 i3=0 y0=1 y1=0 Time=100
# i0=0 i1=0 i2=0 i3=1 y0=1 y1=1 Time=110
# i0=1 i1=0 i2=0 i3=0 y0=0 y1=0 Time=120
# i0=0 i1=1 i2=0 i3=0 y0=0 y1=1 Time=130
# i0=0 i1=0 i2=1 i3=0 y0=1 y1=0 Time=140
# i0=0 i1=0 i2=0 i3=1 y0=1 y1=1 Time=150
# i0=1 i1=0 i2=0 i3=0 y0=0 y1=0 Time=160
# i0=0 i1=1 i2=0 i3=0 y0=0 y1=1 Time=170
# i0=0 i1=0 i2=1 i3=0 y0=1 y1=0 Time=180
# i0=0 i1=0 i2=0 i3=1 y0=1 y1=1 Time=190
quit -sim
# End time: 20:41:09 on Sep 10,2025, Elapsed time: 0:00:18
# Errors: 1, Warnings: 0
