Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 26 23:35:14 2025
| Host         : voidknight-XPS-13-7390 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file register_status_table_control_sets_placed.rpt
| Design       : register_status_table
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |    32 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             192 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | mem[13][5]_i_2_n_0 | mem[13][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[4][5]_i_2_n_0  | mem[4][5]_i_1_n_0  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | mem[23][5]_i_2_n_0 | mem[23][5]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[22][5]_i_2_n_0 | mem[22][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[21][5]_i_2_n_0 | mem[21][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[27][5]_i_2_n_0 | mem[27][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[10][5]_i_2_n_0 | mem[10][5]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[0][5]_i_2_n_0  | mem[0][5]_i_1_n_0  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[11][5]_i_2_n_0 | mem[11][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[6][5]_i_2_n_0  | mem[6][5]_i_1_n_0  |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[12][5]_i_2_n_0 | mem[12][5]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[14][5]_i_2_n_0 | mem[14][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[16][5]_i_2_n_0 | mem[16][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[15][5]_i_2_n_0 | mem[15][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[17][5]_i_2_n_0 | mem[17][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[1][5]_i_2_n_0  | mem[1][5]_i_1_n_0  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | mem[20][5]_i_2_n_0 | mem[20][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[8][5]_i_2_n_0  | mem[8][5]_i_1_n_0  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[9][5]_i_2_n_0  | mem[9][5]_i_1_n_0  |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[31][5]_i_2_n_0 | mem[31][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[30][5]_i_2_n_0 | mem[30][5]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[7][5]_i_2_n_0  | mem[7][5]_i_1_n_0  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | mem[26][5]_i_2_n_0 | mem[26][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[2][5]_i_2_n_0  | mem[2][5]_i_1_n_0  |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[25][5]_i_2_n_0 | mem[25][5]_i_1_n_0 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | mem[19][5]_i_2_n_0 | mem[19][5]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[24][5]_i_2_n_0 | mem[24][5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[3][5]_i_2_n_0  | mem[3][5]_i_1_n_0  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[5][5]_i_2_n_0  | mem[5][5]_i_1_n_0  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mem[29][5]_i_2_n_0 | mem[29][5]_i_1_n_0 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | mem[18][5]_i_2_n_0 | mem[18][5]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[28][5]_i_2_n_0 | mem[28][5]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG |                    |                    |               27 |             32 |         1.19 |
+----------------+--------------------+--------------------+------------------+----------------+--------------+


