

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Sun Jun 27 17:41:20 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        hls-proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 23.017 ns |   2.70 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                  |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |unpackComplex_U0  |unpackComplex  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |packComplex_U0    |packComplex    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|     198|    187|    -|
|Instance         |        0|    -|     694|   1552|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     892|   1739|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+-----+------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------+---------------+---------+----+-----+------+-----+
    |control_s_axi_U   |control_s_axi  |        0|   0|   68|   104|    0|
    |packComplex_U0    |packComplex    |        0|   0|  141|   109|    0|
    |unpackComplex_U0  |unpackComplex  |        0|   0|  485|  1339|    0|
    +------------------+---------------+---------+----+-----+------+-----+
    |Total             |               |        0|   0|  694|  1552|    0|
    +------------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |complex_stream_U  |        0|  99|   0|    -|     2|  128|      256|
    |eos_U             |        0|  99|   0|    -|    64|    1|       64|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0| 198|   0|    0|    66|  129|      320|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_AWREADY  | out |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_AWADDR   |  in |    5|     s_axi    |      control      |    scalar    |
|s_axi_control_WVALID   |  in |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_WREADY   | out |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_WDATA    |  in |   32|     s_axi    |      control      |    scalar    |
|s_axi_control_WSTRB    |  in |    4|     s_axi    |      control      |    scalar    |
|s_axi_control_ARVALID  |  in |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_ARREADY  | out |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_ARADDR   |  in |    5|     s_axi    |      control      |    scalar    |
|s_axi_control_RVALID   | out |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_RREADY   |  in |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_RDATA    | out |   32|     s_axi    |      control      |    scalar    |
|s_axi_control_RRESP    | out |    2|     s_axi    |      control      |    scalar    |
|s_axi_control_BVALID   | out |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_BREADY   |  in |    1|     s_axi    |      control      |    scalar    |
|s_axi_control_BRESP    | out |    2|     s_axi    |      control      |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_none |        fft        | return value |
|ap_rst_n               |  in |    1| ap_ctrl_none |        fft        | return value |
|real_in_TDATA          |  in |   64|     axis     |  real_in_V_data_V |    pointer   |
|real_in_TKEEP          |  in |    8|     axis     |  real_in_V_keep_V |    pointer   |
|real_in_TLAST          |  in |    1|     axis     |  real_in_V_last_V |    pointer   |
|real_in_TVALID         |  in |    1|     axis     |  real_in_V_last_V |    pointer   |
|real_in_TREADY         | out |    1|     axis     |  real_in_V_last_V |    pointer   |
|imag_in_TDATA          |  in |   64|     axis     |  imag_in_V_data_V |    pointer   |
|imag_in_TKEEP          |  in |    8|     axis     |  imag_in_V_keep_V |    pointer   |
|imag_in_TLAST          |  in |    1|     axis     |  imag_in_V_last_V |    pointer   |
|imag_in_TVALID         |  in |    1|     axis     |  imag_in_V_last_V |    pointer   |
|imag_in_TREADY         | out |    1|     axis     |  imag_in_V_last_V |    pointer   |
|real_out_TDATA         | out |   64|     axis     | real_out_V_data_V |    pointer   |
|real_out_TKEEP         | out |    8|     axis     | real_out_V_keep_V |    pointer   |
|real_out_TLAST         | out |    1|     axis     | real_out_V_last_V |    pointer   |
|real_out_TVALID        | out |    1|     axis     | real_out_V_last_V |    pointer   |
|real_out_TREADY        |  in |    1|     axis     | real_out_V_last_V |    pointer   |
|imag_out_TDATA         | out |   64|     axis     | imag_out_V_data_V |    pointer   |
|imag_out_TKEEP         | out |    8|     axis     | imag_out_V_keep_V |    pointer   |
|imag_out_TLAST         | out |    1|     axis     | imag_out_V_last_V |    pointer   |
|imag_out_TVALID        | out |    1|     axis     | imag_out_V_last_V |    pointer   |
|imag_out_TREADY        |  in |    1|     axis     | imag_out_V_last_V |    pointer   |
+-----------------------+-----+-----+--------------+-------------------+--------------+

