--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf TOP.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
CHIP1_DATA<0>|    1.304(R)|      FAST  |    1.017(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP1_DATA<1>|    1.121(R)|      FAST  |    1.054(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP1_DATA<2>|    1.249(R)|      FAST  |    1.088(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP1_DATA<3>|    1.141(R)|      FAST  |    1.198(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP2_DATA<0>|    1.079(R)|      FAST  |    1.044(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP2_DATA<1>|    0.971(R)|      FAST  |    1.503(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP2_DATA<2>|    1.030(R)|      FAST  |    1.277(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP2_DATA<3>|    0.847(R)|      FAST  |    1.462(R)|      SLOW  |CLK_BUFGP         |   0.000|
INIT         |    0.575(R)|      FAST  |    0.929(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST          |    2.504(R)|      SLOW  |    0.830(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<0>      |    0.414(R)|      FAST  |    1.462(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<1>      |    0.163(R)|      FAST  |    1.569(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<2>      |    0.373(R)|      FAST  |    1.595(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<3>      |    0.258(R)|      FAST  |    1.503(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<4>      |    0.463(R)|      FAST  |    1.498(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<5>      |    0.449(R)|      FAST  |    1.358(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<6>      |    0.755(R)|      FAST  |    0.932(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<7>      |    0.514(R)|      FAST  |    1.689(R)|      SLOW  |CLK_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
CHIP1_DATA<0>|        12.898(R)|      SLOW  |         4.428(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP1_DATA<1>|        12.714(R)|      SLOW  |         4.266(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP1_DATA<2>|        11.909(R)|      SLOW  |         4.287(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP1_DATA<3>|        12.024(R)|      SLOW  |         4.234(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP2_DATA<0>|        13.074(R)|      SLOW  |         4.622(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP2_DATA<1>|        11.563(R)|      SLOW  |         4.145(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP2_DATA<2>|        11.625(R)|      SLOW  |         4.189(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP2_DATA<3>|        11.587(R)|      SLOW  |         4.090(R)|      FAST  |CLK_BUFGP         |   0.000|
COUNTER_CLK  |        10.138(R)|      SLOW  |         3.978(R)|      FAST  |CLK_BUFGP         |   0.000|
COUNTER_RST  |        11.823(R)|      SLOW  |         4.732(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<0>   |        12.296(R)|      SLOW  |         4.603(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<1>   |        12.477(R)|      SLOW  |         4.101(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<2>   |        12.605(R)|      SLOW  |         4.041(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<3>   |        12.663(R)|      SLOW  |         4.511(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<4>   |        13.274(R)|      SLOW  |         4.387(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<5>   |        12.504(R)|      SLOW  |         4.210(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<6>   |        13.176(R)|      SLOW  |         4.101(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<7>   |        12.784(R)|      SLOW  |         4.302(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<8>   |        12.620(R)|      SLOW  |         4.281(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<9>   |        12.205(R)|      SLOW  |         4.120(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<10>  |        12.613(R)|      SLOW  |         4.207(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<11>  |        13.038(R)|      SLOW  |         4.416(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<12>  |        12.775(R)|      SLOW  |         4.203(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<13>  |        13.045(R)|      SLOW  |         4.295(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<14>  |        12.513(R)|      SLOW  |         4.229(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<15>  |        12.497(R)|      SLOW  |         4.355(R)|      FAST  |CLK_BUFGP         |   0.000|
WE_BAR       |        11.094(R)|      SLOW  |         4.019(R)|      FAST  |CLK_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.689|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 15 01:08:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 617 MB



