Loaded all available family support information.
INFO:sim:172 - Generating IP...
WARNING:coreutil - couldn't open
   "/home/n8/Projects/Mosfets/fpga/ipcore_dir/tmp/_cg/_dbg/xil_700.out": no such
   file or directory
       while executing
   "open ${outFileName} r"
       (procedure "::xilinx::GeneratorUtils::readOutFile" line 17)
       invoked from within
   "::xilinx::GeneratorUtils::readOutFile $componentInstanceID $outFileName"
       (procedure "main" line 40)
       invoked from within
   "main $argc $argv"
       invoked from within
   "return [main $argc $argv]"
       (file
   "/opt/Xilinx/14.4/ISE_DS/ISE/coregen/repository/xilinx.com/generators/customi
   zation_generator_v1_0.tcl" line 58)ERROR:sim - Unable to evaluate Tcl file:
   /opt/Xilinx/14.4/ISE_DS/ISE/coregen/repository/xilinx.com/generators/customiz
   ation_generator_v1_0.tcl
ERROR:sim - Failed executing Tcl generator.
ERROR:sim - Failed to generate 'block_data_cache'.  Failed executing Tcl
   generator.

Wrote CGP file for project 'block_data_cache'.
