design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect,adc_clkgen_with_edgedetect,germknedl,flow completed,0h2m10s0ms,0h1m28s0ms,-2.0,0.01024,-1,68.33,518.11,-1,0,0,0,0,0,0,0,-1,-1,-1,-1,12958,2056,0.0,0.0,-1,0.0,-1,0.0,0.0,-1,0.0,-1,2863264.0,0.0,46.53,19.01,22.52,0.92,-1,158,420,158,420,0,0,0,257,0,0,0,0,0,0,0,0,-1,-1,-1,42,115,0,157,8486.8896,1.35e-10,1.91e-10,5.56e-07,1.63e-10,2.39e-10,2.02e-09,1.82e-10,2.81e-10,2.19e-09,11.230000000010477,1000001.0,0.000999999000001,1000000,DELAY 4,12,50,1,24,12,0.85,0.3,sky130_fd_sc_hd,4
