

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Sun Feb  8 22:48:09 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDVitisHLS2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.694 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.220 us|  0.220 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.4>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:185]   --->   Operation 13 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %x_read" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 14 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 15 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 16 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i64 %data_V"   --->   Operation 17 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.88ns)   --->   "%icmp_ln209 = icmp_eq  i11 %tmp_20, i11 2047" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 18 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.89ns)   --->   "%icmp_ln18 = icmp_ne  i52 %tmp_21, i52 0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 19 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "%x_is_NaN = and i1 %icmp_ln209, i1 %icmp_ln18" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 20 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.89ns)   --->   "%icmp_ln824 = icmp_eq  i52 %tmp_21, i52 0"   --->   Operation 21 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.97ns)   --->   "%x_is_inf = and i1 %icmp_ln209, i1 %icmp_ln824" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 22 'and' 'x_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_20" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 23 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.63ns)   --->   "%m_exp = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 24 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2 1, i52 %tmp_21"   --->   Operation 25 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.26ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %p_Result_10"   --->   Operation 26 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.94ns)   --->   "%select_ln253 = select i1 %p_Result_9, i54 %e_frac_V_1, i54 %p_Result_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:253]   --->   Operation 27 'select' 'select_ln253' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%m_frac_l_V = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln253, i7 0"   --->   Operation 28 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i61 %m_frac_l_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:256]   --->   Operation 29 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 30 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_20"   --->   Operation 31 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 32 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp"   --->   Operation 33 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sh_prom_i_i360_cast_cast_cast = sext i12 %ush"   --->   Operation 34 'sext' 'sh_prom_i_i360_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sh_prom_i_i360_cast_cast_cast_cast = zext i32 %sh_prom_i_i360_cast_cast_cast"   --->   Operation 35 'zext' 'sh_prom_i_i360_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V = ashr i71 %sext_ln256, i71 %sh_prom_i_i360_cast_cast_cast_cast"   --->   Operation 36 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_1 = shl i71 %sext_ln256, i71 %sh_prom_i_i360_cast_cast_cast_cast"   --->   Operation 37 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (4.60ns) (out node of the LUT)   --->   "%r_V_13 = select i1 %isNeg, i71 %r_V, i71 %r_V_1"   --->   Operation 38 'select' 'r_V_13' <Predicate = true> <Delay = 4.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%m_fix_l = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %r_V_13, i32 7, i32 70"   --->   Operation 39 'partselect' 'm_fix_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sh_prom_i_i340_cast_cast_cast_cast = zext i32 %sh_prom_i_i360_cast_cast_cast"   --->   Operation 40 'zext' 'sh_prom_i_i340_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%r_V_3 = shl i64 %m_fix_l, i64 %sh_prom_i_i340_cast_cast_cast_cast"   --->   Operation 41 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%r_V_4 = ashr i64 %m_fix_l, i64 %sh_prom_i_i340_cast_cast_cast_cast"   --->   Operation 42 'ashr' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %r_V_13, i32 55, i32 70"   --->   Operation 43 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %r_V_13, i32 70"   --->   Operation 44 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %m_fix_hi"   --->   Operation 45 'sext' 'sext_ln1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [3/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_14 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 46 'mul' 'r_V_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i71 %r_V_13"   --->   Operation 47 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.99ns)   --->   "%icmp_ln338 = icmp_sgt  i12 %m_exp, i12 0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 48 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%select_ln1322 = select i1 %isNeg, i64 %r_V_3, i64 %r_V_4"   --->   Operation 49 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln1322, i7 0"   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (4.59ns) (out node of the LUT)   --->   "%icmp_ln1453 = icmp_ne  i71 %shl_ln, i71 %sext_ln256"   --->   Operation 51 'icmp' 'icmp_ln1453' <Predicate = true> <Delay = 4.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 52 [2/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_14 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 52 'mul' 'r_V_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 53 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_14 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 53 'mul' 'r_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_11, i18 131072"   --->   Operation 54 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i19 %rhs"   --->   Operation 55 'sext' 'sext_ln1146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1146, i31 %r_V_14"   --->   Operation 56 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.23>
ST_4 : Operation 57 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1146, i31 %r_V_14"   --->   Operation 57 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30"   --->   Operation 58 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30"   --->   Operation 59 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_7"   --->   Operation 60 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.43ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18 0"   --->   Operation 61 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.67ns)   --->   "%ret_V = add i13 %ret_V_cast, i13 1"   --->   Operation 62 'add' 'ret_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %ret_V_cast, i13 %ret_V"   --->   Operation 63 'select' 'select_ln804' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_s, i13 %select_ln804, i13 %ret_V_cast"   --->   Operation 64 'select' 'ret_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 13.1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1069 = sext i13 %ret_V_8"   --->   Operation 65 'sext' 'sext_ln1069' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (13.1ns)   --->   "%r_V_8 = mul i71 %sext_ln1069, i71 1636647506585939924452"   --->   Operation 66 'mul' 'r_V_8' <Predicate = true> <Delay = 13.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %r_V_8, i32 13, i32 70"   --->   Operation 67 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.64>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_2, i1 0"   --->   Operation 68 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln657, i59 %and_ln"   --->   Operation 69 'sub' 'm_diff_V' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 70 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 71 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 72 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 73 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 74 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln488_1 = zext i8 %Z4_ind"   --->   Operation 75 'zext' 'zext_ln488_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_1"   --->   Operation 76 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 77 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln488_2 = zext i8 %Z3_V"   --->   Operation 78 'zext' 'zext_ln488_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_2"   --->   Operation 79 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 80 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 81 [1/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 81 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 82 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i35 %Z4"   --->   Operation 83 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i10 %r"   --->   Operation 84 'zext' 'zext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.67ns)   --->   "%ret_V_9 = add i36 %zext_ln657, i36 %zext_ln657_1"   --->   Operation 85 'add' 'ret_V_9' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 86 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 12.2>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 87 'bitconcatenate' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i43 %ret_V_10"   --->   Operation 88 'zext' 'zext_ln1069' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i36 %ret_V_9"   --->   Operation 89 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (9.57ns)   --->   "%r_V_10 = mul i79 %zext_ln1069, i79 %zext_ln1072"   --->   Operation 90 'mul' 'r_V_10' <Predicate = true> <Delay = 9.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln657_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_10, i32 59, i32 78"   --->   Operation 91 'partselect' 'trunc_ln657_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i20 %trunc_ln657_4"   --->   Operation 92 'zext' 'zext_ln657_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (2.71ns)   --->   "%add_ln657 = add i36 %ret_V_9, i36 %zext_ln657_2"   --->   Operation 93 'add' 'add_ln657' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln488_3 = zext i8 %Z2_V"   --->   Operation 94 'zext' 'zext_ln488_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_3"   --->   Operation 95 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 96 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 13.6>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i43 %ret_V_10"   --->   Operation 97 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i36 %add_ln657"   --->   Operation 98 'zext' 'zext_ln657_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln657_3, i44 %zext_ln1146"   --->   Operation 99 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 100 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 101 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_3"   --->   Operation 102 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1069_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 103 'zext' 'zext_ln1069_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 104 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (10.4ns)   --->   "%r_V_11 = mul i93 %zext_ln1069_1, i93 %zext_ln1072_1"   --->   Operation 105 'mul' 'r_V_11' <Predicate = true> <Delay = 10.4> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln657_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_11, i32 57, i32 92"   --->   Operation 106 'partselect' 'trunc_ln657_5' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.17>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i8 %m_diff_hi_V"   --->   Operation 107 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 108 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 109 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_3, i2 0"   --->   Operation 110 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i51 %lhs_V"   --->   Operation 111 'zext' 'zext_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i36 %trunc_ln657_5"   --->   Operation 112 'zext' 'zext_ln657_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (2.98ns)   --->   "%add_ln657_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln657_4"   --->   Operation 113 'add' 'add_ln657_2' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i44 %add_ln657_2"   --->   Operation 114 'zext' 'zext_ln657_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln657_5, i52 %zext_ln1146_1"   --->   Operation 115 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 116 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 13.6>
ST_11 : Operation 117 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 117 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 118 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (3.36ns)   --->   "%ret_V_11 = add i58 %exp_Z1_V, i58 16"   --->   Operation 119 'add' 'ret_V_11' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i50 %exp_Z1_hi_V"   --->   Operation 120 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 121 'zext' 'zext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (10.4ns)   --->   "%r_V_15 = mul i100 %zext_ln1072_2, i100 %zext_ln1070"   --->   Operation 122 'mul' 'r_V_15' <Predicate = true> <Delay = 10.4> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %ret_V_11"   --->   Operation 123 'trunc' 'trunc_ln1146' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1146_2 = trunc i58 %ret_V_11"   --->   Operation 124 'trunc' 'trunc_ln1146_2' <Predicate = (!x_is_NaN)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 11.4>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln185 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:185]   --->   Operation 125 'specpipeline' 'specpipeline_ln185' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%xor_ln964 = xor i1 %p_Result_9, i1 1"   --->   Operation 126 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%x_is_pinf = and i1 %x_is_inf, i1 %xor_ln964" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 127 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%or_ln214 = or i1 %x_is_NaN, i1 %x_is_pinf" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 128 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln214 = select i1 %or_ln214, i64 inf, i64 0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 129 'select' 'select_ln214' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_3 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0"   --->   Operation 130 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i100 %r_V_15"   --->   Operation 131 'zext' 'zext_ln1146_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i100 %r_V_15"   --->   Operation 132 'zext' 'zext_ln1146_3' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49 0"   --->   Operation 133 'bitconcatenate' 'trunc_ln2' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i100 %r_V_15"   --->   Operation 134 'zext' 'zext_ln1146_4' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49 0"   --->   Operation 135 'bitconcatenate' 'trunc_ln1146_1' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (4.75ns)   --->   "%ret_V_6 = add i107 %lhs_V_3, i107 %zext_ln1146_2"   --->   Operation 136 'add' 'ret_V_6' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (4.69ns)   --->   "%add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_4"   --->   Operation 137 'add' 'add_ln1146_1' <Predicate = (!x_is_NaN)> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (4.72ns)   --->   "%add_ln1146_2 = add i106 %trunc_ln2, i106 %zext_ln1146_3"   --->   Operation 138 'add' 'add_ln1146_2' <Predicate = (!x_is_NaN)> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106"   --->   Operation 139 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_8, i13 8191"   --->   Operation 140 'add' 'r_exp_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_16, i13 %ret_V_8, i13 %r_exp_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:332]   --->   Operation 141 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 142 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (1.13ns)   --->   "%icmp_ln840 = icmp_sgt  i3 %tmp_17, i3 0"   --->   Operation 143 'icmp' 'icmp_ln840' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.97ns)   --->   "%or_ln338 = or i1 %icmp_ln1453, i1 %icmp_ln840" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 144 'or' 'or_ln338' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln253, i32 53"   --->   Operation 145 'bitselect' 'tmp_18' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%select_ln344 = select i1 %tmp_18, i64 0, i64 inf" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:344]   --->   Operation 146 'select' 'select_ln344' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (2.09ns)   --->   "%icmp_ln844 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 147 'icmp' 'icmp_ln844' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32 54, i32 105"   --->   Operation 148 'partselect' 'tmp' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%tmp_s = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32 53, i32 104"   --->   Operation 149 'partselect' 'tmp_s' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%tmp_22 = select i1 %tmp_16, i52 %tmp, i52 %tmp_s" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:332]   --->   Operation 150 'select' 'tmp_22' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i13 %r_exp_V_2"   --->   Operation 151 'trunc' 'trunc_ln167' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln167, i11 1023"   --->   Operation 152 'add' 'out_exp_V' <Predicate = (!x_is_NaN)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%p_Result_12 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i11.i52, i11 %out_exp_V, i52 %tmp_22"   --->   Operation 153 'bitconcatenate' 'p_Result_12' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%zext_ln368 = zext i63 %p_Result_12"   --->   Operation 154 'zext' 'zext_ln368' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%bitcast_ln521 = bitcast i64 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 155 'bitcast' 'bitcast_ln521' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%or_ln18 = or i1 %x_is_NaN, i1 %x_is_inf" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 156 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln18 = xor i1 %or_ln18, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 157 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%and_ln338 = and i1 %icmp_ln338, i1 %or_ln338" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 158 'and' 'and_ln338' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%xor_ln338 = xor i1 %icmp_ln338, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 159 'xor' 'xor_ln338' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%and_ln840 = and i1 %icmp_ln840, i1 %xor_ln338"   --->   Operation 160 'and' 'and_ln840' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%or_ln840 = or i1 %and_ln338, i1 %and_ln840"   --->   Operation 161 'or' 'or_ln840' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %or_ln840, i1 %xor_ln18"   --->   Operation 162 'and' 'sel_tmp7' <Predicate = (!x_is_NaN)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%sel_tmp8 = select i1 %sel_tmp7, i64 %select_ln344, i64 %bitcast_ln521"   --->   Operation 163 'select' 'sel_tmp8' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln18 = select i1 %x_is_NaN, i64 nan, i64 %sel_tmp8" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 164 'select' 'select_ln18' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node retval_0)   --->   "%xor_ln18_1 = xor i1 %x_is_NaN, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 165 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node retval_0)   --->   "%and_ln18 = and i1 %x_is_inf, i1 %xor_ln18_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 166 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node retval_0)   --->   "%select_ln18_1 = select i1 %and_ln18, i64 %select_ln214, i64 %select_ln18" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 167 'select' 'select_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%xor_ln338_1 = xor i1 %or_ln338, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 168 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%and_ln338_1 = and i1 %icmp_ln338, i1 %xor_ln338_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 169 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%or_ln840_1 = or i1 %icmp_ln338, i1 %icmp_ln840"   --->   Operation 170 'or' 'or_ln840_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%xor_ln840 = xor i1 %or_ln840_1, i1 1"   --->   Operation 171 'xor' 'xor_ln840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%or_ln840_2 = or i1 %and_ln338_1, i1 %xor_ln840"   --->   Operation 172 'or' 'or_ln840_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%tmp27 = and i1 %or_ln840_2, i1 %xor_ln18"   --->   Operation 173 'and' 'tmp27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp23 = and i1 %tmp27, i1 %icmp_ln844"   --->   Operation 174 'and' 'sel_tmp23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (1.48ns) (out node of the LUT)   --->   "%retval_0 = select i1 %sel_tmp23, i64 0, i64 %select_ln18_1"   --->   Operation 175 'select' 'retval_0' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln368 = ret i64 %retval_0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:368]   --->   Operation 176 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                             (read          ) [ 0000000000000]
data_V                                                             (bitcast       ) [ 0000000000000]
p_Result_9                                                         (bitselect     ) [ 0111111111111]
tmp_20                                                             (partselect    ) [ 0000000000000]
tmp_21                                                             (trunc         ) [ 0000000000000]
icmp_ln209                                                         (icmp          ) [ 0000000000000]
icmp_ln18                                                          (icmp          ) [ 0000000000000]
x_is_NaN                                                           (and           ) [ 0111111111111]
icmp_ln824                                                         (icmp          ) [ 0000000000000]
x_is_inf                                                           (and           ) [ 0111111111111]
zext_ln510                                                         (zext          ) [ 0000000000000]
m_exp                                                              (add           ) [ 0000000000000]
p_Result_10                                                        (bitconcatenate) [ 0000000000000]
e_frac_V_1                                                         (sub           ) [ 0000000000000]
select_ln253                                                       (select        ) [ 0111111111111]
m_frac_l_V                                                         (bitconcatenate) [ 0000000000000]
sext_ln256                                                         (sext          ) [ 0000000000000]
isNeg                                                              (bitselect     ) [ 0000000000000]
sub_ln1311                                                         (sub           ) [ 0000000000000]
sext_ln1311                                                        (sext          ) [ 0000000000000]
ush                                                                (select        ) [ 0000000000000]
sh_prom_i_i360_cast_cast_cast                                      (sext          ) [ 0000000000000]
sh_prom_i_i360_cast_cast_cast_cast                                 (zext          ) [ 0000000000000]
r_V                                                                (ashr          ) [ 0000000000000]
r_V_1                                                              (shl           ) [ 0000000000000]
r_V_13                                                             (select        ) [ 0000000000000]
m_fix_l                                                            (partselect    ) [ 0000000000000]
sh_prom_i_i340_cast_cast_cast_cast                                 (zext          ) [ 0000000000000]
r_V_3                                                              (shl           ) [ 0000000000000]
r_V_4                                                              (ashr          ) [ 0000000000000]
m_fix_hi                                                           (partselect    ) [ 0000000000000]
p_Result_11                                                        (bitselect     ) [ 0111000000000]
sext_ln1070                                                        (sext          ) [ 0111000000000]
trunc_ln657                                                        (trunc         ) [ 0111111000000]
icmp_ln338                                                         (icmp          ) [ 0111111111111]
select_ln1322                                                      (select        ) [ 0000000000000]
shl_ln                                                             (bitconcatenate) [ 0000000000000]
icmp_ln1453                                                        (icmp          ) [ 0111111111111]
r_V_14                                                             (mul           ) [ 0100100000000]
rhs                                                                (bitconcatenate) [ 0000000000000]
sext_ln1146                                                        (sext          ) [ 0100100000000]
ret_V_7                                                            (add           ) [ 0000000000000]
ret_V_cast                                                         (partselect    ) [ 0000000000000]
p_Result_s                                                         (bitselect     ) [ 0000000000000]
trunc_ln805                                                        (trunc         ) [ 0000000000000]
icmp_ln805                                                         (icmp          ) [ 0000000000000]
ret_V                                                              (add           ) [ 0000000000000]
select_ln804                                                       (select        ) [ 0000000000000]
ret_V_8                                                            (select        ) [ 0100011111111]
sext_ln1069                                                        (sext          ) [ 0000000000000]
r_V_8                                                              (mul           ) [ 0000000000000]
tmp_2                                                              (partselect    ) [ 0100001000000]
and_ln                                                             (bitconcatenate) [ 0000000000000]
m_diff_V                                                           (sub           ) [ 0000000000000]
m_diff_hi_V                                                        (partselect    ) [ 0100000111100]
Z2_V                                                               (partselect    ) [ 0100000111100]
Z3_V                                                               (partselect    ) [ 0100000110000]
Z4                                                                 (trunc         ) [ 0100000100000]
Z4_ind                                                             (partselect    ) [ 0000000000000]
zext_ln488_1                                                       (zext          ) [ 0000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 0100000100000]
zext_ln488_2                                                       (zext          ) [ 0000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 (getelementptr ) [ 0100000100000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load   (load          ) [ 0000000000000]
r                                                                  (partselect    ) [ 0000000000000]
zext_ln657                                                         (zext          ) [ 0000000000000]
zext_ln657_1                                                       (zext          ) [ 0000000000000]
ret_V_9                                                            (add           ) [ 0100000010000]
f_Z3                                                               (load          ) [ 0100000010000]
ret_V_10                                                           (bitconcatenate) [ 0100000001000]
zext_ln1069                                                        (zext          ) [ 0000000000000]
zext_ln1072                                                        (zext          ) [ 0000000000000]
r_V_10                                                             (mul           ) [ 0000000000000]
trunc_ln657_4                                                      (partselect    ) [ 0000000000000]
zext_ln657_2                                                       (zext          ) [ 0000000000000]
add_ln657                                                          (add           ) [ 0100000001000]
zext_ln488_3                                                       (zext          ) [ 0000000000000]
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 0100000001000]
zext_ln1146                                                        (zext          ) [ 0000000000000]
zext_ln657_3                                                       (zext          ) [ 0000000000000]
exp_Z2P_m_1_V                                                      (add           ) [ 0100000000100]
f_Z2_V                                                             (load          ) [ 0000000000000]
tmp_3                                                              (partselect    ) [ 0100000000100]
exp_Z2_m_1_V                                                       (bitconcatenate) [ 0000000000000]
zext_ln1069_1                                                      (zext          ) [ 0000000000000]
zext_ln1072_1                                                      (zext          ) [ 0000000000000]
r_V_11                                                             (mul           ) [ 0000000000000]
trunc_ln657_5                                                      (partselect    ) [ 0100000000100]
zext_ln488                                                         (zext          ) [ 0000000000000]
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 0100000000010]
lhs_V                                                              (bitconcatenate) [ 0000000000000]
zext_ln1146_1                                                      (zext          ) [ 0000000000000]
zext_ln657_4                                                       (zext          ) [ 0000000000000]
add_ln657_2                                                        (add           ) [ 0000000000000]
zext_ln657_5                                                       (zext          ) [ 0000000000000]
exp_Z1P_m_1_l_V                                                    (add           ) [ 0000000000000]
exp_Z1P_m_1_V                                                      (partselect    ) [ 0100000000010]
exp_Z1_V                                                           (load          ) [ 0000000000000]
exp_Z1_hi_V                                                        (partselect    ) [ 0000000000000]
ret_V_11                                                           (add           ) [ 0100000000001]
zext_ln1070                                                        (zext          ) [ 0000000000000]
zext_ln1072_2                                                      (zext          ) [ 0000000000000]
r_V_15                                                             (mul           ) [ 0100000000001]
trunc_ln1146                                                       (trunc         ) [ 0100000000001]
trunc_ln1146_2                                                     (trunc         ) [ 0100000000001]
specpipeline_ln185                                                 (specpipeline  ) [ 0000000000000]
xor_ln964                                                          (xor           ) [ 0000000000000]
x_is_pinf                                                          (and           ) [ 0000000000000]
or_ln214                                                           (or            ) [ 0000000000000]
select_ln214                                                       (select        ) [ 0000000000000]
lhs_V_3                                                            (bitconcatenate) [ 0000000000000]
zext_ln1146_2                                                      (zext          ) [ 0000000000000]
zext_ln1146_3                                                      (zext          ) [ 0000000000000]
trunc_ln2                                                          (bitconcatenate) [ 0000000000000]
zext_ln1146_4                                                      (zext          ) [ 0000000000000]
trunc_ln1146_1                                                     (bitconcatenate) [ 0000000000000]
ret_V_6                                                            (add           ) [ 0000000000000]
add_ln1146_1                                                       (add           ) [ 0000000000000]
add_ln1146_2                                                       (add           ) [ 0000000000000]
tmp_16                                                             (bitselect     ) [ 0000000000000]
r_exp_V                                                            (add           ) [ 0000000000000]
r_exp_V_2                                                          (select        ) [ 0000000000000]
tmp_17                                                             (partselect    ) [ 0000000000000]
icmp_ln840                                                         (icmp          ) [ 0000000000000]
or_ln338                                                           (or            ) [ 0000000000000]
tmp_18                                                             (bitselect     ) [ 0000000000000]
select_ln344                                                       (select        ) [ 0000000000000]
icmp_ln844                                                         (icmp          ) [ 0000000000000]
tmp                                                                (partselect    ) [ 0000000000000]
tmp_s                                                              (partselect    ) [ 0000000000000]
tmp_22                                                             (select        ) [ 0000000000000]
trunc_ln167                                                        (trunc         ) [ 0000000000000]
out_exp_V                                                          (add           ) [ 0000000000000]
p_Result_12                                                        (bitconcatenate) [ 0000000000000]
zext_ln368                                                         (zext          ) [ 0000000000000]
bitcast_ln521                                                      (bitcast       ) [ 0000000000000]
or_ln18                                                            (or            ) [ 0000000000000]
xor_ln18                                                           (xor           ) [ 0000000000000]
and_ln338                                                          (and           ) [ 0000000000000]
xor_ln338                                                          (xor           ) [ 0000000000000]
and_ln840                                                          (and           ) [ 0000000000000]
or_ln840                                                           (or            ) [ 0000000000000]
sel_tmp7                                                           (and           ) [ 0000000000000]
sel_tmp8                                                           (select        ) [ 0000000000000]
select_ln18                                                        (select        ) [ 0000000000000]
xor_ln18_1                                                         (xor           ) [ 0000000000000]
and_ln18                                                           (and           ) [ 0000000000000]
select_ln18_1                                                      (select        ) [ 0000000000000]
xor_ln338_1                                                        (xor           ) [ 0000000000000]
and_ln338_1                                                        (and           ) [ 0000000000000]
or_ln840_1                                                         (or            ) [ 0000000000000]
xor_ln840                                                          (xor           ) [ 0000000000000]
or_ln840_2                                                         (or            ) [ 0000000000000]
tmp27                                                              (and           ) [ 0000000000000]
sel_tmp23                                                          (and           ) [ 0000000000000]
retval_0                                                           (select        ) [ 0000000000000]
ret_ln368                                                          (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i58.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="x_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="26" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="222" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="26" slack="1"/>
<pin id="225" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/6 f_Z3/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="26" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="42" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="58" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="data_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_9_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_20_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_21_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln209_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln18_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="52" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="x_is_NaN_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln824_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="52" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="x_is_inf_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln510_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="m_exp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_10_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="54" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="52" slack="0"/>
<pin id="331" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="e_frac_V_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="54" slack="0"/>
<pin id="338" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V_1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln253_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="54" slack="0"/>
<pin id="344" dir="0" index="2" bw="54" slack="0"/>
<pin id="345" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="m_frac_l_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="61" slack="0"/>
<pin id="351" dir="0" index="1" bw="54" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln256_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="61" slack="0"/>
<pin id="359" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln256/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="isNeg_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln1311_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="11" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln1311_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="ush_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="11" slack="0"/>
<pin id="382" dir="0" index="2" bw="12" slack="0"/>
<pin id="383" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sh_prom_i_i360_cast_cast_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i360_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sh_prom_i_i360_cast_cast_cast_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i360_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="r_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="61" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="r_V_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="61" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_V_13_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="71" slack="0"/>
<pin id="410" dir="0" index="2" bw="71" slack="0"/>
<pin id="411" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="m_fix_l_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="0" index="1" bw="71" slack="0"/>
<pin id="418" dir="0" index="2" bw="4" slack="0"/>
<pin id="419" dir="0" index="3" bw="8" slack="0"/>
<pin id="420" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sh_prom_i_i340_cast_cast_cast_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i340_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="r_V_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="r_V_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="m_fix_hi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="71" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="8" slack="0"/>
<pin id="446" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_Result_11_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="71" slack="0"/>
<pin id="454" dir="0" index="2" bw="8" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln1070_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1070/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln657_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="71" slack="0"/>
<pin id="465" dir="1" index="1" bw="59" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln338_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln1322_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="0"/>
<pin id="476" dir="0" index="2" bw="64" slack="0"/>
<pin id="477" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1322/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="71" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln1453_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="71" slack="0"/>
<pin id="491" dir="0" index="1" bw="61" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1453/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="rhs_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="19" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="2"/>
<pin id="498" dir="0" index="2" bw="18" slack="0"/>
<pin id="499" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln1146_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="19" slack="0"/>
<pin id="504" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="ret_V_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="13" slack="0"/>
<pin id="508" dir="0" index="1" bw="31" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_Result_s_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="31" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln805_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="0"/>
<pin id="524" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln805_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="18" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="ret_V_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="13" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln804_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="13" slack="0"/>
<pin id="540" dir="0" index="2" bw="13" slack="0"/>
<pin id="541" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="ret_V_8_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="13" slack="0"/>
<pin id="548" dir="0" index="2" bw="13" slack="0"/>
<pin id="549" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_8/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln1069_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="1"/>
<pin id="555" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1069/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="r_V_8_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="0"/>
<pin id="558" dir="0" index="1" bw="71" slack="0"/>
<pin id="559" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="58" slack="0"/>
<pin id="564" dir="0" index="1" bw="71" slack="0"/>
<pin id="565" dir="0" index="2" bw="5" slack="0"/>
<pin id="566" dir="0" index="3" bw="8" slack="0"/>
<pin id="567" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="59" slack="0"/>
<pin id="574" dir="0" index="1" bw="58" slack="1"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="m_diff_V_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="59" slack="5"/>
<pin id="581" dir="0" index="1" bw="59" slack="0"/>
<pin id="582" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="m_diff_hi_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="59" slack="0"/>
<pin id="587" dir="0" index="2" bw="7" slack="0"/>
<pin id="588" dir="0" index="3" bw="7" slack="0"/>
<pin id="589" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="Z2_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="59" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="0" index="3" bw="7" slack="0"/>
<pin id="599" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="Z3_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="59" slack="0"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="0" index="3" bw="7" slack="0"/>
<pin id="609" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="Z4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="59" slack="0"/>
<pin id="616" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="Z4_ind_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="59" slack="0"/>
<pin id="621" dir="0" index="2" bw="6" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln488_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_1/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln488_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_2/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="r_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="26" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln657_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="35" slack="1"/>
<pin id="650" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln657_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="0"/>
<pin id="653" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="ret_V_9_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="35" slack="0"/>
<pin id="657" dir="0" index="1" bw="10" slack="0"/>
<pin id="658" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="ret_V_10_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="43" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="2"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="0" index="3" bw="26" slack="1"/>
<pin id="666" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_10/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln1069_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="43" slack="0"/>
<pin id="671" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln1072_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="36" slack="1"/>
<pin id="675" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="r_V_10_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="43" slack="0"/>
<pin id="678" dir="0" index="1" bw="36" slack="0"/>
<pin id="679" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln657_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="20" slack="0"/>
<pin id="684" dir="0" index="1" bw="79" slack="0"/>
<pin id="685" dir="0" index="2" bw="7" slack="0"/>
<pin id="686" dir="0" index="3" bw="8" slack="0"/>
<pin id="687" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_4/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln657_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="20" slack="0"/>
<pin id="694" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln657_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="36" slack="1"/>
<pin id="698" dir="0" index="1" bw="20" slack="0"/>
<pin id="699" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln488_3_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="2"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_3/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln1146_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="43" slack="1"/>
<pin id="707" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln657_3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="36" slack="1"/>
<pin id="710" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_3/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="exp_Z2P_m_1_V_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="36" slack="0"/>
<pin id="713" dir="0" index="1" bw="43" slack="0"/>
<pin id="714" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="40" slack="0"/>
<pin id="719" dir="0" index="1" bw="42" slack="0"/>
<pin id="720" dir="0" index="2" bw="3" slack="0"/>
<pin id="721" dir="0" index="3" bw="7" slack="0"/>
<pin id="722" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="exp_Z2_m_1_V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="49" slack="0"/>
<pin id="729" dir="0" index="1" bw="8" slack="3"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="0" index="3" bw="40" slack="0"/>
<pin id="732" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/9 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln1069_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="49" slack="0"/>
<pin id="738" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069_1/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln1072_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="44" slack="0"/>
<pin id="742" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="r_V_11_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="49" slack="0"/>
<pin id="746" dir="0" index="1" bw="44" slack="0"/>
<pin id="747" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln657_5_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="36" slack="0"/>
<pin id="752" dir="0" index="1" bw="93" slack="0"/>
<pin id="753" dir="0" index="2" bw="7" slack="0"/>
<pin id="754" dir="0" index="3" bw="8" slack="0"/>
<pin id="755" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_5/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln488_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="4"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488/10 "/>
</bind>
</comp>

<comp id="764" class="1004" name="lhs_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="51" slack="0"/>
<pin id="766" dir="0" index="1" bw="8" slack="4"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="0" index="3" bw="40" slack="1"/>
<pin id="769" dir="0" index="4" bw="1" slack="0"/>
<pin id="770" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln1146_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="51" slack="0"/>
<pin id="776" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_1/10 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln657_4_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="36" slack="1"/>
<pin id="780" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_4/10 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln657_2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="44" slack="1"/>
<pin id="783" dir="0" index="1" bw="36" slack="0"/>
<pin id="784" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_2/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln657_5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="44" slack="0"/>
<pin id="788" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_5/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="exp_Z1P_m_1_l_V_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="44" slack="0"/>
<pin id="792" dir="0" index="1" bw="51" slack="0"/>
<pin id="793" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/10 "/>
</bind>
</comp>

<comp id="796" class="1004" name="exp_Z1P_m_1_V_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="50" slack="0"/>
<pin id="798" dir="0" index="1" bw="52" slack="0"/>
<pin id="799" dir="0" index="2" bw="3" slack="0"/>
<pin id="800" dir="0" index="3" bw="7" slack="0"/>
<pin id="801" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="exp_Z1_hi_V_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="50" slack="0"/>
<pin id="808" dir="0" index="1" bw="58" slack="0"/>
<pin id="809" dir="0" index="2" bw="5" slack="0"/>
<pin id="810" dir="0" index="3" bw="7" slack="0"/>
<pin id="811" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/11 "/>
</bind>
</comp>

<comp id="816" class="1004" name="ret_V_11_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="58" slack="0"/>
<pin id="818" dir="0" index="1" bw="6" slack="0"/>
<pin id="819" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/11 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln1070_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="50" slack="0"/>
<pin id="824" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/11 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln1072_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="50" slack="1"/>
<pin id="828" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/11 "/>
</bind>
</comp>

<comp id="829" class="1004" name="r_V_15_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="50" slack="0"/>
<pin id="831" dir="0" index="1" bw="50" slack="0"/>
<pin id="832" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln1146_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="58" slack="0"/>
<pin id="837" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/11 "/>
</bind>
</comp>

<comp id="839" class="1004" name="trunc_ln1146_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="58" slack="0"/>
<pin id="841" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146_2/11 "/>
</bind>
</comp>

<comp id="843" class="1004" name="xor_ln964_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="11"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln964/12 "/>
</bind>
</comp>

<comp id="848" class="1004" name="x_is_pinf_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="11"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_pinf/12 "/>
</bind>
</comp>

<comp id="853" class="1004" name="or_ln214_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="11"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/12 "/>
</bind>
</comp>

<comp id="858" class="1004" name="select_ln214_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="64" slack="0"/>
<pin id="861" dir="0" index="2" bw="64" slack="0"/>
<pin id="862" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/12 "/>
</bind>
</comp>

<comp id="866" class="1004" name="lhs_V_3_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="107" slack="0"/>
<pin id="868" dir="0" index="1" bw="58" slack="1"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/12 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln1146_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="100" slack="1"/>
<pin id="875" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_2/12 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln1146_3_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="100" slack="1"/>
<pin id="878" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_3/12 "/>
</bind>
</comp>

<comp id="879" class="1004" name="trunc_ln2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="106" slack="0"/>
<pin id="881" dir="0" index="1" bw="57" slack="1"/>
<pin id="882" dir="0" index="2" bw="1" slack="0"/>
<pin id="883" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln2/12 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln1146_4_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="100" slack="1"/>
<pin id="888" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_4/12 "/>
</bind>
</comp>

<comp id="889" class="1004" name="trunc_ln1146_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="105" slack="0"/>
<pin id="891" dir="0" index="1" bw="56" slack="1"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1146_1/12 "/>
</bind>
</comp>

<comp id="896" class="1004" name="ret_V_6_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="107" slack="0"/>
<pin id="898" dir="0" index="1" bw="100" slack="0"/>
<pin id="899" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/12 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln1146_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="105" slack="0"/>
<pin id="904" dir="0" index="1" bw="100" slack="0"/>
<pin id="905" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_1/12 "/>
</bind>
</comp>

<comp id="908" class="1004" name="add_ln1146_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="106" slack="0"/>
<pin id="910" dir="0" index="1" bw="100" slack="0"/>
<pin id="911" dir="1" index="2" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_2/12 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_16_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="107" slack="0"/>
<pin id="917" dir="0" index="2" bw="8" slack="0"/>
<pin id="918" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="922" class="1004" name="r_exp_V_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="13" slack="8"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/12 "/>
</bind>
</comp>

<comp id="927" class="1004" name="r_exp_V_2_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="13" slack="8"/>
<pin id="930" dir="0" index="2" bw="13" slack="0"/>
<pin id="931" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/12 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_17_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="3" slack="0"/>
<pin id="936" dir="0" index="1" bw="13" slack="0"/>
<pin id="937" dir="0" index="2" bw="5" slack="0"/>
<pin id="938" dir="0" index="3" bw="5" slack="0"/>
<pin id="939" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="944" class="1004" name="icmp_ln840_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="3" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln840/12 "/>
</bind>
</comp>

<comp id="950" class="1004" name="or_ln338_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="11"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln338/12 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_18_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="54" slack="11"/>
<pin id="958" dir="0" index="2" bw="7" slack="0"/>
<pin id="959" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="962" class="1004" name="select_ln344_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="64" slack="0"/>
<pin id="965" dir="0" index="2" bw="64" slack="0"/>
<pin id="966" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln344/12 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln844_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="13" slack="0"/>
<pin id="972" dir="0" index="1" bw="11" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/12 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="52" slack="0"/>
<pin id="978" dir="0" index="1" bw="106" slack="0"/>
<pin id="979" dir="0" index="2" bw="7" slack="0"/>
<pin id="980" dir="0" index="3" bw="8" slack="0"/>
<pin id="981" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_s_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="52" slack="0"/>
<pin id="988" dir="0" index="1" bw="105" slack="0"/>
<pin id="989" dir="0" index="2" bw="7" slack="0"/>
<pin id="990" dir="0" index="3" bw="8" slack="0"/>
<pin id="991" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_22_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="52" slack="0"/>
<pin id="999" dir="0" index="2" bw="52" slack="0"/>
<pin id="1000" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="trunc_ln167_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="13" slack="0"/>
<pin id="1006" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/12 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="out_exp_V_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="11" slack="0"/>
<pin id="1010" dir="0" index="1" bw="11" slack="0"/>
<pin id="1011" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/12 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_Result_12_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="63" slack="0"/>
<pin id="1016" dir="0" index="1" bw="11" slack="0"/>
<pin id="1017" dir="0" index="2" bw="52" slack="0"/>
<pin id="1018" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/12 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="zext_ln368_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="63" slack="0"/>
<pin id="1024" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/12 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="bitcast_ln521_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="63" slack="0"/>
<pin id="1028" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/12 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="or_ln18_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="11"/>
<pin id="1032" dir="0" index="1" bw="1" slack="11"/>
<pin id="1033" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/12 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="xor_ln18_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/12 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="and_ln338_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="11"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338/12 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="xor_ln338_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="11"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/12 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="and_ln840_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln840/12 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="or_ln840_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln840/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sel_tmp7_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/12 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sel_tmp8_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="64" slack="0"/>
<pin id="1071" dir="0" index="2" bw="64" slack="0"/>
<pin id="1072" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/12 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="select_ln18_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="11"/>
<pin id="1078" dir="0" index="1" bw="64" slack="0"/>
<pin id="1079" dir="0" index="2" bw="64" slack="0"/>
<pin id="1080" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/12 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="xor_ln18_1_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="11"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/12 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="and_ln18_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="11"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/12 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="select_ln18_1_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="64" slack="0"/>
<pin id="1096" dir="0" index="2" bw="64" slack="0"/>
<pin id="1097" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/12 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="xor_ln338_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338_1/12 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="and_ln338_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="11"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338_1/12 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="or_ln840_1_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="11"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln840_1/12 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="xor_ln840_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln840/12 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="or_ln840_2_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln840_2/12 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="tmp27_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp27/12 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="sel_tmp23_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp23/12 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="retval_0_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="64" slack="0"/>
<pin id="1144" dir="0" index="2" bw="64" slack="0"/>
<pin id="1145" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="retval_0/12 "/>
</bind>
</comp>

<comp id="1149" class="1007" name="grp_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="0"/>
<pin id="1151" dir="0" index="1" bw="31" slack="0"/>
<pin id="1152" dir="0" index="2" bw="19" slack="0"/>
<pin id="1153" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/1 ret_V_7/3 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="p_Result_9_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="11"/>
<pin id="1162" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="x_is_NaN_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="10"/>
<pin id="1167" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="x_is_NaN "/>
</bind>
</comp>

<comp id="1173" class="1005" name="x_is_inf_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="11"/>
<pin id="1175" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="x_is_inf "/>
</bind>
</comp>

<comp id="1180" class="1005" name="select_ln253_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="54" slack="11"/>
<pin id="1182" dir="1" index="1" bw="54" slack="11"/>
</pin_list>
<bind>
<opset="select_ln253 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="p_Result_11_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="2"/>
<pin id="1187" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="sext_ln1070_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="31" slack="1"/>
<pin id="1192" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1070 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="trunc_ln657_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="59" slack="5"/>
<pin id="1197" dir="1" index="1" bw="59" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="icmp_ln338_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="11"/>
<pin id="1202" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="icmp_ln1453_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="11"/>
<pin id="1210" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln1453 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="sext_ln1146_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="31" slack="1"/>
<pin id="1215" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1146 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="ret_V_8_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="13" slack="1"/>
<pin id="1220" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="tmp_2_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="58" slack="1"/>
<pin id="1227" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="m_diff_hi_V_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="4"/>
<pin id="1232" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1235" class="1005" name="Z2_V_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="2"/>
<pin id="1237" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1242" class="1005" name="Z3_V_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="2"/>
<pin id="1244" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1247" class="1005" name="Z4_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="35" slack="1"/>
<pin id="1249" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="1"/>
<pin id="1254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1257" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="1"/>
<pin id="1259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="ret_V_9_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="36" slack="1"/>
<pin id="1264" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="f_Z3_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="26" slack="1"/>
<pin id="1270" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="ret_V_10_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="43" slack="1"/>
<pin id="1275" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="add_ln657_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="36" slack="1"/>
<pin id="1280" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln657 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="1"/>
<pin id="1285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1288" class="1005" name="exp_Z2P_m_1_V_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="44" slack="1"/>
<pin id="1290" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp_3_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="40" slack="1"/>
<pin id="1295" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="trunc_ln657_5_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="36" slack="1"/>
<pin id="1300" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657_5 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="1"/>
<pin id="1305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1308" class="1005" name="exp_Z1P_m_1_V_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="50" slack="1"/>
<pin id="1310" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1313" class="1005" name="ret_V_11_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="58" slack="1"/>
<pin id="1315" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="r_V_15_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="100" slack="1"/>
<pin id="1320" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="trunc_ln1146_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="57" slack="1"/>
<pin id="1327" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1146 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="trunc_ln1146_2_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="56" slack="1"/>
<pin id="1332" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1146_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="104" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="226"><net_src comp="210" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="104" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="104" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="104" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="261" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="273" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="283" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="287" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="273" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="283" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="265" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="327" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="341" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="321" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="273" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="361" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="321" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="357" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="357" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="391" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="361" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="395" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="401" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="407" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="387" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="415" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="415" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="425" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="407" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="407" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="441" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="407" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="321" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="361" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="429" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="435" pin="2"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="34" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="357" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="60" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="64" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="66" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="68" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="68" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="72" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="506" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="74" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="525" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="506" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="531" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="515" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="537" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="506" pin="4"/><net_sink comp="545" pin=2"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="46" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="577"><net_src comp="82" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="84" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="86" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="579" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="88" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="90" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="600"><net_src comp="86" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="579" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="92" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="94" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="610"><net_src comp="86" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="579" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="96" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="98" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="617"><net_src comp="579" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="86" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="579" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="100" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="102" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="618" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="636"><net_src comp="604" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="644"><net_src comp="106" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="217" pin="7"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="108" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="110" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="654"><net_src comp="638" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="648" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="667"><net_src comp="112" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="114" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="661" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="680"><net_src comp="669" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="688"><net_src comp="116" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="118" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="120" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="695"><net_src comp="682" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="701" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="715"><net_src comp="708" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="705" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="723"><net_src comp="122" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="242" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="124" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="126" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="733"><net_src comp="128" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="84" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="735"><net_src comp="717" pin="4"/><net_sink comp="727" pin=3"/></net>

<net id="739"><net_src comp="727" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="711" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="736" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="740" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="756"><net_src comp="130" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="744" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="132" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="134" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="763"><net_src comp="760" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="771"><net_src comp="136" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="84" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="138" pin="0"/><net_sink comp="764" pin=4"/></net>

<net id="777"><net_src comp="764" pin="5"/><net_sink comp="774" pin=0"/></net>

<net id="785"><net_src comp="778" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="781" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="774" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="802"><net_src comp="140" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="124" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="805"><net_src comp="88" pin="0"/><net_sink comp="796" pin=3"/></net>

<net id="812"><net_src comp="142" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="255" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="144" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="815"><net_src comp="132" pin="0"/><net_sink comp="806" pin=3"/></net>

<net id="820"><net_src comp="255" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="146" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="806" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="822" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="816" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="816" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="156" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="843" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="848" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="853" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="158" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="160" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="871"><net_src comp="162" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="164" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="884"><net_src comp="166" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="164" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="894"><net_src comp="168" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="164" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="900"><net_src comp="866" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="873" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="889" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="886" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="879" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="876" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="919"><net_src comp="170" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="896" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="172" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="174" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="914" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="922" pin="2"/><net_sink comp="927" pin=2"/></net>

<net id="940"><net_src comp="176" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="927" pin="3"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="178" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="943"><net_src comp="180" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="948"><net_src comp="934" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="182" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="944" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="184" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="186" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="967"><net_src comp="955" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="160" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="158" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="974"><net_src comp="927" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="188" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="982"><net_src comp="190" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="908" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="192" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="985"><net_src comp="194" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="992"><net_src comp="196" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="902" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="994"><net_src comp="186" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="995"><net_src comp="198" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="1001"><net_src comp="914" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="976" pin="4"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="986" pin="4"/><net_sink comp="996" pin=2"/></net>

<net id="1007"><net_src comp="927" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1012"><net_src comp="1004" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="40" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1019"><net_src comp="200" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="996" pin="3"/><net_sink comp="1014" pin=2"/></net>

<net id="1025"><net_src comp="1014" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1038"><net_src comp="1030" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="156" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="950" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1049"><net_src comp="156" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1054"><net_src comp="944" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1045" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1040" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1034" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1073"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="962" pin="3"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="1026" pin="1"/><net_sink comp="1068" pin=2"/></net>

<net id="1081"><net_src comp="202" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1082"><net_src comp="1068" pin="3"/><net_sink comp="1076" pin=2"/></net>

<net id="1087"><net_src comp="156" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="1083" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1088" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="858" pin="3"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="1076" pin="3"/><net_sink comp="1093" pin=2"/></net>

<net id="1105"><net_src comp="950" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="156" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1116"><net_src comp="944" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="156" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="1107" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="1123" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="1034" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="970" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1146"><net_src comp="1135" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="160" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="1093" pin="3"/><net_sink comp="1141" pin=2"/></net>

<net id="1154"><net_src comp="459" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="54" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="502" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1157"><net_src comp="1149" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="1158"><net_src comp="1149" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="1159"><net_src comp="1149" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="1163"><net_src comp="265" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1168"><net_src comp="299" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1171"><net_src comp="1165" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1176"><net_src comp="311" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1179"><net_src comp="1173" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1183"><net_src comp="341" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1188"><net_src comp="451" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1193"><net_src comp="459" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1198"><net_src comp="463" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1203"><net_src comp="467" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1206"><net_src comp="1200" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1207"><net_src comp="1200" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1211"><net_src comp="489" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1216"><net_src comp="502" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1221"><net_src comp="545" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1228"><net_src comp="562" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1233"><net_src comp="584" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1238"><net_src comp="594" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1241"><net_src comp="1235" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1245"><net_src comp="604" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1250"><net_src comp="614" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1255"><net_src comp="210" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1260"><net_src comp="227" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1265"><net_src comp="655" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1271"><net_src comp="217" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="661" pin=3"/></net>

<net id="1276"><net_src comp="661" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1281"><net_src comp="696" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1286"><net_src comp="235" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1291"><net_src comp="711" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1296"><net_src comp="717" pin="4"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="764" pin=3"/></net>

<net id="1301"><net_src comp="750" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1306"><net_src comp="248" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1311"><net_src comp="796" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1316"><net_src comp="816" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1321"><net_src comp="829" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1324"><net_src comp="1318" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1328"><net_src comp="835" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1333"><net_src comp="839" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="889" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {10 11 }
	Port: exp_generic<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {6 7 }
	Port: exp_generic<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {8 9 }
  - Chain level:
	State 1
		p_Result_9 : 1
		tmp_20 : 1
		tmp_21 : 1
		icmp_ln209 : 2
		icmp_ln18 : 2
		x_is_NaN : 3
		icmp_ln824 : 2
		x_is_inf : 3
		zext_ln510 : 2
		m_exp : 3
		p_Result_10 : 2
		e_frac_V_1 : 3
		select_ln253 : 4
		m_frac_l_V : 5
		sext_ln256 : 6
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i360_cast_cast_cast : 6
		sh_prom_i_i360_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		r_V_13 : 9
		m_fix_l : 10
		sh_prom_i_i340_cast_cast_cast_cast : 7
		r_V_3 : 11
		r_V_4 : 11
		m_fix_hi : 10
		p_Result_11 : 10
		sext_ln1070 : 11
		r_V_14 : 12
		trunc_ln657 : 10
		icmp_ln338 : 4
		select_ln1322 : 12
		shl_ln : 13
		icmp_ln1453 : 14
	State 2
	State 3
		sext_ln1146 : 1
		ret_V_7 : 2
	State 4
		ret_V_cast : 1
		p_Result_s : 1
		trunc_ln805 : 1
		icmp_ln805 : 2
		ret_V : 2
		select_ln804 : 3
		ret_V_8 : 4
	State 5
		r_V_8 : 1
		tmp_2 : 2
	State 6
		m_diff_V : 1
		m_diff_hi_V : 2
		Z2_V : 2
		Z3_V : 2
		Z4 : 2
		Z4_ind : 2
		zext_ln488_1 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 4
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 5
		zext_ln488_2 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 4
		f_Z3 : 5
	State 7
		r : 1
		zext_ln657_1 : 2
		ret_V_9 : 3
	State 8
		zext_ln1069 : 1
		r_V_10 : 2
		trunc_ln657_4 : 3
		zext_ln657_2 : 4
		add_ln657 : 5
		table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		f_Z2_V : 2
	State 9
		exp_Z2P_m_1_V : 1
		tmp_3 : 1
		exp_Z2_m_1_V : 2
		zext_ln1069_1 : 3
		zext_ln1072_1 : 2
		r_V_11 : 4
		trunc_ln657_5 : 5
	State 10
		table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		zext_ln1146_1 : 1
		add_ln657_2 : 1
		zext_ln657_5 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
	State 11
		exp_Z1_hi_V : 1
		ret_V_11 : 1
		zext_ln1070 : 2
		r_V_15 : 3
		trunc_ln1146 : 2
		trunc_ln1146_2 : 2
	State 12
		ret_V_6 : 1
		add_ln1146_1 : 1
		add_ln1146_2 : 1
		tmp_16 : 2
		r_exp_V_2 : 3
		tmp_17 : 4
		icmp_ln840 : 5
		or_ln338 : 6
		select_ln344 : 1
		icmp_ln844 : 4
		tmp : 2
		tmp_s : 2
		tmp_22 : 3
		trunc_ln167 : 4
		out_exp_V : 5
		p_Result_12 : 6
		zext_ln368 : 7
		bitcast_ln521 : 8
		and_ln338 : 6
		and_ln840 : 6
		or_ln840 : 6
		sel_tmp7 : 6
		sel_tmp8 : 6
		select_ln18 : 7
		select_ln18_1 : 8
		xor_ln338_1 : 6
		and_ln338_1 : 6
		or_ln840_1 : 6
		xor_ln840 : 6
		or_ln840_2 : 6
		tmp27 : 6
		sel_tmp23 : 6
		retval_0 : 9
		ret_ln368 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                m_exp_fu_321               |    0    |    0    |    12   |
|          |                ret_V_fu_531               |    0    |    0    |    14   |
|          |               ret_V_9_fu_655              |    0    |    0    |    42   |
|          |              add_ln657_fu_696             |    0    |    0    |    43   |
|          |            exp_Z2P_m_1_V_fu_711           |    0    |    0    |    50   |
|          |             add_ln657_2_fu_781            |    0    |    0    |    51   |
|    add   |           exp_Z1P_m_1_l_V_fu_790          |    0    |    0    |    58   |
|          |              ret_V_11_fu_816              |    0    |    0    |    65   |
|          |               ret_V_6_fu_896              |    0    |    0    |   114   |
|          |            add_ln1146_1_fu_902            |    0    |    0    |   112   |
|          |            add_ln1146_2_fu_908            |    0    |    0    |   113   |
|          |               r_exp_V_fu_922              |    0    |    0    |    14   |
|          |             out_exp_V_fu_1008             |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|          |            select_ln253_fu_341            |    0    |    0    |    54   |
|          |                 ush_fu_379                |    0    |    0    |    12   |
|          |               r_V_13_fu_407               |    0    |    0    |    71   |
|          |            select_ln1322_fu_473           |    0    |    0    |    64   |
|          |            select_ln804_fu_537            |    0    |    0    |    13   |
|          |               ret_V_8_fu_545              |    0    |    0    |    13   |
|  select  |            select_ln214_fu_858            |    0    |    0    |    64   |
|          |              r_exp_V_2_fu_927             |    0    |    0    |    13   |
|          |            select_ln344_fu_962            |    0    |    0    |    64   |
|          |               tmp_22_fu_996               |    0    |    0    |    52   |
|          |              sel_tmp8_fu_1068             |    0    |    0    |    64   |
|          |            select_ln18_fu_1076            |    0    |    0    |    64   |
|          |           select_ln18_1_fu_1093           |    0    |    0    |    64   |
|          |              retval_0_fu_1141             |    0    |    0    |    64   |
|----------|-------------------------------------------|---------|---------|---------|
|   ashr   |                 r_V_fu_395                |    0    |    0    |   175   |
|          |                r_V_4_fu_435               |    0    |    0    |   182   |
|----------|-------------------------------------------|---------|---------|---------|
|    shl   |                r_V_1_fu_401               |    0    |    0    |   175   |
|          |                r_V_3_fu_429               |    0    |    0    |   182   |
|----------|-------------------------------------------|---------|---------|---------|
|          |             e_frac_V_1_fu_335             |    0    |    0    |    61   |
|    sub   |             sub_ln1311_fu_369             |    0    |    0    |    12   |
|          |              m_diff_V_fu_579              |    0    |    0    |    66   |
|----------|-------------------------------------------|---------|---------|---------|
|          |             icmp_ln209_fu_287             |    0    |    0    |    11   |
|          |              icmp_ln18_fu_293             |    0    |    0    |    24   |
|          |             icmp_ln824_fu_305             |    0    |    0    |    24   |
|   icmp   |             icmp_ln338_fu_467             |    0    |    0    |    12   |
|          |             icmp_ln1453_fu_489            |    0    |    0    |    31   |
|          |             icmp_ln805_fu_525             |    0    |    0    |    13   |
|          |             icmp_ln840_fu_944             |    0    |    0    |    8    |
|          |             icmp_ln844_fu_970             |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                r_V_8_fu_556               |    2    |    0    |    66   |
|    mul   |               r_V_10_fu_676               |    1    |    0    |    20   |
|          |               r_V_11_fu_744               |    1    |    0    |    21   |
|          |               r_V_15_fu_829               |    1    |    0    |    22   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              x_is_NaN_fu_299              |    0    |    0    |    2    |
|          |              x_is_inf_fu_311              |    0    |    0    |    2    |
|          |              x_is_pinf_fu_848             |    0    |    0    |    2    |
|          |             and_ln338_fu_1040             |    0    |    0    |    2    |
|    and   |             and_ln840_fu_1050             |    0    |    0    |    2    |
|          |              sel_tmp7_fu_1062             |    0    |    0    |    2    |
|          |              and_ln18_fu_1088             |    0    |    0    |    2    |
|          |            and_ln338_1_fu_1107            |    0    |    0    |    2    |
|          |               tmp27_fu_1129               |    0    |    0    |    2    |
|          |             sel_tmp23_fu_1135             |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              xor_ln964_fu_843             |    0    |    0    |    2    |
|          |              xor_ln18_fu_1034             |    0    |    0    |    2    |
|    xor   |             xor_ln338_fu_1045             |    0    |    0    |    2    |
|          |             xor_ln18_1_fu_1083            |    0    |    0    |    2    |
|          |            xor_ln338_1_fu_1101            |    0    |    0    |    2    |
|          |             xor_ln840_fu_1117             |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              or_ln214_fu_853              |    0    |    0    |    2    |
|          |              or_ln338_fu_950              |    0    |    0    |    2    |
|    or    |              or_ln18_fu_1030              |    0    |    0    |    2    |
|          |              or_ln840_fu_1056             |    0    |    0    |    2    |
|          |             or_ln840_1_fu_1112            |    0    |    0    |    2    |
|          |             or_ln840_2_fu_1123            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|  muladd  |                grp_fu_1149                |    1    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   read   |             x_read_read_fu_204            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             p_Result_9_fu_265             |    0    |    0    |    0    |
|          |                isNeg_fu_361               |    0    |    0    |    0    |
| bitselect|             p_Result_11_fu_451            |    0    |    0    |    0    |
|          |             p_Result_s_fu_515             |    0    |    0    |    0    |
|          |               tmp_16_fu_914               |    0    |    0    |    0    |
|          |               tmp_18_fu_955               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |               tmp_20_fu_273               |    0    |    0    |    0    |
|          |               m_fix_l_fu_415              |    0    |    0    |    0    |
|          |              m_fix_hi_fu_441              |    0    |    0    |    0    |
|          |             ret_V_cast_fu_506             |    0    |    0    |    0    |
|          |                tmp_2_fu_562               |    0    |    0    |    0    |
|          |             m_diff_hi_V_fu_584            |    0    |    0    |    0    |
|          |                Z2_V_fu_594                |    0    |    0    |    0    |
|          |                Z3_V_fu_604                |    0    |    0    |    0    |
|partselect|               Z4_ind_fu_618               |    0    |    0    |    0    |
|          |                  r_fu_638                 |    0    |    0    |    0    |
|          |            trunc_ln657_4_fu_682           |    0    |    0    |    0    |
|          |                tmp_3_fu_717               |    0    |    0    |    0    |
|          |            trunc_ln657_5_fu_750           |    0    |    0    |    0    |
|          |            exp_Z1P_m_1_V_fu_796           |    0    |    0    |    0    |
|          |             exp_Z1_hi_V_fu_806            |    0    |    0    |    0    |
|          |               tmp_17_fu_934               |    0    |    0    |    0    |
|          |                 tmp_fu_976                |    0    |    0    |    0    |
|          |                tmp_s_fu_986               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |               tmp_21_fu_283               |    0    |    0    |    0    |
|          |             trunc_ln657_fu_463            |    0    |    0    |    0    |
|          |             trunc_ln805_fu_522            |    0    |    0    |    0    |
|   trunc  |                 Z4_fu_614                 |    0    |    0    |    0    |
|          |            trunc_ln1146_fu_835            |    0    |    0    |    0    |
|          |           trunc_ln1146_2_fu_839           |    0    |    0    |    0    |
|          |            trunc_ln167_fu_1004            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             zext_ln510_fu_317             |    0    |    0    |    0    |
|          | sh_prom_i_i360_cast_cast_cast_cast_fu_391 |    0    |    0    |    0    |
|          | sh_prom_i_i340_cast_cast_cast_cast_fu_425 |    0    |    0    |    0    |
|          |            zext_ln488_1_fu_628            |    0    |    0    |    0    |
|          |            zext_ln488_2_fu_633            |    0    |    0    |    0    |
|          |             zext_ln657_fu_648             |    0    |    0    |    0    |
|          |            zext_ln657_1_fu_651            |    0    |    0    |    0    |
|          |             zext_ln1069_fu_669            |    0    |    0    |    0    |
|          |             zext_ln1072_fu_673            |    0    |    0    |    0    |
|          |            zext_ln657_2_fu_692            |    0    |    0    |    0    |
|          |            zext_ln488_3_fu_701            |    0    |    0    |    0    |
|          |             zext_ln1146_fu_705            |    0    |    0    |    0    |
|   zext   |            zext_ln657_3_fu_708            |    0    |    0    |    0    |
|          |            zext_ln1069_1_fu_736           |    0    |    0    |    0    |
|          |            zext_ln1072_1_fu_740           |    0    |    0    |    0    |
|          |             zext_ln488_fu_760             |    0    |    0    |    0    |
|          |            zext_ln1146_1_fu_774           |    0    |    0    |    0    |
|          |            zext_ln657_4_fu_778            |    0    |    0    |    0    |
|          |            zext_ln657_5_fu_786            |    0    |    0    |    0    |
|          |             zext_ln1070_fu_822            |    0    |    0    |    0    |
|          |            zext_ln1072_2_fu_826           |    0    |    0    |    0    |
|          |            zext_ln1146_2_fu_873           |    0    |    0    |    0    |
|          |            zext_ln1146_3_fu_876           |    0    |    0    |    0    |
|          |            zext_ln1146_4_fu_886           |    0    |    0    |    0    |
|          |             zext_ln368_fu_1022            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             p_Result_10_fu_327            |    0    |    0    |    0    |
|          |             m_frac_l_V_fu_349             |    0    |    0    |    0    |
|          |               shl_ln_fu_481               |    0    |    0    |    0    |
|          |                 rhs_fu_495                |    0    |    0    |    0    |
|          |               and_ln_fu_572               |    0    |    0    |    0    |
|bitconcatenate|              ret_V_10_fu_661              |    0    |    0    |    0    |
|          |            exp_Z2_m_1_V_fu_727            |    0    |    0    |    0    |
|          |                lhs_V_fu_764               |    0    |    0    |    0    |
|          |               lhs_V_3_fu_866              |    0    |    0    |    0    |
|          |              trunc_ln2_fu_879             |    0    |    0    |    0    |
|          |           trunc_ln1146_1_fu_889           |    0    |    0    |    0    |
|          |            p_Result_12_fu_1014            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             sext_ln256_fu_357             |    0    |    0    |    0    |
|          |             sext_ln1311_fu_375            |    0    |    0    |    0    |
|   sext   |    sh_prom_i_i360_cast_cast_cast_fu_387   |    0    |    0    |    0    |
|          |             sext_ln1070_fu_459            |    0    |    0    |    0    |
|          |             sext_ln1146_fu_502            |    0    |    0    |    0    |
|          |             sext_ln1069_fu_553            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    6    |    0    |   2537  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                               Z2_V_reg_1235                               |    8   |
|                               Z3_V_reg_1242                               |    8   |
|                                Z4_reg_1247                                |   35   |
|                             add_ln657_reg_1278                            |   36   |
|                           exp_Z1P_m_1_V_reg_1308                          |   50   |
|                           exp_Z2P_m_1_V_reg_1288                          |   44   |
|                               f_Z3_reg_1268                               |   26   |
|                            icmp_ln1453_reg_1208                           |    1   |
|                            icmp_ln338_reg_1200                            |    1   |
|                            m_diff_hi_V_reg_1230                           |    8   |
|                            p_Result_11_reg_1185                           |    1   |
|                            p_Result_9_reg_1160                            |    1   |
|                              r_V_15_reg_1318                              |   100  |
|                             ret_V_10_reg_1273                             |   43   |
|                             ret_V_11_reg_1313                             |   58   |
|                              ret_V_8_reg_1218                             |   13   |
|                              ret_V_9_reg_1262                             |   36   |
|                           select_ln253_reg_1180                           |   54   |
|                            sext_ln1070_reg_1190                           |   31   |
|                            sext_ln1146_reg_1213                           |   31   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1303|    8   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1283 |    8   |
|table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1257|    8   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1252 |    8   |
|                               tmp_2_reg_1225                              |   58   |
|                               tmp_3_reg_1293                              |   40   |
|                          trunc_ln1146_2_reg_1330                          |   56   |
|                           trunc_ln1146_reg_1325                           |   57   |
|                           trunc_ln657_5_reg_1298                          |   36   |
|                            trunc_ln657_reg_1195                           |   59   |
|                             x_is_NaN_reg_1165                             |    1   |
|                             x_is_inf_reg_1173                             |    1   |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |   925  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1149    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  8.0593 ||    50   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  2537  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   50   |
|  Register |    -   |    -   |   925  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    8   |   925  |  2587  |
+-----------+--------+--------+--------+--------+
