$date
	Wed May 21 17:00:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module JKtb $end
$var wire 1 ! q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
1$
0#
0"
x!
$end
#5000
0$
#10000
0!
1$
1%
b1 &
#15000
0$
#20000
1$
1#
0%
b10 &
#25000
0$
#30000
1$
1%
b11 &
#35000
0$
#40000
1!
1$
1"
0#
0%
b100 &
#45000
0$
#50000
0!
1$
1%
b101 &
#55000
0$
#60000
1!
1$
1#
0%
b110 &
#65000
0$
#70000
0!
1$
b111 &
#75000
0$
#80000
1!
1$
#85000
0$
#90000
0!
1$
