# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../lab2.srcs/sources_1/new/ALU.sv"
sv xil_defaultlib  "../../../lab2.srcs/sources_1/new/adder.sv"
sv xil_defaultlib  "../../../lab2.srcs/sources_1/new/addsub.sv"
sv xil_defaultlib  "../../../lab2.srcs/sources_1/new/comparator.sv"
sv xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/fulladder.sv"
sv xil_defaultlib  "../../../lab2.srcs/sources_1/new/logical.sv"
sv xil_defaultlib  "../../../lab2.srcs/sources_1/new/shifter.sv"
sv xil_defaultlib  "../../../lab2.srcs/sim_6/new/Lab3_Part3_test.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
