P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		 2048 B
associativity 		4-way
n_set 			8
n_cache_line 	32
tag: 18, index: 3, offset: 11
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		249993
0.n_misses 		8
0.hit_rate 		100.00
0.miss_rate 		0.00
0.n_upgrade_miss 	10
0.n_bus_snoops 	8
0.n_snoop_hits 	6
0.n_writebacks 	3
Memory Traffic:
0.B_written_bus_to_cache 	16384
0.B_written_cache_to_bus_wb 	6144
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	22528
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		249991
1.n_misses 		8
1.hit_rate 		100.00
1.miss_rate 		0.00
1.n_upgrade_miss 	8
1.n_bus_snoops 	8
1.n_snoop_hits 	2
1.n_writebacks 	2
Memory Traffic:
1.B_written_bus_to_cache 	16384
1.B_written_cache_to_bus_wb 	4096
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	20480
1.B_total_traffic_wt 	0
