# Generated by vmake version 2.2

# Define path to each library
LIB_ECP3 = /opt/diamond/3.11_x64/ispfpga/vhdl/data/ecp3/mti/work
LIB_ECP5U = /opt/diamond/3.11_x64/ispfpga/vhdl/data/ecp5u/mti/ecp5u
LIB_STD = /opt/modeltech/linux_x86_64/../std
LIB_IEEE = /opt/modeltech/linux_x86_64/../ieee
LIB_UNISIM = /opt/Xilinx/14.7/ISE_DS/ISE/vhdl/mti_se/10.1b/lin64/unisim
LIB_WORK = hdl4fpga
LIB_HDL4FPGA = hdl4fpga

# Define path to each design unit
ECP3__components = $(LIB_ECP3)/components/_primary.dat
ECP5U__components = $(LIB_ECP5U)/components/_primary.dat
IEEE__math_real = $(LIB_IEEE)/math_real/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
IEEE__std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
HDL4FPGA__xc_sdrphy__xilinx = $(LIB_HDL4FPGA)/xc_sdrphy/xilinx.dat
HDL4FPGA__xc_sdrphy = $(LIB_HDL4FPGA)/xc_sdrphy/_primary.dat
HDL4FPGA__xc_sdrdqphy__xilinx = $(LIB_HDL4FPGA)/xc_sdrdqphy/xilinx.dat
HDL4FPGA__xc_sdrdqphy = $(LIB_HDL4FPGA)/xc_sdrdqphy/_primary.dat
HDL4FPGA__xc_sdrbaphy__xilinx = $(LIB_HDL4FPGA)/xc_sdrbaphy/xilinx.dat
HDL4FPGA__xc_sdrbaphy = $(LIB_HDL4FPGA)/xc_sdrbaphy/_primary.dat
HDL4FPGA__xc_idelay__def = $(LIB_HDL4FPGA)/xc_idelay/def.dat
HDL4FPGA__xc_idelay = $(LIB_HDL4FPGA)/xc_idelay/_primary.dat
HDL4FPGA__xc_dqsdelay__xilinx = $(LIB_HDL4FPGA)/xc_dqsdelay/xilinx.dat
HDL4FPGA__xc_dqsdelay = $(LIB_HDL4FPGA)/xc_dqsdelay/_primary.dat
HDL4FPGA__xc7a_idelay__def = $(LIB_HDL4FPGA)/xc7a_idelay/def.dat
HDL4FPGA__xc7a_idelay = $(LIB_HDL4FPGA)/xc7a_idelay/_primary.dat
HDL4FPGA__xc5v_idelay__def = $(LIB_HDL4FPGA)/xc5v_idelay/def.dat
HDL4FPGA__xc5v_idelay = $(LIB_HDL4FPGA)/xc5v_idelay/_primary.dat
HDL4FPGA__xc3s_dqsdelay__xilinx = $(LIB_HDL4FPGA)/xc3s_dqsdelay/xilinx.dat
HDL4FPGA__xc3s_dqsdelay = $(LIB_HDL4FPGA)/xc3s_dqsdelay/_primary.dat
HDL4FPGA__videopkg__body = $(LIB_HDL4FPGA)/videopkg/body.dat
HDL4FPGA__videopkg = $(LIB_HDL4FPGA)/videopkg/_primary.dat
HDL4FPGA__videobox_layout__def = $(LIB_HDL4FPGA)/videobox_layout/def.dat
HDL4FPGA__videobox_layout = $(LIB_HDL4FPGA)/videobox_layout/_primary.dat
HDL4FPGA__videobox__def = $(LIB_HDL4FPGA)/videobox/def.dat
HDL4FPGA__videobox = $(LIB_HDL4FPGA)/videobox/_primary.dat
HDL4FPGA__video_sync__mix = $(LIB_HDL4FPGA)/video_sync/mix.dat
HDL4FPGA__video_sync = $(LIB_HDL4FPGA)/video_sync/_primary.dat
HDL4FPGA__vga2dvid__behavioral = $(LIB_HDL4FPGA)/vga2dvid/behavioral.dat
HDL4FPGA__vga2dvid = $(LIB_HDL4FPGA)/vga2dvid/_primary.dat
HDL4FPGA__udp_tx__def = $(LIB_HDL4FPGA)/udp_tx/def.dat
HDL4FPGA__udp_tx = $(LIB_HDL4FPGA)/udp_tx/_primary.dat
HDL4FPGA__udp_rx__def = $(LIB_HDL4FPGA)/udp_rx/def.dat
HDL4FPGA__udp_rx = $(LIB_HDL4FPGA)/udp_rx/_primary.dat
HDL4FPGA__udp__def = $(LIB_HDL4FPGA)/udp/def.dat
HDL4FPGA__udp = $(LIB_HDL4FPGA)/udp/_primary.dat
HDL4FPGA__uart_tx__def = $(LIB_HDL4FPGA)/uart_tx/def.dat
HDL4FPGA__uart_tx = $(LIB_HDL4FPGA)/uart_tx/_primary.dat
HDL4FPGA__uart_rx__def = $(LIB_HDL4FPGA)/uart_rx/def.dat
HDL4FPGA__uart_rx = $(LIB_HDL4FPGA)/uart_rx/_primary.dat
HDL4FPGA__txn_buffer__def = $(LIB_HDL4FPGA)/txn_buffer/def.dat
HDL4FPGA__txn_buffer = $(LIB_HDL4FPGA)/txn_buffer/_primary.dat
HDL4FPGA__tmds_encoder__behavioral = $(LIB_HDL4FPGA)/tmds_encoder/behavioral.dat
HDL4FPGA__tmds_encoder = $(LIB_HDL4FPGA)/tmds_encoder/_primary.dat
HDL4FPGA__timer__def = $(LIB_HDL4FPGA)/timer/def.dat
HDL4FPGA__timer = $(LIB_HDL4FPGA)/timer/_primary.dat
HDL4FPGA__sync_transfer__def = $(LIB_HDL4FPGA)/sync_transfer/def.dat
HDL4FPGA__sync_transfer = $(LIB_HDL4FPGA)/sync_transfer/_primary.dat
HDL4FPGA__so_data__def = $(LIB_HDL4FPGA)/so_data/def.dat
HDL4FPGA__so_data = $(LIB_HDL4FPGA)/so_data/_primary.dat
HDL4FPGA__sio_udp__struct = $(LIB_HDL4FPGA)/sio_udp/struct.dat
HDL4FPGA__sio_udp = $(LIB_HDL4FPGA)/sio_udp/_primary.dat
HDL4FPGA__sio_sin__beh = $(LIB_HDL4FPGA)/sio_sin/beh.dat
HDL4FPGA__sio_sin = $(LIB_HDL4FPGA)/sio_sin/_primary.dat
HDL4FPGA__sio_rgtr__def = $(LIB_HDL4FPGA)/sio_rgtr/def.dat
HDL4FPGA__sio_rgtr = $(LIB_HDL4FPGA)/sio_rgtr/_primary.dat
HDL4FPGA__sio_ram__def = $(LIB_HDL4FPGA)/sio_ram/def.dat
HDL4FPGA__sio_ram = $(LIB_HDL4FPGA)/sio_ram/_primary.dat
HDL4FPGA__sio_muxcmp__def = $(LIB_HDL4FPGA)/sio_muxcmp/def.dat
HDL4FPGA__sio_muxcmp = $(LIB_HDL4FPGA)/sio_muxcmp/_primary.dat
HDL4FPGA__sio_mux__def = $(LIB_HDL4FPGA)/sio_mux/def.dat
HDL4FPGA__sio_mux = $(LIB_HDL4FPGA)/sio_mux/_primary.dat
HDL4FPGA__sio_hdlc__def = $(LIB_HDL4FPGA)/sio_hdlc/def.dat
HDL4FPGA__sio_hdlc = $(LIB_HDL4FPGA)/sio_hdlc/_primary.dat
HDL4FPGA__sio_flow__struct = $(LIB_HDL4FPGA)/sio_flow/struct.dat
HDL4FPGA__sio_flow = $(LIB_HDL4FPGA)/sio_flow/_primary.dat
HDL4FPGA__sio_ff__def = $(LIB_HDL4FPGA)/sio_ff/def.dat
HDL4FPGA__sio_ff = $(LIB_HDL4FPGA)/sio_ff/_primary.dat
HDL4FPGA__sio_dmahdsk__def = $(LIB_HDL4FPGA)/sio_dmahdsk/def.dat
HDL4FPGA__sio_dmahdsk = $(LIB_HDL4FPGA)/sio_dmahdsk/_primary.dat
HDL4FPGA__sio_dayudp__beh = $(LIB_HDL4FPGA)/sio_dayudp/beh.dat
HDL4FPGA__sio_dayudp = $(LIB_HDL4FPGA)/sio_dayudp/_primary.dat
HDL4FPGA__sio_dayhdlc__beh = $(LIB_HDL4FPGA)/sio_dayhdlc/beh.dat
HDL4FPGA__sio_dayhdlc = $(LIB_HDL4FPGA)/sio_dayhdlc/_primary.dat
HDL4FPGA__sio_cmp__def = $(LIB_HDL4FPGA)/sio_cmp/def.dat
HDL4FPGA__sio_cmp = $(LIB_HDL4FPGA)/sio_cmp/_primary.dat
HDL4FPGA__sff__xilinx = $(LIB_HDL4FPGA)/sff/xilinx.dat
HDL4FPGA__sff = $(LIB_HDL4FPGA)/sff/_primary.dat
HDL4FPGA__serdes__def = $(LIB_HDL4FPGA)/serdes/def.dat
HDL4FPGA__serdes = $(LIB_HDL4FPGA)/serdes/_primary.dat
HDL4FPGA__ser_display__def = $(LIB_HDL4FPGA)/ser_display/def.dat
HDL4FPGA__ser_display = $(LIB_HDL4FPGA)/ser_display/_primary.dat
HDL4FPGA__ser_debug__def = $(LIB_HDL4FPGA)/ser_debug/def.dat
HDL4FPGA__ser_debug = $(LIB_HDL4FPGA)/ser_debug/_primary.dat
HDL4FPGA__sdrphy__ecp = $(LIB_HDL4FPGA)/sdrphy/ecp.dat
HDL4FPGA__sdrphy = $(LIB_HDL4FPGA)/sdrphy/_primary.dat
HDL4FPGA__sdrdqphy__ecp = $(LIB_HDL4FPGA)/sdrdqphy/ecp.dat
HDL4FPGA__sdrdqphy = $(LIB_HDL4FPGA)/sdrdqphy/_primary.dat
HDL4FPGA__sdrbaphy__ecp = $(LIB_HDL4FPGA)/sdrbaphy/ecp.dat
HDL4FPGA__sdrbaphy = $(LIB_HDL4FPGA)/sdrbaphy/_primary.dat
HDL4FPGA__sdram_wrfifo__struct = $(LIB_HDL4FPGA)/sdram_wrfifo/struct.dat
HDL4FPGA__sdram_wrfifo = $(LIB_HDL4FPGA)/sdram_wrfifo/_primary.dat
HDL4FPGA__sdram_sch__def = $(LIB_HDL4FPGA)/sdram_sch/def.dat
HDL4FPGA__sdram_sch = $(LIB_HDL4FPGA)/sdram_sch/_primary.dat
HDL4FPGA__sdram_rdfifo__struct = $(LIB_HDL4FPGA)/sdram_rdfifo/struct.dat
HDL4FPGA__sdram_rdfifo = $(LIB_HDL4FPGA)/sdram_rdfifo/_primary.dat
HDL4FPGA__sdram_ph__slr = $(LIB_HDL4FPGA)/sdram_ph/slr.dat
HDL4FPGA__sdram_ph = $(LIB_HDL4FPGA)/sdram_ph/_primary.dat
HDL4FPGA__sdram_pgm__registered = $(LIB_HDL4FPGA)/sdram_pgm/registered.dat
HDL4FPGA__sdram_pgm = $(LIB_HDL4FPGA)/sdram_pgm/_primary.dat
HDL4FPGA__sdram_param__body = $(LIB_HDL4FPGA)/sdram_param/body.dat
HDL4FPGA__sdram_param = $(LIB_HDL4FPGA)/sdram_param/_primary.dat
HDL4FPGA__sdram_mpu__arch = $(LIB_HDL4FPGA)/sdram_mpu/arch.dat
HDL4FPGA__sdram_mpu = $(LIB_HDL4FPGA)/sdram_mpu/_primary.dat
HDL4FPGA__sdram_init__def = $(LIB_HDL4FPGA)/sdram_init/def.dat
HDL4FPGA__sdram_init = $(LIB_HDL4FPGA)/sdram_init/_primary.dat
HDL4FPGA__sdram_db__body = $(LIB_HDL4FPGA)/sdram_db/body.dat
HDL4FPGA__sdram_db = $(LIB_HDL4FPGA)/sdram_db/_primary.dat
HDL4FPGA__sdram_ctlr__mix = $(LIB_HDL4FPGA)/sdram_ctlr/mix.dat
HDL4FPGA__sdram_ctlr = $(LIB_HDL4FPGA)/sdram_ctlr/_primary.dat
HDL4FPGA__rom__def = $(LIB_HDL4FPGA)/rom/def.dat
HDL4FPGA__rom = $(LIB_HDL4FPGA)/rom/_primary.dat
HDL4FPGA__profiles = $(LIB_HDL4FPGA)/profiles/_primary.dat
HDL4FPGA__phy_rl__def = $(LIB_HDL4FPGA)/phy_rl/def.dat
HDL4FPGA__phy_rl = $(LIB_HDL4FPGA)/phy_rl/_primary.dat
HDL4FPGA__phy_memcycle__def = $(LIB_HDL4FPGA)/phy_memcycle/def.dat
HDL4FPGA__phy_memcycle = $(LIB_HDL4FPGA)/phy_memcycle/_primary.dat
HDL4FPGA__phadctor__beh = $(LIB_HDL4FPGA)/phadctor/beh.dat
HDL4FPGA__phadctor = $(LIB_HDL4FPGA)/phadctor/_primary.dat
HDL4FPGA__pgm_delay__mix = $(LIB_HDL4FPGA)/pgm_delay/mix.dat
HDL4FPGA__pgm_delay = $(LIB_HDL4FPGA)/pgm_delay/_primary.dat
HDL4FPGA__ogbx__beh = $(LIB_HDL4FPGA)/ogbx/beh.dat
HDL4FPGA__ogbx = $(LIB_HDL4FPGA)/ogbx/_primary.dat
HDL4FPGA__modeline_calculator__body = $(LIB_HDL4FPGA)/modeline_calculator/body.dat
HDL4FPGA__modeline_calculator = $(LIB_HDL4FPGA)/modeline_calculator/_primary.dat
HDL4FPGA__mii_rxpre__def = $(LIB_HDL4FPGA)/mii_rxpre/def.dat
HDL4FPGA__mii_rxpre = $(LIB_HDL4FPGA)/mii_rxpre/_primary.dat
HDL4FPGA__mii_ipoe__def = $(LIB_HDL4FPGA)/mii_ipoe/def.dat
HDL4FPGA__mii_ipoe = $(LIB_HDL4FPGA)/mii_ipoe/_primary.dat
HDL4FPGA__mii_buffer__def = $(LIB_HDL4FPGA)/mii_buffer/def.dat
HDL4FPGA__mii_buffer = $(LIB_HDL4FPGA)/mii_buffer/_primary.dat
HDL4FPGA__mii_1cksm__beh = $(LIB_HDL4FPGA)/mii_1cksm/beh.dat
HDL4FPGA__mii_1cksm = $(LIB_HDL4FPGA)/mii_1cksm/_primary.dat
HDL4FPGA__ipv4_tx__def = $(LIB_HDL4FPGA)/ipv4_tx/def.dat
HDL4FPGA__ipv4_tx = $(LIB_HDL4FPGA)/ipv4_tx/_primary.dat
HDL4FPGA__ipv4_rx__def = $(LIB_HDL4FPGA)/ipv4_rx/def.dat
HDL4FPGA__ipv4_rx = $(LIB_HDL4FPGA)/ipv4_rx/_primary.dat
HDL4FPGA__ipv4__def = $(LIB_HDL4FPGA)/ipv4/def.dat
HDL4FPGA__ipv4 = $(LIB_HDL4FPGA)/ipv4/_primary.dat
HDL4FPGA__ipoepkg__body = $(LIB_HDL4FPGA)/ipoepkg/body.dat
HDL4FPGA__ipoepkg = $(LIB_HDL4FPGA)/ipoepkg/_primary.dat
HDL4FPGA__iofifo__mix = $(LIB_HDL4FPGA)/iofifo/mix.dat
HDL4FPGA__iofifo = $(LIB_HDL4FPGA)/iofifo/_primary.dat
HDL4FPGA__igbx__beh = $(LIB_HDL4FPGA)/igbx/beh.dat
HDL4FPGA__igbx = $(LIB_HDL4FPGA)/igbx/_primary.dat
HDL4FPGA__icmprqst_rx__def = $(LIB_HDL4FPGA)/icmprqst_rx/def.dat
HDL4FPGA__icmprqst_rx = $(LIB_HDL4FPGA)/icmprqst_rx/_primary.dat
HDL4FPGA__icmprply_tx__def = $(LIB_HDL4FPGA)/icmprply_tx/def.dat
HDL4FPGA__icmprply_tx = $(LIB_HDL4FPGA)/icmprply_tx/_primary.dat
HDL4FPGA__icmpd__def = $(LIB_HDL4FPGA)/icmpd/def.dat
HDL4FPGA__icmpd = $(LIB_HDL4FPGA)/icmpd/_primary.dat
HDL4FPGA__hdlcsync_tx__def = $(LIB_HDL4FPGA)/hdlcsync_tx/def.dat
HDL4FPGA__hdlcsync_tx = $(LIB_HDL4FPGA)/hdlcsync_tx/_primary.dat
HDL4FPGA__hdlcsync_rx__def = $(LIB_HDL4FPGA)/hdlcsync_rx/def.dat
HDL4FPGA__hdlcsync_rx = $(LIB_HDL4FPGA)/hdlcsync_rx/_primary.dat
HDL4FPGA__hdlcfcs_rx__def = $(LIB_HDL4FPGA)/hdlcfcs_rx/def.dat
HDL4FPGA__hdlcfcs_rx = $(LIB_HDL4FPGA)/hdlcfcs_rx/_primary.dat
HDL4FPGA__hdlcdll_tx__def = $(LIB_HDL4FPGA)/hdlcdll_tx/def.dat
HDL4FPGA__hdlcdll_tx = $(LIB_HDL4FPGA)/hdlcdll_tx/_primary.dat
HDL4FPGA__hdlcdll_rx__def = $(LIB_HDL4FPGA)/hdlcdll_rx/def.dat
HDL4FPGA__hdlcdll_rx = $(LIB_HDL4FPGA)/hdlcdll_rx/_primary.dat
HDL4FPGA__graphics__def = $(LIB_HDL4FPGA)/graphics/def.dat
HDL4FPGA__graphics = $(LIB_HDL4FPGA)/graphics/_primary.dat
HDL4FPGA__fifo__def = $(LIB_HDL4FPGA)/fifo/def.dat
HDL4FPGA__fifo = $(LIB_HDL4FPGA)/fifo/_primary.dat
HDL4FPGA__ff__beh = $(LIB_HDL4FPGA)/ff/beh.dat
HDL4FPGA__ff = $(LIB_HDL4FPGA)/ff/_primary.dat
HDL4FPGA__ethpkg__body = $(LIB_HDL4FPGA)/ethpkg/body.dat
HDL4FPGA__ethpkg = $(LIB_HDL4FPGA)/ethpkg/_primary.dat
HDL4FPGA__eth_tx__def = $(LIB_HDL4FPGA)/eth_tx/def.dat
HDL4FPGA__eth_tx = $(LIB_HDL4FPGA)/eth_tx/_primary.dat
HDL4FPGA__eth_tb__def = $(LIB_HDL4FPGA)/eth_tb/def.dat
HDL4FPGA__eth_tb = $(LIB_HDL4FPGA)/eth_tb/_primary.dat
HDL4FPGA__eth_rx__def = $(LIB_HDL4FPGA)/eth_rx/def.dat
HDL4FPGA__eth_rx = $(LIB_HDL4FPGA)/eth_rx/_primary.dat
HDL4FPGA__ecp5pll__mix = $(LIB_HDL4FPGA)/ecp5pll/mix.dat
HDL4FPGA__ecp5pll = $(LIB_HDL4FPGA)/ecp5pll/_primary.dat
HDL4FPGA__ecp5_sdrphy__ecp5 = $(LIB_HDL4FPGA)/ecp5_sdrphy/ecp5.dat
HDL4FPGA__ecp5_sdrphy = $(LIB_HDL4FPGA)/ecp5_sdrphy/_primary.dat
HDL4FPGA__ecp5_sdrdqphy__ecp5 = $(LIB_HDL4FPGA)/ecp5_sdrdqphy/ecp5.dat
HDL4FPGA__ecp5_sdrdqphy = $(LIB_HDL4FPGA)/ecp5_sdrdqphy/_primary.dat
HDL4FPGA__ecp5_sdrbaphy__ecp5 = $(LIB_HDL4FPGA)/ecp5_sdrbaphy/ecp5.dat
HDL4FPGA__ecp5_sdrbaphy = $(LIB_HDL4FPGA)/ecp5_sdrbaphy/_primary.dat
HDL4FPGA__ecp3_sdrphy__ecp3 = $(LIB_HDL4FPGA)/ecp3_sdrphy/ecp3.dat
HDL4FPGA__ecp3_sdrphy = $(LIB_HDL4FPGA)/ecp3_sdrphy/_primary.dat
HDL4FPGA__ecp3_sdrdqphy__ecp3 = $(LIB_HDL4FPGA)/ecp3_sdrdqphy/ecp3.dat
HDL4FPGA__ecp3_sdrdqphy = $(LIB_HDL4FPGA)/ecp3_sdrdqphy/_primary.dat
HDL4FPGA__ecp3_sdrbaphy__ecp3 = $(LIB_HDL4FPGA)/ecp3_sdrbaphy/ecp3.dat
HDL4FPGA__ecp3_sdrbaphy = $(LIB_HDL4FPGA)/ecp3_sdrbaphy/_primary.dat
HDL4FPGA__draw_vline__def = $(LIB_HDL4FPGA)/draw_vline/def.dat
HDL4FPGA__draw_vline = $(LIB_HDL4FPGA)/draw_vline/_primary.dat
HDL4FPGA__draw_line__def = $(LIB_HDL4FPGA)/draw_line/def.dat
HDL4FPGA__draw_line = $(LIB_HDL4FPGA)/draw_line/_primary.dat
HDL4FPGA__dpram__def = $(LIB_HDL4FPGA)/dpram/def.dat
HDL4FPGA__dpram = $(LIB_HDL4FPGA)/dpram/_primary.dat
HDL4FPGA__dmatrans__def = $(LIB_HDL4FPGA)/dmatrans/def.dat
HDL4FPGA__dmatrans = $(LIB_HDL4FPGA)/dmatrans/_primary.dat
HDL4FPGA__dmactlr__def = $(LIB_HDL4FPGA)/dmactlr/def.dat
HDL4FPGA__dmactlr = $(LIB_HDL4FPGA)/dmactlr/_primary.dat
HDL4FPGA__dmacntr__def = $(LIB_HDL4FPGA)/dmacntr/def.dat
HDL4FPGA__dmacntr = $(LIB_HDL4FPGA)/dmacntr/_primary.dat
HDL4FPGA__dll_rx__def = $(LIB_HDL4FPGA)/dll_rx/def.dat
HDL4FPGA__dll_rx = $(LIB_HDL4FPGA)/dll_rx/_primary.dat
HDL4FPGA__dhcpcd__def = $(LIB_HDL4FPGA)/dhcpcd/def.dat
HDL4FPGA__dhcpcd = $(LIB_HDL4FPGA)/dhcpcd/_primary.dat
HDL4FPGA__dhcpc_offer__def = $(LIB_HDL4FPGA)/dhcpc_offer/def.dat
HDL4FPGA__dhcpc_offer = $(LIB_HDL4FPGA)/dhcpc_offer/_primary.dat
HDL4FPGA__dhcpc_dscb__def = $(LIB_HDL4FPGA)/dhcpc_dscb/def.dat
HDL4FPGA__dhcpc_dscb = $(LIB_HDL4FPGA)/dhcpc_dscb/_primary.dat
HDL4FPGA__desser__mux = $(LIB_HDL4FPGA)/desser/mux.dat
HDL4FPGA__desser = $(LIB_HDL4FPGA)/desser/_primary.dat
HDL4FPGA__demo_graphics__mix = $(LIB_HDL4FPGA)/demo_graphics/mix.dat
HDL4FPGA__demo_graphics = $(LIB_HDL4FPGA)/demo_graphics/_primary.dat
HDL4FPGA__dbram__xilinx = $(LIB_HDL4FPGA)/dbram/xilinx.dat
HDL4FPGA__dbram = $(LIB_HDL4FPGA)/dbram/_primary.dat
HDL4FPGA__crc__def = $(LIB_HDL4FPGA)/crc/def.dat
HDL4FPGA__crc = $(LIB_HDL4FPGA)/crc/_primary.dat
HDL4FPGA__cp850x8x8x128to255 = $(LIB_HDL4FPGA)/cp850x8x8x128to255/_primary.dat
HDL4FPGA__cp850x8x8x0to127 = $(LIB_HDL4FPGA)/cp850x8x8x0to127/_primary.dat
HDL4FPGA__cp850x8x16x128to255 = $(LIB_HDL4FPGA)/cp850x8x16x128to255/_primary.dat
HDL4FPGA__cp850x8x16x0to127 = $(LIB_HDL4FPGA)/cp850x8x16x0to127/_primary.dat
HDL4FPGA__cntrcs__def = $(LIB_HDL4FPGA)/cntrcs/def.dat
HDL4FPGA__cntrcs = $(LIB_HDL4FPGA)/cntrcs/_primary.dat
HDL4FPGA__clk_start__ecp3 = $(LIB_HDL4FPGA)/clk_start/ecp3.dat
HDL4FPGA__clk_start = $(LIB_HDL4FPGA)/clk_start/_primary.dat
HDL4FPGA__cgafonts__body = $(LIB_HDL4FPGA)/cgafonts/body.dat
HDL4FPGA__cgafonts = $(LIB_HDL4FPGA)/cgafonts/_primary.dat
HDL4FPGA__cga_rom__beh = $(LIB_HDL4FPGA)/cga_rom/beh.dat
HDL4FPGA__cga_rom = $(LIB_HDL4FPGA)/cga_rom/_primary.dat
HDL4FPGA__cga_adapter__struct = $(LIB_HDL4FPGA)/cga_adapter/struct.dat
HDL4FPGA__cga_adapter = $(LIB_HDL4FPGA)/cga_adapter/_primary.dat
HDL4FPGA__box_edges__def = $(LIB_HDL4FPGA)/box_edges/def.dat
HDL4FPGA__box_edges = $(LIB_HDL4FPGA)/box_edges/_primary.dat
HDL4FPGA__bcdfonts = $(LIB_HDL4FPGA)/bcdfonts/_primary.dat
HDL4FPGA__base__body = $(LIB_HDL4FPGA)/base/body.dat
HDL4FPGA__base = $(LIB_HDL4FPGA)/base/_primary.dat
HDL4FPGA__barrel__beh = $(LIB_HDL4FPGA)/barrel/beh.dat
HDL4FPGA__barrel = $(LIB_HDL4FPGA)/barrel/_primary.dat
HDL4FPGA__arpd__def = $(LIB_HDL4FPGA)/arpd/def.dat
HDL4FPGA__arpd = $(LIB_HDL4FPGA)/arpd/_primary.dat
HDL4FPGA__arp_tx__def = $(LIB_HDL4FPGA)/arp_tx/def.dat
HDL4FPGA__arp_tx = $(LIB_HDL4FPGA)/arp_tx/_primary.dat
HDL4FPGA__arp_rx__def = $(LIB_HDL4FPGA)/arp_rx/def.dat
HDL4FPGA__arp_rx = $(LIB_HDL4FPGA)/arp_rx/_primary.dat
HDL4FPGA__arbiter__mix = $(LIB_HDL4FPGA)/arbiter/mix.dat
HDL4FPGA__arbiter = $(LIB_HDL4FPGA)/arbiter/_primary.dat
HDL4FPGA__app_profiles__body = $(LIB_HDL4FPGA)/app_profiles/body.dat
HDL4FPGA__app_profiles = $(LIB_HDL4FPGA)/app_profiles/_primary.dat
HDL4FPGA__align__arch = $(LIB_HDL4FPGA)/align/arch.dat
HDL4FPGA__align = $(LIB_HDL4FPGA)/align/_primary.dat
HDL4FPGA__aff__xilinx = $(LIB_HDL4FPGA)/aff/xilinx.dat
HDL4FPGA__aff = $(LIB_HDL4FPGA)/aff/_primary.dat
HDL4FPGA__adjsto__def = $(LIB_HDL4FPGA)/adjsto/def.dat
HDL4FPGA__adjsto = $(LIB_HDL4FPGA)/adjsto/_primary.dat
HDL4FPGA__adjser__beh = $(LIB_HDL4FPGA)/adjser/beh.dat
HDL4FPGA__adjser = $(LIB_HDL4FPGA)/adjser/_primary.dat
HDL4FPGA__adjpha__beh = $(LIB_HDL4FPGA)/adjpha/beh.dat
HDL4FPGA__adjpha = $(LIB_HDL4FPGA)/adjpha/_primary.dat
HDL4FPGA__adjdqs__beh = $(LIB_HDL4FPGA)/adjdqs/beh.dat
HDL4FPGA__adjdqs = $(LIB_HDL4FPGA)/adjdqs/_primary.dat
HDL4FPGA__adjbrst__def = $(LIB_HDL4FPGA)/adjbrst/def.dat
HDL4FPGA__adjbrst = $(LIB_HDL4FPGA)/adjbrst/_primary.dat
HDL4FPGA__adder__def = $(LIB_HDL4FPGA)/adder/def.dat
HDL4FPGA__adder = $(LIB_HDL4FPGA)/adder/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(HDL4FPGA__xc_sdrphy__xilinx) \
    $(HDL4FPGA__xc_sdrphy) \
    $(HDL4FPGA__xc_sdrdqphy__xilinx) \
    $(HDL4FPGA__xc_sdrdqphy) \
    $(HDL4FPGA__xc_sdrbaphy__xilinx) \
    $(HDL4FPGA__xc_sdrbaphy) \
    $(HDL4FPGA__xc_idelay__def) \
    $(HDL4FPGA__xc_idelay) \
    $(HDL4FPGA__xc_dqsdelay__xilinx) \
    $(HDL4FPGA__xc_dqsdelay) \
    $(HDL4FPGA__xc7a_idelay__def) \
    $(HDL4FPGA__xc7a_idelay) \
    $(HDL4FPGA__xc5v_idelay__def) \
    $(HDL4FPGA__xc5v_idelay) \
    $(HDL4FPGA__xc3s_dqsdelay__xilinx) \
    $(HDL4FPGA__xc3s_dqsdelay) \
    $(HDL4FPGA__videopkg__body) \
    $(HDL4FPGA__videopkg) \
    $(HDL4FPGA__videobox_layout__def) \
    $(HDL4FPGA__videobox_layout) \
    $(HDL4FPGA__videobox__def) \
    $(HDL4FPGA__videobox) \
    $(HDL4FPGA__video_sync__mix) \
    $(HDL4FPGA__video_sync) \
    $(HDL4FPGA__vga2dvid__behavioral) \
    $(HDL4FPGA__vga2dvid) \
    $(HDL4FPGA__udp_tx__def) \
    $(HDL4FPGA__udp_tx) \
    $(HDL4FPGA__udp_rx__def) \
    $(HDL4FPGA__udp_rx) \
    $(HDL4FPGA__udp__def) \
    $(HDL4FPGA__udp) \
    $(HDL4FPGA__uart_tx__def) \
    $(HDL4FPGA__uart_tx) \
    $(HDL4FPGA__uart_rx__def) \
    $(HDL4FPGA__uart_rx) \
    $(HDL4FPGA__txn_buffer__def) \
    $(HDL4FPGA__txn_buffer) \
    $(HDL4FPGA__tmds_encoder__behavioral) \
    $(HDL4FPGA__tmds_encoder) \
    $(HDL4FPGA__timer__def) \
    $(HDL4FPGA__timer) \
    $(HDL4FPGA__sync_transfer__def) \
    $(HDL4FPGA__sync_transfer) \
    $(HDL4FPGA__so_data__def) \
    $(HDL4FPGA__so_data) \
    $(HDL4FPGA__sio_udp__struct) \
    $(HDL4FPGA__sio_udp) \
    $(HDL4FPGA__sio_sin__beh) \
    $(HDL4FPGA__sio_sin) \
    $(HDL4FPGA__sio_rgtr__def) \
    $(HDL4FPGA__sio_rgtr) \
    $(HDL4FPGA__sio_ram__def) \
    $(HDL4FPGA__sio_ram) \
    $(HDL4FPGA__sio_muxcmp__def) \
    $(HDL4FPGA__sio_muxcmp) \
    $(HDL4FPGA__sio_mux__def) \
    $(HDL4FPGA__sio_mux) \
    $(HDL4FPGA__sio_hdlc__def) \
    $(HDL4FPGA__sio_hdlc) \
    $(HDL4FPGA__sio_flow__struct) \
    $(HDL4FPGA__sio_flow) \
    $(HDL4FPGA__sio_ff__def) \
    $(HDL4FPGA__sio_ff) \
    $(HDL4FPGA__sio_dmahdsk__def) \
    $(HDL4FPGA__sio_dmahdsk) \
    $(HDL4FPGA__sio_dayudp__beh) \
    $(HDL4FPGA__sio_dayudp) \
    $(HDL4FPGA__sio_dayhdlc__beh) \
    $(HDL4FPGA__sio_dayhdlc) \
    $(HDL4FPGA__sio_cmp__def) \
    $(HDL4FPGA__sio_cmp) \
    $(HDL4FPGA__sff__xilinx) \
    $(HDL4FPGA__sff) \
    $(HDL4FPGA__serdes__def) \
    $(HDL4FPGA__serdes) \
    $(HDL4FPGA__ser_display__def) \
    $(HDL4FPGA__ser_display) \
    $(HDL4FPGA__ser_debug__def) \
    $(HDL4FPGA__ser_debug) \
    $(HDL4FPGA__sdrphy__ecp) \
    $(HDL4FPGA__sdrphy) \
    $(HDL4FPGA__sdrdqphy__ecp) \
    $(HDL4FPGA__sdrdqphy) \
    $(HDL4FPGA__sdrbaphy__ecp) \
    $(HDL4FPGA__sdrbaphy) \
    $(HDL4FPGA__sdram_wrfifo__struct) \
    $(HDL4FPGA__sdram_wrfifo) \
    $(HDL4FPGA__sdram_sch__def) \
    $(HDL4FPGA__sdram_sch) \
    $(HDL4FPGA__sdram_rdfifo__struct) \
    $(HDL4FPGA__sdram_rdfifo) \
    $(HDL4FPGA__sdram_ph__slr) \
    $(HDL4FPGA__sdram_ph) \
    $(HDL4FPGA__sdram_pgm__registered) \
    $(HDL4FPGA__sdram_pgm) \
    $(HDL4FPGA__sdram_param__body) \
    $(HDL4FPGA__sdram_param) \
    $(HDL4FPGA__sdram_mpu__arch) \
    $(HDL4FPGA__sdram_mpu) \
    $(HDL4FPGA__sdram_init__def) \
    $(HDL4FPGA__sdram_init) \
    $(HDL4FPGA__sdram_db__body) \
    $(HDL4FPGA__sdram_db) \
    $(HDL4FPGA__sdram_ctlr__mix) \
    $(HDL4FPGA__sdram_ctlr) \
    $(HDL4FPGA__rom__def) \
    $(HDL4FPGA__rom) \
    $(HDL4FPGA__profiles) \
    $(HDL4FPGA__phy_rl__def) \
    $(HDL4FPGA__phy_rl) \
    $(HDL4FPGA__phy_memcycle__def) \
    $(HDL4FPGA__phy_memcycle) \
    $(HDL4FPGA__phadctor__beh) \
    $(HDL4FPGA__phadctor) \
    $(HDL4FPGA__pgm_delay__mix) \
    $(HDL4FPGA__pgm_delay) \
    $(HDL4FPGA__ogbx__beh) \
    $(HDL4FPGA__ogbx) \
    $(HDL4FPGA__modeline_calculator__body) \
    $(HDL4FPGA__modeline_calculator) \
    $(HDL4FPGA__mii_rxpre__def) \
    $(HDL4FPGA__mii_rxpre) \
    $(HDL4FPGA__mii_ipoe__def) \
    $(HDL4FPGA__mii_ipoe) \
    $(HDL4FPGA__mii_buffer__def) \
    $(HDL4FPGA__mii_buffer) \
    $(HDL4FPGA__mii_1cksm__beh) \
    $(HDL4FPGA__mii_1cksm) \
    $(HDL4FPGA__ipv4_tx__def) \
    $(HDL4FPGA__ipv4_tx) \
    $(HDL4FPGA__ipv4_rx__def) \
    $(HDL4FPGA__ipv4_rx) \
    $(HDL4FPGA__ipv4__def) \
    $(HDL4FPGA__ipv4) \
    $(HDL4FPGA__ipoepkg__body) \
    $(HDL4FPGA__ipoepkg) \
    $(HDL4FPGA__iofifo__mix) \
    $(HDL4FPGA__iofifo) \
    $(HDL4FPGA__igbx__beh) \
    $(HDL4FPGA__igbx) \
    $(HDL4FPGA__icmprqst_rx__def) \
    $(HDL4FPGA__icmprqst_rx) \
    $(HDL4FPGA__icmprply_tx__def) \
    $(HDL4FPGA__icmprply_tx) \
    $(HDL4FPGA__icmpd__def) \
    $(HDL4FPGA__icmpd) \
    $(HDL4FPGA__hdlcsync_tx__def) \
    $(HDL4FPGA__hdlcsync_tx) \
    $(HDL4FPGA__hdlcsync_rx__def) \
    $(HDL4FPGA__hdlcsync_rx) \
    $(HDL4FPGA__hdlcfcs_rx__def) \
    $(HDL4FPGA__hdlcfcs_rx) \
    $(HDL4FPGA__hdlcdll_tx__def) \
    $(HDL4FPGA__hdlcdll_tx) \
    $(HDL4FPGA__hdlcdll_rx__def) \
    $(HDL4FPGA__hdlcdll_rx) \
    $(HDL4FPGA__graphics__def) \
    $(HDL4FPGA__graphics) \
    $(HDL4FPGA__fifo__def) \
    $(HDL4FPGA__fifo) \
    $(HDL4FPGA__ff__beh) \
    $(HDL4FPGA__ff) \
    $(HDL4FPGA__ethpkg__body) \
    $(HDL4FPGA__ethpkg) \
    $(HDL4FPGA__eth_tx__def) \
    $(HDL4FPGA__eth_tx) \
    $(HDL4FPGA__eth_tb__def) \
    $(HDL4FPGA__eth_tb) \
    $(HDL4FPGA__eth_rx__def) \
    $(HDL4FPGA__eth_rx) \
    $(HDL4FPGA__ecp5pll__mix) \
    $(HDL4FPGA__ecp5pll) \
    $(HDL4FPGA__ecp5_sdrphy__ecp5) \
    $(HDL4FPGA__ecp5_sdrphy) \
    $(HDL4FPGA__ecp5_sdrdqphy__ecp5) \
    $(HDL4FPGA__ecp5_sdrdqphy) \
    $(HDL4FPGA__ecp5_sdrbaphy__ecp5) \
    $(HDL4FPGA__ecp5_sdrbaphy) \
    $(HDL4FPGA__ecp3_sdrphy__ecp3) \
    $(HDL4FPGA__ecp3_sdrphy) \
    $(HDL4FPGA__ecp3_sdrdqphy__ecp3) \
    $(HDL4FPGA__ecp3_sdrdqphy) \
    $(HDL4FPGA__ecp3_sdrbaphy__ecp3) \
    $(HDL4FPGA__ecp3_sdrbaphy) \
    $(HDL4FPGA__draw_vline__def) \
    $(HDL4FPGA__draw_vline) \
    $(HDL4FPGA__draw_line__def) \
    $(HDL4FPGA__draw_line) \
    $(HDL4FPGA__dpram__def) \
    $(HDL4FPGA__dpram) \
    $(HDL4FPGA__dmatrans__def) \
    $(HDL4FPGA__dmatrans) \
    $(HDL4FPGA__dmactlr__def) \
    $(HDL4FPGA__dmactlr) \
    $(HDL4FPGA__dmacntr__def) \
    $(HDL4FPGA__dmacntr) \
    $(HDL4FPGA__dll_rx__def) \
    $(HDL4FPGA__dll_rx) \
    $(HDL4FPGA__dhcpcd__def) \
    $(HDL4FPGA__dhcpcd) \
    $(HDL4FPGA__dhcpc_offer__def) \
    $(HDL4FPGA__dhcpc_offer) \
    $(HDL4FPGA__dhcpc_dscb__def) \
    $(HDL4FPGA__dhcpc_dscb) \
    $(HDL4FPGA__desser__mux) \
    $(HDL4FPGA__desser) \
    $(HDL4FPGA__demo_graphics__mix) \
    $(HDL4FPGA__demo_graphics) \
    $(HDL4FPGA__dbram__xilinx) \
    $(HDL4FPGA__dbram) \
    $(HDL4FPGA__crc__def) \
    $(HDL4FPGA__crc) \
    $(HDL4FPGA__cp850x8x8x128to255) \
    $(HDL4FPGA__cp850x8x8x0to127) \
    $(HDL4FPGA__cp850x8x16x128to255) \
    $(HDL4FPGA__cp850x8x16x0to127) \
    $(HDL4FPGA__cntrcs__def) \
    $(HDL4FPGA__cntrcs) \
    $(HDL4FPGA__clk_start__ecp3) \
    $(HDL4FPGA__clk_start) \
    $(HDL4FPGA__cgafonts__body) \
    $(HDL4FPGA__cgafonts) \
    $(HDL4FPGA__cga_rom__beh) \
    $(HDL4FPGA__cga_rom) \
    $(HDL4FPGA__cga_adapter__struct) \
    $(HDL4FPGA__cga_adapter) \
    $(HDL4FPGA__box_edges__def) \
    $(HDL4FPGA__box_edges) \
    $(HDL4FPGA__bcdfonts) \
    $(HDL4FPGA__base__body) \
    $(HDL4FPGA__base) \
    $(HDL4FPGA__barrel__beh) \
    $(HDL4FPGA__barrel) \
    $(HDL4FPGA__arpd__def) \
    $(HDL4FPGA__arpd) \
    $(HDL4FPGA__arp_tx__def) \
    $(HDL4FPGA__arp_tx) \
    $(HDL4FPGA__arp_rx__def) \
    $(HDL4FPGA__arp_rx) \
    $(HDL4FPGA__arbiter__mix) \
    $(HDL4FPGA__arbiter) \
    $(HDL4FPGA__app_profiles__body) \
    $(HDL4FPGA__app_profiles) \
    $(HDL4FPGA__align__arch) \
    $(HDL4FPGA__align) \
    $(HDL4FPGA__aff__xilinx) \
    $(HDL4FPGA__aff) \
    $(HDL4FPGA__adjsto__def) \
    $(HDL4FPGA__adjsto) \
    $(HDL4FPGA__adjser__beh) \
    $(HDL4FPGA__adjser) \
    $(HDL4FPGA__adjpha__beh) \
    $(HDL4FPGA__adjpha) \
    $(HDL4FPGA__adjdqs__beh) \
    $(HDL4FPGA__adjdqs) \
    $(HDL4FPGA__adjbrst__def) \
    $(HDL4FPGA__adjbrst) \
    $(HDL4FPGA__adder__def) \
    $(HDL4FPGA__adder)

$(HDL4FPGA__adder) \
$(HDL4FPGA__adder__def) : ../basic/adder.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/adder.vhd

$(HDL4FPGA__adjbrst) \
$(HDL4FPGA__adjbrst__def) : ../latticesemi/ecp5/adjbrst.vhd \
		$(HDL4FPGA__phadctor) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp5/adjbrst.vhd

$(HDL4FPGA__adjdqs) \
$(HDL4FPGA__adjdqs__beh) : ../latticesemi/ecp3/adjdqs.vhd \
		$(HDL4FPGA__ff) \
		$(HDL4FPGA__base) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/adjdqs.vhd

$(HDL4FPGA__adjpha) \
$(HDL4FPGA__adjpha__beh) : ../xilinx/adjpha.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/adjpha.vhd

$(HDL4FPGA__adjser) \
$(HDL4FPGA__adjser__beh) : ../xilinx/adjser.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/adjser.vhd

$(HDL4FPGA__adjsto) \
$(HDL4FPGA__adjsto__def) : ../xilinx/adjsto.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/adjsto.vhd

$(HDL4FPGA__align) \
$(HDL4FPGA__align__arch) : ../basic/align.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/align.vhd

$(HDL4FPGA__app_profiles) \
$(HDL4FPGA__app_profiles__body) : ../demos/app_profiles.vhd
	$(VCOM) -2002 -work hdl4fpga ../demos/app_profiles.vhd

$(HDL4FPGA__arbiter) \
$(HDL4FPGA__arbiter__mix) : ../basic/arbiter.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/arbiter.vhd

$(HDL4FPGA__arp_rx) \
$(HDL4FPGA__arp_rx__def) : ../mii/arp_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/arp_rx.vhd

$(HDL4FPGA__arp_tx) \
$(HDL4FPGA__arp_tx__def) : ../mii/arp_tx.vhd \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/arp_tx.vhd

$(HDL4FPGA__arpd) \
$(HDL4FPGA__arpd__def) : ../mii/arpd.vhd \
		$(HDL4FPGA__arp_tx) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__arp_rx) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/arpd.vhd

$(HDL4FPGA__barrel) \
$(HDL4FPGA__barrel__beh) : ../basic/barrel.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/barrel.vhd

$(HDL4FPGA__base) \
$(HDL4FPGA__base__body) : ../basic/base.vhd \
		$(IEEE__math_real) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/base.vhd

$(HDL4FPGA__bcdfonts) : ../video/fonts/bcdfonts.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/bcdfonts.vhd

$(HDL4FPGA__cga_adapter) \
$(HDL4FPGA__cga_adapter__struct) : ../video/cga_adapter.vhd \
		$(HDL4FPGA__cga_rom) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/cga_adapter.vhd

$(HDL4FPGA__cga_rom) \
$(HDL4FPGA__cga_rom__beh) : ../video/cga_rom.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__rom) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/cga_rom.vhd

$(HDL4FPGA__cgafonts) \
$(HDL4FPGA__cgafonts__body) : ../video/cgafonts.vhd \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/cgafonts.vhd

$(HDL4FPGA__clk_start) \
$(HDL4FPGA__clk_start__ecp3) : ../latticesemi/ecp3/clkstart.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/clkstart.vhd

$(HDL4FPGA__cntrcs) \
$(HDL4FPGA__cntrcs__def) : ../basic/cntrcs.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/cntrcs.vhd

$(HDL4FPGA__cp850x8x16x0to127) : ../video/fonts/cp850x8x16x0to127.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x16x0to127.vhd

$(HDL4FPGA__cp850x8x16x128to255) : ../video/fonts/cp850x8x16x128to255.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x16x128to255.vhd

$(HDL4FPGA__cp850x8x8x0to127) : ../video/fonts/cp850x8x8x0to127.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x8x0to127.vhd

$(HDL4FPGA__cp850x8x8x128to255) : ../video/fonts/cp850x8x8x128to255.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x8x128to255.vhd

$(HDL4FPGA__crc) \
$(HDL4FPGA__crc__def) : ../basic/crc.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/crc.vhd

$(HDL4FPGA__dbram) \
$(HDL4FPGA__dbram__xilinx) : ../xilinx/dbram.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/dbram.vhd

$(HDL4FPGA__demo_graphics) \
$(HDL4FPGA__demo_graphics__mix) : ../demos/demo_graphics.vhd \
		$(HDL4FPGA__sdram_ctlr) \
		$(HDL4FPGA__dmactlr) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(HDL4FPGA__vga2dvid) \
		$(HDL4FPGA__graphics) \
		$(HDL4FPGA__video_sync) \
		$(HDL4FPGA__so_data) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__sio_dmahdsk) \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__sio_rgtr) \
		$(HDL4FPGA__txn_buffer) \
		$(HDL4FPGA__sio_sin) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(HDL4FPGA__sdram_param) \
		$(IEEE__math_real) \
		$(HDL4FPGA__sdram_db) \
		$(HDL4FPGA__profiles) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../demos/demo_graphics.vhd

$(HDL4FPGA__desser) \
$(HDL4FPGA__desser__mux) : ../basic/desser.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/desser.vhd

$(HDL4FPGA__dhcpc_dscb) \
$(HDL4FPGA__dhcpc_dscb__def) : ../mii/dhcp_dscb.vhd \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/dhcp_dscb.vhd

$(HDL4FPGA__dhcpc_offer) \
$(HDL4FPGA__dhcpc_offer__def) : ../mii/dhcp_offer.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/dhcp_offer.vhd

$(HDL4FPGA__dhcpcd) \
$(HDL4FPGA__dhcpcd__def) : ../mii/dhcpcd.vhd \
		$(HDL4FPGA__dhcpc_dscb) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__dhcpc_offer) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/dhcpcd.vhd

$(HDL4FPGA__dll_rx) \
$(HDL4FPGA__dll_rx__def) : ../mii/dll_rx.vhd \
		$(HDL4FPGA__crc) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/dll_rx.vhd

$(HDL4FPGA__dmacntr) \
$(HDL4FPGA__dmacntr__def) : ../sdram/dmacntr.vhd \
		$(HDL4FPGA__cntrcs) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/dmacntr.vhd

$(HDL4FPGA__dmactlr) \
$(HDL4FPGA__dmactlr__def) : ../sdram/dmactlr.vhd \
		$(HDL4FPGA__sdram_param) \
		$(HDL4FPGA__dmatrans) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/dmactlr.vhd

$(HDL4FPGA__dmatrans) \
$(HDL4FPGA__dmatrans__def) : ../sdram/dmatrans.vhd \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__dmacntr) \
		$(HDL4FPGA__sdram_param) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/dmatrans.vhd

$(HDL4FPGA__dpram) \
$(HDL4FPGA__dpram__def) : ../basic/dpram.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/dpram.vhd

$(HDL4FPGA__ecp3_sdrbaphy) \
$(HDL4FPGA__ecp3_sdrbaphy__ecp3) : ../latticesemi/ecp3/ecp3_sdrbaphy.vhd \
		$(ECP3__components) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/ecp3_sdrbaphy.vhd

$(HDL4FPGA__ecp3_sdrdqphy) \
$(HDL4FPGA__ecp3_sdrdqphy__ecp3) : ../latticesemi/ecp3/ecp3_sdrdqphy.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__adjpha) \
		$(ECP3__components) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/ecp3_sdrdqphy.vhd

$(HDL4FPGA__ecp3_sdrphy) \
$(HDL4FPGA__ecp3_sdrphy__ecp3) : ../latticesemi/ecp3/ecp3_sdrphy.vhd \
		$(HDL4FPGA__ecp3_sdrdqphy) \
		$(HDL4FPGA__ff) \
		$(HDL4FPGA__clk_start) \
		$(HDL4FPGA__ecp3_sdrbaphy) \
		$(HDL4FPGA__sdram_param) \
		$(HDL4FPGA__base) \
		$(ECP3__components) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/ecp3_sdrphy.vhd

$(HDL4FPGA__ecp5_sdrbaphy) \
$(HDL4FPGA__ecp5_sdrbaphy__ecp5) : ../latticesemi/ecp5/ecp5_sdrbaphy.vhd \
		$(IEEE__std_logic_arith) \
		$(ECP5U__components) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp5/ecp5_sdrbaphy.vhd

$(HDL4FPGA__ecp5_sdrdqphy) \
$(HDL4FPGA__ecp5_sdrdqphy__ecp5) : ../latticesemi/ecp5/ecp5_sdrdqphy.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__adjpha) \
		$(HDL4FPGA__adjbrst) \
		$(IEEE__std_logic_arith) \
		$(ECP5U__components) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp5/ecp5_sdrdqphy.vhd

$(HDL4FPGA__ecp5_sdrphy) \
$(HDL4FPGA__ecp5_sdrphy__ecp5) : ../latticesemi/ecp5/ecp5_sdrphy.vhd \
		$(HDL4FPGA__ecp5_sdrdqphy) \
		$(HDL4FPGA__ecp5_sdrbaphy) \
		$(HDL4FPGA__sdram_param) \
		$(HDL4FPGA__base) \
		$(IEEE__std_logic_arith) \
		$(ECP5U__components) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp5/ecp5_sdrphy.vhd

$(HDL4FPGA__ecp5pll) \
$(HDL4FPGA__ecp5pll__mix) : ../latticesemi/ecp5/ecp5pll.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp5/ecp5pll.vhd

$(HDL4FPGA__eth_rx) \
$(HDL4FPGA__eth_rx__def) : ../mii/eth_rx.vhd \
		$(HDL4FPGA__dll_rx) \
		$(HDL4FPGA__serdes) \
		$(HDL4FPGA__mii_rxpre) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/eth_rx.vhd

$(HDL4FPGA__eth_tb) \
$(HDL4FPGA__eth_tb__def) : ../demos/eth_tb.vhd \
		$(HDL4FPGA__eth_tx) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../demos/eth_tb.vhd

$(HDL4FPGA__eth_tx) \
$(HDL4FPGA__eth_tx__def) : ../mii/eth_tx.vhd \
		$(HDL4FPGA__crc) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/eth_tx.vhd

$(HDL4FPGA__ethpkg) \
$(HDL4FPGA__ethpkg__body) : ../mii/ethpkg.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/ethpkg.vhd

$(HDL4FPGA__ff) \
$(HDL4FPGA__ff__beh) : ../basic/ff.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/ff.vhd

$(HDL4FPGA__fifo) \
$(HDL4FPGA__fifo__def) : ../basic/fifo.vhd \
		$(HDL4FPGA__sync_transfer) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/fifo.vhd

$(HDL4FPGA__graphics) \
$(HDL4FPGA__graphics__def) : ../video/graphics.vhd \
		$(HDL4FPGA__desser) \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__serdes) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/graphics.vhd

$(HDL4FPGA__hdlcdll_rx) \
$(HDL4FPGA__hdlcdll_rx__def) : ../hdlc/hdlcdll_rx.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__hdlcfcs_rx) \
		$(HDL4FPGA__hdlcsync_rx) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../hdlc/hdlcdll_rx.vhd

$(HDL4FPGA__hdlcdll_tx) \
$(HDL4FPGA__hdlcdll_tx__def) : ../hdlc/hdlcdll_tx.vhd \
		$(HDL4FPGA__hdlcsync_tx) \
		$(HDL4FPGA__crc) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../hdlc/hdlcdll_tx.vhd

$(HDL4FPGA__hdlcfcs_rx) \
$(HDL4FPGA__hdlcfcs_rx__def) : ../hdlc/hdlcfcs_rx.vhd \
		$(HDL4FPGA__crc) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../hdlc/hdlcfcs_rx.vhd

$(HDL4FPGA__hdlcsync_rx) \
$(HDL4FPGA__hdlcsync_rx__def) : ../hdlc/hdlcsync_rx.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../hdlc/hdlcsync_rx.vhd

$(HDL4FPGA__hdlcsync_tx) \
$(HDL4FPGA__hdlcsync_tx__def) : ../hdlc/hdlcsync_tx.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../hdlc/hdlcsync_tx.vhd

$(HDL4FPGA__icmpd) \
$(HDL4FPGA__icmpd__def) : ../mii/icmpd.vhd \
		$(HDL4FPGA__icmprply_tx) \
		$(HDL4FPGA__txn_buffer) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__adder) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__icmprqst_rx) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/icmpd.vhd

$(HDL4FPGA__icmprply_tx) \
$(HDL4FPGA__icmprply_tx__def) : ../mii/icmprply_tx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/icmprply_tx.vhd

$(HDL4FPGA__icmprqst_rx) \
$(HDL4FPGA__icmprqst_rx__def) : ../mii/icmprqst_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/icmprqst_rx.vhd

$(HDL4FPGA__igbx) \
$(HDL4FPGA__igbx__beh) : ../xilinx/igbx.vhd \
		$(HDL4FPGA__profiles) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/igbx.vhd

$(HDL4FPGA__iofifo) \
$(HDL4FPGA__iofifo__mix) : ../sdram/sdram_iofifo.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_iofifo.vhd

$(HDL4FPGA__ipoepkg) \
$(HDL4FPGA__ipoepkg__body) : ../mii/ipoepkg.vhd \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/ipoepkg.vhd

$(HDL4FPGA__ipv4) \
$(HDL4FPGA__ipv4__def) : ../mii/ipv4.vhd \
		$(HDL4FPGA__udp) \
		$(HDL4FPGA__mii_buffer) \
		$(HDL4FPGA__icmpd) \
		$(HDL4FPGA__ipv4_tx) \
		$(HDL4FPGA__sio_ff) \
		$(HDL4FPGA__adder) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__sio_cmp) \
		$(HDL4FPGA__sio_muxcmp) \
		$(HDL4FPGA__sio_ram) \
		$(HDL4FPGA__ipv4_rx) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/ipv4.vhd

$(HDL4FPGA__ipv4_rx) \
$(HDL4FPGA__ipv4_rx__def) : ../mii/ipv4_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/ipv4_rx.vhd

$(HDL4FPGA__ipv4_tx) \
$(HDL4FPGA__ipv4_tx__def) : ../mii/ipv4_tx.vhd \
		$(HDL4FPGA__mii_1cksm) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/ipv4_tx.vhd

$(HDL4FPGA__mii_1cksm) \
$(HDL4FPGA__mii_1cksm__beh) : ../mii/mii_1cksm.vhd \
		$(HDL4FPGA__adder) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_1cksm.vhd

$(HDL4FPGA__mii_buffer) \
$(HDL4FPGA__mii_buffer__def) : ../mii/mii_buffer.vhd \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_buffer.vhd

$(HDL4FPGA__mii_ipoe) \
$(HDL4FPGA__mii_ipoe__def) : ../mii/mii_ipoe.vhd \
		$(HDL4FPGA__txn_buffer) \
		$(HDL4FPGA__ipv4) \
		$(HDL4FPGA__arpd) \
		$(HDL4FPGA__eth_tx) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__sio_ram) \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__sio_muxcmp) \
		$(HDL4FPGA__sio_cmp) \
		$(HDL4FPGA__eth_rx) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_ipoe.vhd

$(HDL4FPGA__mii_rxpre) \
$(HDL4FPGA__mii_rxpre__def) : ../mii/mii_rxpre.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_rxpre.vhd

$(HDL4FPGA__modeline_calculator) \
$(HDL4FPGA__modeline_calculator__body) : ../video/modeline_calculator.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/modeline_calculator.vhd

$(HDL4FPGA__ogbx) \
$(HDL4FPGA__ogbx__beh) : ../xilinx/ogbx.vhd \
		$(HDL4FPGA__profiles) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/ogbx.vhd

$(HDL4FPGA__pgm_delay) \
$(HDL4FPGA__pgm_delay__mix) : ../xilinx/misc/pgm_delay.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/misc/pgm_delay.vhd

$(HDL4FPGA__phadctor) \
$(HDL4FPGA__phadctor__beh) : ../latticesemi/ecp5/phadctor.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp5/phadctor.vhd

$(HDL4FPGA__phy_memcycle) \
$(HDL4FPGA__phy_memcycle__def) : ../sdram/phy_memcycle.vhd \
		$(HDL4FPGA__base) \
		$(HDL4FPGA__sdram_param) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/phy_memcycle.vhd

$(HDL4FPGA__phy_rl) \
$(HDL4FPGA__phy_rl__def) : ../sdram/phy_rl.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/phy_rl.vhd

$(HDL4FPGA__profiles) : ../basic/profiles.vhd
	$(VCOM) -2002 -work hdl4fpga ../basic/profiles.vhd

$(HDL4FPGA__rom) \
$(HDL4FPGA__rom__def) : ../basic/rom.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../basic/rom.vhd

$(HDL4FPGA__sdram_ctlr) \
$(HDL4FPGA__sdram_ctlr__mix) : ../sdram/sdram_ctlr.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__sdram_wrfifo) \
		$(HDL4FPGA__barrel) \
		$(HDL4FPGA__sdram_rdfifo) \
		$(HDL4FPGA__sdram_sch) \
		$(HDL4FPGA__sdram_mpu) \
		$(HDL4FPGA__sdram_pgm) \
		$(HDL4FPGA__sdram_init) \
		$(HDL4FPGA__sdram_param) \
		$(IEEE__math_real) \
		$(HDL4FPGA__sdram_db) \
		$(HDL4FPGA__profiles) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_ctlr.vhd

$(HDL4FPGA__sdram_db) \
$(HDL4FPGA__sdram_db__body) : ../sdram/sdram_db.vhd \
		$(HDL4FPGA__sdram_param) \
		$(HDL4FPGA__profiles) \
		$(HDL4FPGA__base) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_db.vhd

$(HDL4FPGA__sdram_init) \
$(HDL4FPGA__sdram_init__def) : ../sdram/sdram_init.vhd \
		$(HDL4FPGA__timer) \
		$(HDL4FPGA__sdram_param) \
		$(HDL4FPGA__profiles) \
		$(HDL4FPGA__sdram_db) \
		$(HDL4FPGA__base) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_init.vhd

$(HDL4FPGA__sdram_mpu) \
$(HDL4FPGA__sdram_mpu__arch) : ../sdram/sdram_mpu.vhd \
		$(HDL4FPGA__sdram_param) \
		$(HDL4FPGA__sdram_db) \
		$(HDL4FPGA__profiles) \
		$(HDL4FPGA__base) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_mpu.vhd

$(HDL4FPGA__sdram_param) \
$(HDL4FPGA__sdram_param__body) : ../sdram/sdram_param.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_param.vhd

$(HDL4FPGA__sdram_pgm) \
$(HDL4FPGA__sdram_pgm__registered) : ../sdram/sdram_pgm.vhd \
		$(HDL4FPGA__sdram_param) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_pgm.vhd

$(HDL4FPGA__sdram_ph) \
$(HDL4FPGA__sdram_ph__slr) : ../sdram/sdram_ph.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_ph.vhd

$(HDL4FPGA__sdram_rdfifo) \
$(HDL4FPGA__sdram_rdfifo__struct) : ../sdram/sdram_rdfifo.vhd \
		$(HDL4FPGA__iofifo) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_rdfifo.vhd

$(HDL4FPGA__sdram_sch) \
$(HDL4FPGA__sdram_sch__def) : ../sdram/sdram_sch.vhd \
		$(HDL4FPGA__sdram_ph) \
		$(IEEE__math_real) \
		$(HDL4FPGA__sdram_db) \
		$(HDL4FPGA__profiles) \
		$(HDL4FPGA__sdram_param) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_sch.vhd

$(HDL4FPGA__sdram_wrfifo) \
$(HDL4FPGA__sdram_wrfifo__struct) : ../sdram/sdram_wrfifo.vhd \
		$(HDL4FPGA__iofifo) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../sdram/sdram_wrfifo.vhd

$(HDL4FPGA__sdrbaphy) \
$(HDL4FPGA__sdrbaphy__ecp) : ../latticesemi/sdrbaphy.vhd \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP5U__components)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/sdrbaphy.vhd

$(HDL4FPGA__sdrdqphy) \
$(HDL4FPGA__sdrdqphy__ecp) : ../latticesemi/sdrdqphy.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP5U__components)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/sdrdqphy.vhd

$(HDL4FPGA__sdrphy) \
$(HDL4FPGA__sdrphy__ecp) : ../latticesemi/sdrphy.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__sdrdqphy) \
		$(HDL4FPGA__sdrbaphy) \
		$(IEEE__std_logic_arith) \
		$(ECP5U__components) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/sdrphy.vhd

$(HDL4FPGA__ser_debug) \
$(HDL4FPGA__ser_debug__def) : ../demos/ser_debug.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(HDL4FPGA__vga2dvid) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__ser_display) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../demos/ser_debug.vhd

$(HDL4FPGA__ser_display) \
$(HDL4FPGA__ser_display__def) : ../video/ser_display.vhd \
		$(HDL4FPGA__cga_adapter) \
		$(HDL4FPGA__serdes) \
		$(HDL4FPGA__video_sync) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../video/ser_display.vhd

$(HDL4FPGA__serdes) \
$(HDL4FPGA__serdes__def) : ../basic/serdes.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/serdes.vhd

$(HDL4FPGA__aff) \
$(HDL4FPGA__aff__xilinx) \
$(HDL4FPGA__sff) \
$(HDL4FPGA__sff__xilinx) : ../xilinx/ff.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/ff.vhd

$(HDL4FPGA__sio_cmp) \
$(HDL4FPGA__sio_cmp__def) : ../sio/sio_cmp.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_cmp.vhd

$(HDL4FPGA__sio_dayhdlc) \
$(HDL4FPGA__sio_dayhdlc__beh) : ../sio/sio_dayhdlc.vhd \
		$(HDL4FPGA__sio_hdlc) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_dayhdlc.vhd

$(HDL4FPGA__sio_dayudp) \
$(HDL4FPGA__sio_dayudp__beh) : ../sio/sio_dayudp.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__sio_udp) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_dayudp.vhd

$(HDL4FPGA__sio_dmahdsk) \
$(HDL4FPGA__sio_dmahdsk__def) : ../sio/sio_dmahdsk.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_dmahdsk.vhd

$(HDL4FPGA__sio_ff) \
$(HDL4FPGA__sio_ff__def) : ../sio/sio_ff.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_ff.vhd

$(HDL4FPGA__sio_flow) \
$(HDL4FPGA__sio_flow__struct) : ../sio/sio_flow.vhd \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__sio_rgtr) \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__sio_sin) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_flow.vhd

$(HDL4FPGA__sio_hdlc) \
$(HDL4FPGA__sio_hdlc__def) : ../sio/sio_hdlc.vhd \
		$(HDL4FPGA__sio_flow) \
		$(HDL4FPGA__hdlcdll_tx) \
		$(HDL4FPGA__txn_buffer) \
		$(HDL4FPGA__hdlcdll_rx) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_hdlc.vhd

$(HDL4FPGA__sio_mux) \
$(HDL4FPGA__sio_mux__def) : ../sio/sio_mux.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_mux.vhd

$(HDL4FPGA__sio_muxcmp) \
$(HDL4FPGA__sio_muxcmp__def) : ../sio/sio_muxcmp.vhd \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_muxcmp.vhd

$(HDL4FPGA__sio_ram) \
$(HDL4FPGA__sio_ram__def) : ../sio/sio_ram.vhd \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_ram.vhd

$(HDL4FPGA__sio_rgtr) \
$(HDL4FPGA__sio_rgtr__def) : ../sio/sio_rgtr.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_rgtr.vhd

$(HDL4FPGA__sio_sin) \
$(HDL4FPGA__sio_sin__beh) : ../sio/sio_sin.vhd \
		$(HDL4FPGA__serdes) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_sin.vhd

$(HDL4FPGA__sio_udp) \
$(HDL4FPGA__sio_udp__struct) : ../sio/sio_udp.vhd \
		$(HDL4FPGA__mii_buffer) \
		$(HDL4FPGA__sio_flow) \
		$(HDL4FPGA__mii_ipoe) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_udp.vhd

$(HDL4FPGA__so_data) \
$(HDL4FPGA__so_data__def) : ../sio/so_data.vhd \
		$(HDL4FPGA__desser) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/so_data.vhd

$(HDL4FPGA__sync_transfer) \
$(HDL4FPGA__sync_transfer__def) : ../basic/sync_transfer.vhd \
		$(HDL4FPGA__dpram) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/sync_transfer.vhd

$(HDL4FPGA__timer) \
$(HDL4FPGA__timer__def) : ../basic/timer.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/timer.vhd

$(HDL4FPGA__tmds_encoder) \
$(HDL4FPGA__tmds_encoder__behavioral) : ../video/tmds_encoder.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/tmds_encoder.vhd

$(HDL4FPGA__txn_buffer) \
$(HDL4FPGA__txn_buffer__def) : ../basic/txn_buffer.vhd \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../basic/txn_buffer.vhd

$(HDL4FPGA__uart_rx) \
$(HDL4FPGA__uart_rx__def) : ../uart/uart_rx.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../uart/uart_rx.vhd

$(HDL4FPGA__uart_tx) \
$(HDL4FPGA__uart_tx__def) : ../uart/uart_tx.vhd \
		$(HDL4FPGA__base) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../uart/uart_tx.vhd

$(HDL4FPGA__udp) \
$(HDL4FPGA__udp__def) : ../mii/udp.vhd \
		$(HDL4FPGA__dhcpcd) \
		$(HDL4FPGA__sio_muxcmp) \
		$(HDL4FPGA__udp_tx) \
		$(HDL4FPGA__sio_ff) \
		$(HDL4FPGA__adder) \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__sio_ram) \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__udp_rx) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/udp.vhd

$(HDL4FPGA__udp_rx) \
$(HDL4FPGA__udp_rx__def) : ../mii/udp_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/udp_rx.vhd

$(HDL4FPGA__udp_tx) \
$(HDL4FPGA__udp_tx__def) : ../mii/udp_tx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/udp_tx.vhd

$(HDL4FPGA__vga2dvid) \
$(HDL4FPGA__vga2dvid__behavioral) : ../video/vga2dvid.vhd \
		$(HDL4FPGA__tmds_encoder) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__base) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/vga2dvid.vhd

$(HDL4FPGA__box_edges) \
$(HDL4FPGA__box_edges__def) \
$(HDL4FPGA__draw_line) \
$(HDL4FPGA__draw_line__def) \
$(HDL4FPGA__draw_vline) \
$(HDL4FPGA__draw_vline__def) \
$(HDL4FPGA__video_sync) \
$(HDL4FPGA__video_sync__mix) \
$(HDL4FPGA__videobox) \
$(HDL4FPGA__videobox__def) \
$(HDL4FPGA__videobox_layout) \
$(HDL4FPGA__videobox_layout__def) : ../video/video.vhd \
		$(HDL4FPGA__rom) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/video.vhd

$(HDL4FPGA__videopkg) \
$(HDL4FPGA__videopkg__body) : ../video/videopkg.vhd \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/videopkg.vhd

$(HDL4FPGA__xc3s_dqsdelay) \
$(HDL4FPGA__xc3s_dqsdelay__xilinx) : ../xilinx/xc3s_dqsdelay.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__pgm_delay) \
		$(HDL4FPGA__profiles) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc3s_dqsdelay.vhd

$(HDL4FPGA__xc5v_idelay) \
$(HDL4FPGA__xc5v_idelay__def) : ../xilinx/xc5v_idelay.vhd \
		$(HDL4FPGA__adjser) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc5v_idelay.vhd

$(HDL4FPGA__xc7a_idelay) \
$(HDL4FPGA__xc7a_idelay__def) : ../xilinx/xc7a_idelay.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc7a_idelay.vhd

$(HDL4FPGA__xc_dqsdelay) \
$(HDL4FPGA__xc_dqsdelay__xilinx) : ../xilinx/xc_dqsdelay.vhd \
		$(HDL4FPGA__xc7a_idelay) \
		$(HDL4FPGA__xc5v_idelay) \
		$(HDL4FPGA__xc3s_dqsdelay) \
		$(HDL4FPGA__profiles) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_dqsdelay.vhd

$(HDL4FPGA__xc_idelay) \
$(HDL4FPGA__xc_idelay__def) : ../xilinx/xc_idelay.vhd \
		$(HDL4FPGA__xc7a_idelay) \
		$(HDL4FPGA__xc5v_idelay) \
		$(HDL4FPGA__profiles) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_idelay.vhd

$(HDL4FPGA__xc_sdrbaphy) \
$(HDL4FPGA__xc_sdrbaphy__xilinx) : ../xilinx/xc_sdrbaphy.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__ogbx) \
		$(HDL4FPGA__profiles) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_sdrbaphy.vhd

$(HDL4FPGA__xc_sdrdqphy) \
$(HDL4FPGA__xc_sdrdqphy__xilinx) : ../xilinx/xc_sdrdqphy.vhd \
		$(HDL4FPGA__ogbx) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__xc_idelay) \
		$(HDL4FPGA__adjsto) \
		$(HDL4FPGA__igbx) \
		$(HDL4FPGA__xc_dqsdelay) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__adjpha) \
		$(UNISIM__vcomponents) \
		$(HDL4FPGA__profiles) \
		$(HDL4FPGA__base) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_sdrdqphy.vhd

$(HDL4FPGA__xc_sdrphy) \
$(HDL4FPGA__xc_sdrphy__xilinx) : ../xilinx/xc_sdrphy.vhd \
		$(HDL4FPGA__xc_sdrdqphy) \
		$(HDL4FPGA__xc_sdrbaphy) \
		$(HDL4FPGA__ogbx) \
		$(HDL4FPGA__sdram_param) \
		$(HDL4FPGA__profiles) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(HDL4FPGA__base)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xc_sdrphy.vhd

