/* { SWREG, BITS, POSITION, WRITABLE } */
/* AXI_RD_CHN_NUM                 */ {/*swreg*/ 0, 7, 0, 0},
    /* AXI_WR_CHN_NUM                 */ {/*swreg*/ 0, 7, 7, 0},
    /* AXI_RD_BURST_LENGTH            */ {/*swreg*/ 0, 5, 14, 0},
    /* AXI_WR_BURST_LENGTH            */ {/*swreg*/ 0, 5, 22, 0},
    /* AXI_WMAF_ERRESP_M_R            */ {/*swreg*/ 0, 1, 28, 0},
    /* AXI_WMAF_ERRESP_M_B            */ {/*swreg*/ 0, 1, 29, 0},
    /* AXI_BUS_IDLE_S                 */ {/*swreg*/ 0, 1, 30, 0},
    /* AXI_BUS_IDLE_M                 */ {/*swreg*/ 0, 1, 31, 0},
    /* AXI_SW_AXI_R_LEN_CNT           */ {/*swreg*/ 1, 32, 0, 0},
    /* AXI_SW_AXI_R_DAT_CNT           */ {/*swreg*/ 2, 32, 0, 0},
    /* AXI_SW_AXI_R_REQ_CNT           */ {/*swreg*/ 3, 32, 0, 0},
    /* AXI_SW_AXI_RLAST_CNT           */ {/*swreg*/ 4, 32, 0, 0},
    /* AXI_SW_AXI_W_LEN_CNT           */ {/*swreg*/ 5, 32, 0, 0},
    /* AXI_SW_AXI_W_DAT_CNT           */ {/*swreg*/ 6, 32, 0, 0},
    /* AXI_SW_AXI_W_REG_CNT           */ {/*swreg*/ 7, 32, 0, 0},
    /* AXI_SW_AXI_WLAST_CNT           */ {/*swreg*/ 8, 32, 0, 0},
    /* AXI_SW_AXI_W_ACK_CNT           */ {/*swreg*/ 9, 32, 0, 0},
    /* AXI_SW_SOFT_RESET              */ {/*swreg*/ 10, 1, 0, 1},
    /* AXI_SW_FRONTEND_EN             */ {/*swreg*/ 10, 1, 1, 1},
    /* AXI_SW_SECURE_MODE             */ {/*swreg*/ 11, 1, 0, 1},
    /* AXI_SW_AXI_USER_MODE           */ {/*swreg*/ 11, 2, 1, 1},
    /* AXI_SW_AXI_ADDR_MODE           */ {/*swreg*/ 11, 2, 3, 1},
    /* AXI_SW_AXI_PROT_MODE           */ {/*swreg*/ 11, 1, 5, 1},
    /* AXI_SW_WORK_MODE               */ {/*swreg*/ 11, 1, 6, 1},
    /* AXI_SW_SINGLE_ID_EN            */ {/*swreg*/ 11, 1, 7, 1},
    /* AXI_SW_RESET_REG_EN            */ {/*swreg*/ 11, 1, 8, 1},
    /* AXI_SW_AXI_RD_ID               */ {/*swreg*/ 12, 8, 0, 1},
    /* AXI_SW_AXI_WR_ID               */ {/*swreg*/ 12, 8, 16, 1},
    /* AXI_SW_AXI_REM_RUSER           */ {/*swreg*/ 13, 8, 0, 1},
    /* AXI_SW_AXI_REM_RNS             */ {/*swreg*/ 13, 1, 8, 1},
    /* AXI_SW_AXI_REM_RQOS            */ {/*swreg*/ 13, 4, 9, 1},
    /* AXI_SW_AXI_REM_WUSER           */ {/*swreg*/ 14, 8, 0, 1},
    /* AXI_SW_AXI_REM_WNS             */ {/*swreg*/ 14, 1, 8, 1},
    /* AXI_SW_AXI_REM_WQOS            */ {/*swreg*/ 14, 4, 9, 1},
