|testbench


|testbench|Counter_8bits:Counter_8bits_inst
clk => im_reg[0].CLK
clk => im_reg[1].CLK
clk => im_reg[2].CLK
clk => im_reg[3].CLK
clk => im_reg[4].CLK
clk => im_reg[5].CLK
clk => im_reg[6].CLK
clk => im_reg[7].CLK
clk => re_reg[0].CLK
clk => re_reg[1].CLK
clk => re_reg[2].CLK
clk => re_reg[3].CLK
clk => re_reg[4].CLK
clk => re_reg[5].CLK
clk => re_reg[6].CLK
clk => re_reg[7].CLK
reset => re_reg.OUTPUTSELECT
reset => re_reg.OUTPUTSELECT
reset => re_reg.OUTPUTSELECT
reset => re_reg.OUTPUTSELECT
reset => re_reg.OUTPUTSELECT
reset => re_reg.OUTPUTSELECT
reset => re_reg.OUTPUTSELECT
reset => re_reg.OUTPUTSELECT
reset => im_reg.OUTPUTSELECT
reset => im_reg.OUTPUTSELECT
reset => im_reg.OUTPUTSELECT
reset => im_reg.OUTPUTSELECT
reset => im_reg.OUTPUTSELECT
reset => im_reg.OUTPUTSELECT
reset => im_reg.OUTPUTSELECT
reset => im_reg.OUTPUTSELECT
out_re[0] <= re_reg[0].DB_MAX_OUTPUT_PORT_TYPE
out_re[1] <= re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
out_re[2] <= re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
out_re[3] <= re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
out_re[4] <= re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
out_re[5] <= re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
out_re[6] <= re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
out_re[7] <= re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
out_im[0] <= im_reg[0].DB_MAX_OUTPUT_PORT_TYPE
out_im[1] <= im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
out_im[2] <= im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
out_im[3] <= im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
out_im[4] <= im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
out_im[5] <= im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
out_im[6] <= im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
out_im[7] <= im_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|PLL_Block:PLL_Block_inst
clk => clk.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
PLL_clk <= PLL2:PLL2_inst6.outclk_0


|testbench|PLL_Block:PLL_Block_inst|PLL:PLL_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL_0002:pll_inst.outclk_0


|testbench|PLL_Block:PLL_Block_inst|PLL:PLL_inst|PLL_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|testbench|PLL_Block:PLL_Block_inst|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL2_0002:pll2_inst.outclk_0


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst|PLL2_0002:pll2_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst2
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL2_0002:pll2_inst.outclk_0


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst2|PLL2_0002:pll2_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst2|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst3
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL2_0002:pll2_inst.outclk_0


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst3|PLL2_0002:pll2_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst3|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst4
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL2_0002:pll2_inst.outclk_0


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst4|PLL2_0002:pll2_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst4|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst5
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL2_0002:pll2_inst.outclk_0


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst5|PLL2_0002:pll2_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst5|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst6
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL2_0002:pll2_inst.outclk_0


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst6|PLL2_0002:pll2_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst6|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|testbench|Complex_Conj:Complex_Conj_inst
re_in[0] => re_conj[0].DATAIN
re_in[1] => re_conj[1].DATAIN
re_in[2] => re_conj[2].DATAIN
re_in[3] => re_conj[3].DATAIN
re_in[4] => re_conj[4].DATAIN
re_in[5] => re_conj[5].DATAIN
re_in[6] => re_conj[6].DATAIN
re_in[7] => re_conj[7].DATAIN
im_in[0] => im_conj[0].DATAIN
im_in[1] => im_conj[1].DATAIN
im_in[2] => im_conj[2].DATAIN
im_in[3] => im_conj[3].DATAIN
im_in[4] => im_conj[4].DATAIN
im_in[5] => im_conj[5].DATAIN
im_in[6] => im_conj[6].DATAIN
im_in[7] => im_conj[7].DATAIN
re_conj[0] <= re_in[0].DB_MAX_OUTPUT_PORT_TYPE
re_conj[1] <= re_in[1].DB_MAX_OUTPUT_PORT_TYPE
re_conj[2] <= re_in[2].DB_MAX_OUTPUT_PORT_TYPE
re_conj[3] <= re_in[3].DB_MAX_OUTPUT_PORT_TYPE
re_conj[4] <= re_in[4].DB_MAX_OUTPUT_PORT_TYPE
re_conj[5] <= re_in[5].DB_MAX_OUTPUT_PORT_TYPE
re_conj[6] <= re_in[6].DB_MAX_OUTPUT_PORT_TYPE
re_conj[7] <= re_in[7].DB_MAX_OUTPUT_PORT_TYPE
im_conj[0] <= im_in[0].DB_MAX_OUTPUT_PORT_TYPE
im_conj[1] <= im_in[1].DB_MAX_OUTPUT_PORT_TYPE
im_conj[2] <= im_in[2].DB_MAX_OUTPUT_PORT_TYPE
im_conj[3] <= im_in[3].DB_MAX_OUTPUT_PORT_TYPE
im_conj[4] <= im_in[4].DB_MAX_OUTPUT_PORT_TYPE
im_conj[5] <= im_in[5].DB_MAX_OUTPUT_PORT_TYPE
im_conj[6] <= im_in[6].DB_MAX_OUTPUT_PORT_TYPE
im_conj[7] <= im_in[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst
ShiftReg1_load_en => ShiftReg1_load_en.IN64
reset_n => reset_n.IN129
clk => clk.IN64
PLL_clk => PLL_clk.IN65
Data[0] => Data[0].IN1
Data[1] => Data[1].IN1
Data[2] => Data[2].IN1
Data[3] => Data[3].IN1
Data[4] => Data[4].IN1
Data[5] => Data[5].IN1
Data[6] => Data[6].IN1
Data[7] => Data[7].IN1
Data_Conj[0] => Data_Conj[0].IN1
Data_Conj[1] => Data_Conj[1].IN1
Data_Conj[2] => Data_Conj[2].IN1
Data_Conj[3] => Data_Conj[3].IN1
Data_Conj[4] => Data_Conj[4].IN1
Data_Conj[5] => Data_Conj[5].IN1
Data_Conj[6] => Data_Conj[6].IN1
Data_Conj[7] => Data_Conj[7].IN1
load_sel[0] <= SYNTHESIZED_WIRE_258[0].DB_MAX_OUTPUT_PORT_TYPE
load_sel[1] <= SYNTHESIZED_WIRE_258[1].DB_MAX_OUTPUT_PORT_TYPE
Serial_Out[0] <= RegLoadSel:b2v_inst66.Q
Serial_Out[1] <= RegLoadSel:b2v_inst66.Q
Serial_Out[2] <= RegLoadSel:b2v_inst66.Q
Serial_Out[3] <= RegLoadSel:b2v_inst66.Q
Serial_Out[4] <= RegLoadSel:b2v_inst66.Q
Serial_Out[5] <= RegLoadSel:b2v_inst66.Q
Serial_Out[6] <= RegLoadSel:b2v_inst66.Q
Serial_Out[7] <= RegLoadSel:b2v_inst66.Q


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst1
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst10
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst100
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst101
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst102
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst103
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst104
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst105
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst106
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst107
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst108
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst109
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst11
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst110
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst111
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst112
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst113
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst114
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst115
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst116
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst117
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst118
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst119
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst12
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst120
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst121
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst122
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst123
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst124
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst125
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst126
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst127
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst128
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst129
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst13
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst14
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst15
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst16
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst17
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst18
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst19
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst2
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst20
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst21
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst22
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst23
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst24
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst25
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst26
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst27
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst28
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst29
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst3
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst30
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst31
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst32
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst33
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst34
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst35
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst36
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst37
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst38
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst39
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst4
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst40
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst41
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst42
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst43
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst44
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst45
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst46
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst47
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst48
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst49
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst5
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst50
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst51
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst52
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst53
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst54
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst55
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst56
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst57
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst58
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst59
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst6
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst60
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst61
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst62
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst63
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|load_sel_controller:b2v_inst64
clk => load_sel_reg[0].CLK
clk => load_sel_reg[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => load_sel_reg.OUTPUTSELECT
reset => load_sel_reg.OUTPUTSELECT
load_sel[0] <= load_sel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
load_sel[1] <= load_sel_reg[1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst66
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst67
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst68
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst69
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst7
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst70
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst71
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst72
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst73
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst74
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst75
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst76
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst77
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst78
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst79
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst8
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst80
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst81
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst82
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst83
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst84
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst85
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst86
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst87
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst88
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst89
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|Reg8bits:b2v_inst9
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst90
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst91
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst92
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst93
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst94
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst95
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst96
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst97
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst98
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|RegLoadSel:b2v_inst99
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst|lpm_constant_0:b2v_Zero_Constant1
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|testbench|Sorter:Sorter_inst2
ShiftReg1_load_en => ShiftReg1_load_en.IN64
reset_n => reset_n.IN129
clk => clk.IN64
PLL_clk => PLL_clk.IN65
Data[0] => Data[0].IN1
Data[1] => Data[1].IN1
Data[2] => Data[2].IN1
Data[3] => Data[3].IN1
Data[4] => Data[4].IN1
Data[5] => Data[5].IN1
Data[6] => Data[6].IN1
Data[7] => Data[7].IN1
Data_Conj[0] => Data_Conj[0].IN1
Data_Conj[1] => Data_Conj[1].IN1
Data_Conj[2] => Data_Conj[2].IN1
Data_Conj[3] => Data_Conj[3].IN1
Data_Conj[4] => Data_Conj[4].IN1
Data_Conj[5] => Data_Conj[5].IN1
Data_Conj[6] => Data_Conj[6].IN1
Data_Conj[7] => Data_Conj[7].IN1
load_sel[0] <= SYNTHESIZED_WIRE_258[0].DB_MAX_OUTPUT_PORT_TYPE
load_sel[1] <= SYNTHESIZED_WIRE_258[1].DB_MAX_OUTPUT_PORT_TYPE
Serial_Out[0] <= RegLoadSel:b2v_inst66.Q
Serial_Out[1] <= RegLoadSel:b2v_inst66.Q
Serial_Out[2] <= RegLoadSel:b2v_inst66.Q
Serial_Out[3] <= RegLoadSel:b2v_inst66.Q
Serial_Out[4] <= RegLoadSel:b2v_inst66.Q
Serial_Out[5] <= RegLoadSel:b2v_inst66.Q
Serial_Out[6] <= RegLoadSel:b2v_inst66.Q
Serial_Out[7] <= RegLoadSel:b2v_inst66.Q


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst1
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst10
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst100
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst101
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst102
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst103
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst104
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst105
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst106
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst107
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst108
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst109
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst11
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst110
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst111
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst112
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst113
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst114
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst115
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst116
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst117
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst118
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst119
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst12
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst120
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst121
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst122
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst123
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst124
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst125
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst126
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst127
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst128
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst129
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst13
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst14
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst15
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst16
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst17
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst18
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst19
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst2
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst20
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst21
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst22
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst23
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst24
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst25
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst26
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst27
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst28
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst29
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst3
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst30
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst31
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst32
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst33
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst34
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst35
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst36
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst37
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst38
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst39
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst4
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst40
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst41
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst42
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst43
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst44
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst45
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst46
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst47
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst48
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst49
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst5
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst50
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst51
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst52
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst53
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst54
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst55
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst56
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst57
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst58
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst59
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst6
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst60
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst61
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst62
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst63
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|load_sel_controller:b2v_inst64
clk => load_sel_reg[0].CLK
clk => load_sel_reg[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => load_sel_reg.OUTPUTSELECT
reset => load_sel_reg.OUTPUTSELECT
load_sel[0] <= load_sel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
load_sel[1] <= load_sel_reg[1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst66
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst67
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst68
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst69
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst7
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst70
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst71
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst72
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst73
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst74
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst75
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst76
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst77
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst78
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst79
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst8
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst80
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst81
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst82
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst83
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst84
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst85
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst86
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst87
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst88
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst89
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|Reg8bits:b2v_inst9
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
reset_n => Register.OUTPUTSELECT
Data[0] => Register.DATAB
Data[1] => Register.DATAB
Data[2] => Register.DATAB
Data[3] => Register.DATAB
Data[4] => Register.DATAB
Data[5] => Register.DATAB
Data[6] => Register.DATAB
Data[7] => Register.DATAB
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
load_en => Register.OUTPUTSELECT
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst90
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst91
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst92
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst93
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst94
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst95
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst96
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst97
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst98
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|RegLoadSel:b2v_inst99
clk => Register[0].CLK
clk => Register[0]~en.CLK
clk => Register[1].CLK
clk => Register[1]~en.CLK
clk => Register[2].CLK
clk => Register[2]~en.CLK
clk => Register[3].CLK
clk => Register[3]~en.CLK
clk => Register[4].CLK
clk => Register[4]~en.CLK
clk => Register[5].CLK
clk => Register[5]~en.CLK
clk => Register[6].CLK
clk => Register[6]~en.CLK
clk => Register[7].CLK
clk => Register[7]~en.CLK
reset_n => Register[0].IN1
reset_n => Register[0].OUTPUTSELECT
reset_n => Register[0].IN1
reset_n => Register[1].OUTPUTSELECT
reset_n => Register[2].OUTPUTSELECT
reset_n => Register[3].OUTPUTSELECT
reset_n => Register[4].OUTPUTSELECT
reset_n => Register[5].OUTPUTSELECT
reset_n => Register[6].OUTPUTSELECT
reset_n => Register[7].OUTPUTSELECT
Data[0] => Register[0].DATAA
Data[1] => Register[1].DATAA
Data[2] => Register[2].DATAA
Data[3] => Register[3].DATAA
Data[4] => Register[4].DATAA
Data[5] => Register[5].DATAA
Data[6] => Register[6].DATAA
Data[7] => Register[7].DATAA
Shift_Data[0] => Register[0].DATAB
Shift_Data[1] => Register[1].DATAB
Shift_Data[2] => Register[2].DATAB
Shift_Data[3] => Register[3].DATAB
Shift_Data[4] => Register[4].DATAB
Shift_Data[5] => Register[5].DATAB
Shift_Data[6] => Register[6].DATAB
Shift_Data[7] => Register[7].DATAB
load_sel[0] => Equal0.IN0
load_sel[0] => Equal1.IN1
load_sel[0] => Equal2.IN1
load_sel[1] => Equal0.IN1
load_sel[1] => Equal1.IN0
load_sel[1] => Equal2.IN0
Q[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|Sorter:Sorter_inst2|lpm_constant_0:b2v_Zero_Constant1
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|testbench|FFT_Module:FFT_Module_inst
clk => clk.IN2
in_signal_re[0] => in_signal_re[0].IN1
in_signal_re[1] => in_signal_re[1].IN1
in_signal_re[2] => in_signal_re[2].IN1
in_signal_re[3] => in_signal_re[3].IN1
in_signal_re[4] => in_signal_re[4].IN1
in_signal_re[5] => in_signal_re[5].IN1
in_signal_re[6] => in_signal_re[6].IN1
in_signal_re[7] => in_signal_re[7].IN1
in_signal_im[0] => in_signal_im[0].IN1
in_signal_im[1] => in_signal_im[1].IN1
in_signal_im[2] => in_signal_im[2].IN1
in_signal_im[3] => in_signal_im[3].IN1
in_signal_im[4] => in_signal_im[4].IN1
in_signal_im[5] => in_signal_im[5].IN1
in_signal_im[6] => in_signal_im[6].IN1
in_signal_im[7] => in_signal_im[7].IN1
real_power[0] <= FFT:u0.source_real
real_power[1] <= FFT:u0.source_real
real_power[2] <= FFT:u0.source_real
real_power[3] <= FFT:u0.source_real
real_power[4] <= FFT:u0.source_real
real_power[5] <= FFT:u0.source_real
real_power[6] <= FFT:u0.source_real
real_power[7] <= FFT:u0.source_real
imag_power[0] <= FFT:u0.source_imag
imag_power[1] <= FFT:u0.source_imag
imag_power[2] <= FFT:u0.source_imag
imag_power[3] <= FFT:u0.source_imag
imag_power[4] <= FFT:u0.source_imag
imag_power[5] <= FFT:u0.source_imag
imag_power[6] <= FFT:u0.source_imag
imag_power[7] <= FFT:u0.source_imag
exp_power[0] <= FFT:u0.source_exp
exp_power[1] <= FFT:u0.source_exp
exp_power[2] <= FFT:u0.source_exp
exp_power[3] <= FFT:u0.source_exp
exp_power[4] <= FFT:u0.source_exp
exp_power[5] <= FFT:u0.source_exp
fft_source_sop <= FFT:u0.source_sop
fft_source_eop <= FFT:u0.source_eop
sink_sop <= sink_sop.DB_MAX_OUTPUT_PORT_TYPE
sink_eop <= sink_eop.DB_MAX_OUTPUT_PORT_TYPE
sink_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= FFT:u0.source_valid
source_ready => source_ready.IN1
source_error[0] <= FFT:u0.source_error
source_error[1] <= FFT:u0.source_error
reset_n => reset_n.IN1


|testbench|FFT_Module:FFT_Module_inst|FFT_Controller:FFT_Controller_inst
clk => sink_valid~reg0.CLK
clk => sink_sop~reg0.CLK
clk => sink_eop~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
insignal_re[0] => outreal[0].DATAIN
insignal_re[1] => outreal[1].DATAIN
insignal_re[2] => outreal[2].DATAIN
insignal_re[3] => outreal[3].DATAIN
insignal_re[4] => outreal[4].DATAIN
insignal_re[5] => outreal[5].DATAIN
insignal_re[6] => outreal[6].DATAIN
insignal_re[7] => outreal[7].DATAIN
insignal_im[0] => outimag[0].DATAIN
insignal_im[1] => outimag[1].DATAIN
insignal_im[2] => outimag[2].DATAIN
insignal_im[3] => outimag[3].DATAIN
insignal_im[4] => outimag[4].DATAIN
insignal_im[5] => outimag[5].DATAIN
insignal_im[6] => outimag[6].DATAIN
insignal_im[7] => outimag[7].DATAIN
inverse <= <VCC>
sink_valid <= sink_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_sop <= sink_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_eop <= sink_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
outreal[0] <= insignal_re[0].DB_MAX_OUTPUT_PORT_TYPE
outreal[1] <= insignal_re[1].DB_MAX_OUTPUT_PORT_TYPE
outreal[2] <= insignal_re[2].DB_MAX_OUTPUT_PORT_TYPE
outreal[3] <= insignal_re[3].DB_MAX_OUTPUT_PORT_TYPE
outreal[4] <= insignal_re[4].DB_MAX_OUTPUT_PORT_TYPE
outreal[5] <= insignal_re[5].DB_MAX_OUTPUT_PORT_TYPE
outreal[6] <= insignal_re[6].DB_MAX_OUTPUT_PORT_TYPE
outreal[7] <= insignal_re[7].DB_MAX_OUTPUT_PORT_TYPE
outimag[0] <= insignal_im[0].DB_MAX_OUTPUT_PORT_TYPE
outimag[1] <= insignal_im[1].DB_MAX_OUTPUT_PORT_TYPE
outimag[2] <= insignal_im[2].DB_MAX_OUTPUT_PORT_TYPE
outimag[3] <= insignal_im[3].DB_MAX_OUTPUT_PORT_TYPE
outimag[4] <= insignal_im[4].DB_MAX_OUTPUT_PORT_TYPE
outimag[5] <= insignal_im[5].DB_MAX_OUTPUT_PORT_TYPE
outimag[6] <= insignal_im[6].DB_MAX_OUTPUT_PORT_TYPE
outimag[7] <= insignal_im[7].DB_MAX_OUTPUT_PORT_TYPE
sink_error[0] <= <GND>
sink_error[1] <= <GND>
sink_ready <= <VCC>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0
clk => clk.IN1
reset_n => reset_n.IN1
sink_valid => sink_valid.IN1
sink_ready <= FFT_fft_ii_0:fft_ii_0.sink_ready
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
inverse[0] => inverse[0].IN1
source_valid <= FFT_fft_ii_0:fft_ii_0.source_valid
source_ready => source_ready.IN1
source_error[0] <= FFT_fft_ii_0:fft_ii_0.source_error
source_error[1] <= FFT_fft_ii_0:fft_ii_0.source_error
source_sop <= FFT_fft_ii_0:fft_ii_0.source_sop
source_eop <= FFT_fft_ii_0:fft_ii_0.source_eop
source_real[0] <= FFT_fft_ii_0:fft_ii_0.source_real
source_real[1] <= FFT_fft_ii_0:fft_ii_0.source_real
source_real[2] <= FFT_fft_ii_0:fft_ii_0.source_real
source_real[3] <= FFT_fft_ii_0:fft_ii_0.source_real
source_real[4] <= FFT_fft_ii_0:fft_ii_0.source_real
source_real[5] <= FFT_fft_ii_0:fft_ii_0.source_real
source_real[6] <= FFT_fft_ii_0:fft_ii_0.source_real
source_real[7] <= FFT_fft_ii_0:fft_ii_0.source_real
source_imag[0] <= FFT_fft_ii_0:fft_ii_0.source_imag
source_imag[1] <= FFT_fft_ii_0:fft_ii_0.source_imag
source_imag[2] <= FFT_fft_ii_0:fft_ii_0.source_imag
source_imag[3] <= FFT_fft_ii_0:fft_ii_0.source_imag
source_imag[4] <= FFT_fft_ii_0:fft_ii_0.source_imag
source_imag[5] <= FFT_fft_ii_0:fft_ii_0.source_imag
source_imag[6] <= FFT_fft_ii_0:fft_ii_0.source_imag
source_imag[7] <= FFT_fft_ii_0:fft_ii_0.source_imag
source_exp[0] <= FFT_fft_ii_0:fft_ii_0.source_exp
source_exp[1] <= FFT_fft_ii_0:fft_ii_0.source_exp
source_exp[2] <= FFT_fft_ii_0:fft_ii_0.source_exp
source_exp[3] <= FFT_fft_ii_0:fft_ii_0.source_exp
source_exp[4] <= FFT_fft_ii_0:fft_ii_0.source_exp
source_exp[5] <= FFT_fft_ii_0:fft_ii_0.source_exp


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0
clk => clk.IN1
reset_n => reset_n.IN1
inverse[0] => inverse[0].IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
source_exp[0] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[1] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[2] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[3] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[4] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[5] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
sink_ready <= asj_fft_sglstream:asj_fft_sglstream_inst.sink_ready
source_error[0] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_error
source_error[1] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_error
source_sop <= asj_fft_sglstream:asj_fft_sglstream_inst.source_sop
source_eop <= asj_fft_sglstream:asj_fft_sglstream_inst.source_eop
source_valid <= asj_fft_sglstream:asj_fft_sglstream_inst.source_valid
source_real[0] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[1] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[2] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[3] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[4] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[5] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[6] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[7] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_imag[0] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[1] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[2] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[3] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[4] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[5] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[6] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[7] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst
clk => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn_stream.CLK
clk => fft_dirn_held_o2.CLK
clk => fft_dirn_held_o.CLK
clk => fft_dirn_held.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => dav_int.CLK
clk => load_block.CLK
clk => sample_count[0].CLK
clk => sample_count[1].CLK
clk => sample_count[2].CLK
clk => sample_count[3].CLK
clk => sample_count[4].CLK
clk => sample_count[5].CLK
clk => lpp_count[0].CLK
clk => lpp_count[1].CLK
clk => lpp_count[2].CLK
clk => lpp_count[3].CLK
clk => lpp_count[4].CLK
clk => lpp_count[5].CLK
clk => lpp_count[6].CLK
clk => val_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => blk_exp_accum[0].CLK
clk => blk_exp_accum[1].CLK
clk => blk_exp_accum[2].CLK
clk => blk_exp_accum[3].CLK
clk => blk_exp_accum[4].CLK
clk => blk_exp_accum[5].CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => lpp_sel.CLK
clk => lpp_count_offset[0].CLK
clk => lpp_count_offset[1].CLK
clk => lpp_count_offset[2].CLK
clk => lpp_count_offset[3].CLK
clk => lpp_count_offset[4].CLK
clk => lpp_count_offset[5].CLK
clk => lpp_ram_data_out[3][0].CLK
clk => lpp_ram_data_out[3][1].CLK
clk => lpp_ram_data_out[3][2].CLK
clk => lpp_ram_data_out[3][3].CLK
clk => lpp_ram_data_out[3][4].CLK
clk => lpp_ram_data_out[3][5].CLK
clk => lpp_ram_data_out[3][6].CLK
clk => lpp_ram_data_out[3][7].CLK
clk => lpp_ram_data_out[3][8].CLK
clk => lpp_ram_data_out[3][9].CLK
clk => lpp_ram_data_out[3][10].CLK
clk => lpp_ram_data_out[3][11].CLK
clk => lpp_ram_data_out[3][12].CLK
clk => lpp_ram_data_out[3][13].CLK
clk => lpp_ram_data_out[3][14].CLK
clk => lpp_ram_data_out[3][15].CLK
clk => lpp_ram_data_out[2][0].CLK
clk => lpp_ram_data_out[2][1].CLK
clk => lpp_ram_data_out[2][2].CLK
clk => lpp_ram_data_out[2][3].CLK
clk => lpp_ram_data_out[2][4].CLK
clk => lpp_ram_data_out[2][5].CLK
clk => lpp_ram_data_out[2][6].CLK
clk => lpp_ram_data_out[2][7].CLK
clk => lpp_ram_data_out[2][8].CLK
clk => lpp_ram_data_out[2][9].CLK
clk => lpp_ram_data_out[2][10].CLK
clk => lpp_ram_data_out[2][11].CLK
clk => lpp_ram_data_out[2][12].CLK
clk => lpp_ram_data_out[2][13].CLK
clk => lpp_ram_data_out[2][14].CLK
clk => lpp_ram_data_out[2][15].CLK
clk => lpp_ram_data_out[1][0].CLK
clk => lpp_ram_data_out[1][1].CLK
clk => lpp_ram_data_out[1][2].CLK
clk => lpp_ram_data_out[1][3].CLK
clk => lpp_ram_data_out[1][4].CLK
clk => lpp_ram_data_out[1][5].CLK
clk => lpp_ram_data_out[1][6].CLK
clk => lpp_ram_data_out[1][7].CLK
clk => lpp_ram_data_out[1][8].CLK
clk => lpp_ram_data_out[1][9].CLK
clk => lpp_ram_data_out[1][10].CLK
clk => lpp_ram_data_out[1][11].CLK
clk => lpp_ram_data_out[1][12].CLK
clk => lpp_ram_data_out[1][13].CLK
clk => lpp_ram_data_out[1][14].CLK
clk => lpp_ram_data_out[1][15].CLK
clk => lpp_ram_data_out[0][0].CLK
clk => lpp_ram_data_out[0][1].CLK
clk => lpp_ram_data_out[0][2].CLK
clk => lpp_ram_data_out[0][3].CLK
clk => lpp_ram_data_out[0][4].CLK
clk => lpp_ram_data_out[0][5].CLK
clk => lpp_ram_data_out[0][6].CLK
clk => lpp_ram_data_out[0][7].CLK
clk => lpp_ram_data_out[0][8].CLK
clk => lpp_ram_data_out[0][9].CLK
clk => lpp_ram_data_out[0][10].CLK
clk => lpp_ram_data_out[0][11].CLK
clk => lpp_ram_data_out[0][12].CLK
clk => lpp_ram_data_out[0][13].CLK
clk => lpp_ram_data_out[0][14].CLK
clk => lpp_ram_data_out[0][15].CLK
clk => rdaddress_c_bus[0].CLK
clk => rdaddress_c_bus[1].CLK
clk => rdaddress_c_bus[2].CLK
clk => rdaddress_c_bus[3].CLK
clk => rdaddress_c_bus[4].CLK
clk => rdaddress_c_bus[5].CLK
clk => rdaddress_c_bus[6].CLK
clk => rdaddress_c_bus[7].CLK
clk => rdaddress_c_bus[8].CLK
clk => rdaddress_c_bus[9].CLK
clk => rdaddress_c_bus[10].CLK
clk => rdaddress_c_bus[11].CLK
clk => rdaddress_c_bus[12].CLK
clk => rdaddress_c_bus[13].CLK
clk => rdaddress_c_bus[14].CLK
clk => rdaddress_c_bus[15].CLK
clk => en_slb.CLK
clk => twiddle_data[2][1][0].CLK
clk => twiddle_data[2][1][1].CLK
clk => twiddle_data[2][1][2].CLK
clk => twiddle_data[2][1][3].CLK
clk => twiddle_data[2][1][4].CLK
clk => twiddle_data[2][1][5].CLK
clk => twiddle_data[2][1][6].CLK
clk => twiddle_data[2][1][7].CLK
clk => twiddle_data[2][0][0].CLK
clk => twiddle_data[2][0][1].CLK
clk => twiddle_data[2][0][2].CLK
clk => twiddle_data[2][0][3].CLK
clk => twiddle_data[2][0][4].CLK
clk => twiddle_data[2][0][5].CLK
clk => twiddle_data[2][0][6].CLK
clk => twiddle_data[2][0][7].CLK
clk => twiddle_data[1][1][0].CLK
clk => twiddle_data[1][1][1].CLK
clk => twiddle_data[1][1][2].CLK
clk => twiddle_data[1][1][3].CLK
clk => twiddle_data[1][1][4].CLK
clk => twiddle_data[1][1][5].CLK
clk => twiddle_data[1][1][6].CLK
clk => twiddle_data[1][1][7].CLK
clk => twiddle_data[1][0][0].CLK
clk => twiddle_data[1][0][1].CLK
clk => twiddle_data[1][0][2].CLK
clk => twiddle_data[1][0][3].CLK
clk => twiddle_data[1][0][4].CLK
clk => twiddle_data[1][0][5].CLK
clk => twiddle_data[1][0][6].CLK
clk => twiddle_data[1][0][7].CLK
clk => twiddle_data[0][1][0].CLK
clk => twiddle_data[0][1][1].CLK
clk => twiddle_data[0][1][2].CLK
clk => twiddle_data[0][1][3].CLK
clk => twiddle_data[0][1][4].CLK
clk => twiddle_data[0][1][5].CLK
clk => twiddle_data[0][1][6].CLK
clk => twiddle_data[0][1][7].CLK
clk => twiddle_data[0][0][0].CLK
clk => twiddle_data[0][0][1].CLK
clk => twiddle_data[0][0][2].CLK
clk => twiddle_data[0][0][3].CLK
clk => twiddle_data[0][0][4].CLK
clk => twiddle_data[0][0][5].CLK
clk => twiddle_data[0][0][6].CLK
clk => twiddle_data[0][0][7].CLK
clk => sw_r_tdl[4][0].CLK
clk => sw_r_tdl[4][1].CLK
clk => sw_r_tdl[3][0].CLK
clk => sw_r_tdl[3][1].CLK
clk => sw_r_tdl[2][0].CLK
clk => sw_r_tdl[2][1].CLK
clk => sw_r_tdl[1][0].CLK
clk => sw_r_tdl[1][1].CLK
clk => sw_r_tdl[0][0].CLK
clk => sw_r_tdl[0][1].CLK
clk => wren_b[0].CLK
clk => wren_b[1].CLK
clk => wren_b[2].CLK
clk => wren_b[3].CLK
clk => wren_a[0].CLK
clk => wren_a[1].CLK
clk => wren_a[2].CLK
clk => wren_a[3].CLK
clk => wd_vec[0].CLK
clk => wd_vec[1].CLK
clk => wd_vec[2].CLK
clk => wd_vec[3].CLK
clk => wc_vec[0].CLK
clk => wc_vec[1].CLK
clk => wc_vec[2].CLK
clk => wc_vec[3].CLK
clk => p_cd_en[0].CLK
clk => p_cd_en[1].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[10].CLK
clk => ram_a_not_b_vec[0].CLK
clk => ram_a_not_b_vec[1].CLK
clk => ram_a_not_b_vec[2].CLK
clk => ram_a_not_b_vec[3].CLK
clk => ram_a_not_b_vec[4].CLK
clk => ram_a_not_b_vec[5].CLK
clk => ram_a_not_b_vec[6].CLK
clk => ram_a_not_b_vec[7].CLK
clk => ram_a_not_b_vec[8].CLK
clk => ram_a_not_b_vec[9].CLK
clk => ram_a_not_b_vec[10].CLK
clk => ram_a_not_b_vec[11].CLK
clk => ram_a_not_b_vec[12].CLK
clk => ram_a_not_b_vec[13].CLK
clk => ram_a_not_b_vec[14].CLK
clk => ram_a_not_b_vec[15].CLK
clk => ram_a_not_b_vec[16].CLK
clk => ram_a_not_b_vec[17].CLK
clk => ram_a_not_b_vec[18].CLK
clk => ram_a_not_b_vec[19].CLK
clk => ram_a_not_b_vec[20].CLK
clk => ram_a_not_b_vec[21].CLK
clk => ram_a_not_b_vec[22].CLK
clk => ram_a_not_b_vec[23].CLK
clk => ram_a_not_b_vec[24].CLK
clk => ram_a_not_b_vec[25].CLK
clk => ram_a_not_b_vec[26].CLK
clk => inv_i.CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => sink_in_work.CLK
clk => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter:gen_le256_mk:ctrl.clk
clk => asj_fft_tdl_bit_rst:delay_ctrl_np.clk
clk => asj_fft_tdl_bit_rst:delay_npd.clk
clk => asj_fft_tdl_bit_rst:delay_bdd.clk
clk => asj_fft_wrengen:sel_we.clk
clk => asj_fft_in_write_sgl:writer.clk
clk => asj_fft_cnt_ctrl:ccc.clk
clk => asj_fft_4dp_ram:dat_A.clk
clk => asj_fft_4dp_ram:dat_B.clk
clk => asj_fft_4dp_ram:gen_M4K_Output:dat_C.clk
clk => asj_fft_4dp_ram:gen_M4K_Output:dat_D.clk
clk => asj_fft_dataadgen:rd_adgen.clk
clk => asj_fft_cxb_addr:ram_cxb_rd.clk
clk => asj_fft_wrswgen:gen_wrsw_1:get_wr_swtiches.clk
clk => asj_fft_cxb_addr:gen_wrsw_1:ram_cxb_wr.clk
clk => asj_fft_cxb_data:ram_cxb_wr_data.clk
clk => asj_fft_cxb_data_r:ram_cxb_bfp_data.clk
clk => asj_fft_dft_bfp:gen_dft_1:bfpdft.clk
clk => asj_fft_tdl_bit_rst:gen_dft_1:delay_blk_done.clk
clk => asj_fft_bfp_ctrl:gen_dft_1:bfpc.clk
clk => asj_fft_tdl_bit_rst:gen_dft_1:delay_blk_done2.clk
clk => asj_fft_twadgen:twid_factors.clk
clk => asj_fft_3dp_rom:twrom.clk
clk => asj_fft_cxb_addr:gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp.clk
clk => asj_fft_lpprdadgen:gen_radix_4_last_pass:gen_lpp_addr.clk
clk => asj_fft_cxb_data_r:gen_radix_4_last_pass:ram_cxb_lpp_data.clk
clk => asj_fft_lpp_serial:gen_radix_4_last_pass:lpp.clk
clk => asj_fft_tdl_bit_rst:delay_lpp_en.clk
clk => fft_s2_cur~3.DATAIN
clk => fft_s1_cur~6.DATAIN
reset_n => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.reset_n
reset_n => sink_in_work.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_sel.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => sop_out.OUTPUTSELECT
reset_n => val_out.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => fft_dirn.OUTPUTSELECT
reset_n => fft_dirn_held.OUTPUTSELECT
reset_n => fft_dirn_held_o.OUTPUTSELECT
reset_n => fft_dirn_held_o2.OUTPUTSELECT
reset_n => fft_dirn_stream.OUTPUTSELECT
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => asj_fft_m_k_counter:gen_le256_mk:ctrl.reset
reset_n => asj_fft_tdl_bit_rst:delay_ctrl_np.reset
reset_n => asj_fft_tdl_bit_rst:delay_npd.reset
reset_n => asj_fft_tdl_bit_rst:delay_bdd.reset
reset_n => asj_fft_wrengen:sel_we.reset
reset_n => asj_fft_in_write_sgl:writer.reset
reset_n => asj_fft_dft_bfp:gen_dft_1:bfpdft.reset
reset_n => asj_fft_tdl_bit_rst:gen_dft_1:delay_blk_done.reset
reset_n => asj_fft_bfp_ctrl:gen_dft_1:bfpc.reset
reset_n => asj_fft_tdl_bit_rst:gen_dft_1:delay_blk_done2.reset
reset_n => asj_fft_lpprdadgen:gen_radix_4_last_pass:gen_lpp_addr.reset
reset_n => asj_fft_lpp_serial:gen_radix_4_last_pass:lpp.reset
reset_n => asj_fft_tdl_bit_rst:delay_lpp_en.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
reset_n => master_sink_ena.DATAIN
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => inv_i.DATAIN
sink_real[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_real[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_real[2] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_real[3] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[11]
sink_real[4] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_real[5] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_real[6] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_real[7] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[15]
sink_imag[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[7]
source_real[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[14]
source_real[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[15]
source_real[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[16]
source_real[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[17]
source_real[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[18]
source_real[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[19]
source_real[6] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[20]
source_real[7] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[21]
source_imag[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[6]
source_imag[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[7]
source_imag[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[8]
source_imag[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[9]
source_imag[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[10]
source_imag[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[11]
source_imag[6] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[12]
source_imag[7] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[13]
source_exp[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[0]
source_exp[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[1]
source_exp[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[2]
source_exp[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[3]
source_exp[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[4]
source_exp[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[5]
sink_sop => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_valid
sink_valid => inv_i.ENA
sink_ready <= auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_ready
sink_error[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_error[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_error[0]
source_error[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_error[1]
source_ready => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_ready
source_valid <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_valid
source_sop <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_sop
source_eop <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_eop


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= send_sop_s.DB_MAX_OUTPUT_PORT_TYPE
send_eop <= send_eop_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => packet_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_d9p1:auto_generated.data[0]
data[1] => scfifo_d9p1:auto_generated.data[1]
data[2] => scfifo_d9p1:auto_generated.data[2]
data[3] => scfifo_d9p1:auto_generated.data[3]
data[4] => scfifo_d9p1:auto_generated.data[4]
data[5] => scfifo_d9p1:auto_generated.data[5]
data[6] => scfifo_d9p1:auto_generated.data[6]
data[7] => scfifo_d9p1:auto_generated.data[7]
data[8] => scfifo_d9p1:auto_generated.data[8]
data[9] => scfifo_d9p1:auto_generated.data[9]
data[10] => scfifo_d9p1:auto_generated.data[10]
data[11] => scfifo_d9p1:auto_generated.data[11]
data[12] => scfifo_d9p1:auto_generated.data[12]
data[13] => scfifo_d9p1:auto_generated.data[13]
data[14] => scfifo_d9p1:auto_generated.data[14]
data[15] => scfifo_d9p1:auto_generated.data[15]
data[16] => scfifo_d9p1:auto_generated.data[16]
data[17] => scfifo_d9p1:auto_generated.data[17]
q[0] <= scfifo_d9p1:auto_generated.q[0]
q[1] <= scfifo_d9p1:auto_generated.q[1]
q[2] <= scfifo_d9p1:auto_generated.q[2]
q[3] <= scfifo_d9p1:auto_generated.q[3]
q[4] <= scfifo_d9p1:auto_generated.q[4]
q[5] <= scfifo_d9p1:auto_generated.q[5]
q[6] <= scfifo_d9p1:auto_generated.q[6]
q[7] <= scfifo_d9p1:auto_generated.q[7]
q[8] <= scfifo_d9p1:auto_generated.q[8]
q[9] <= scfifo_d9p1:auto_generated.q[9]
q[10] <= scfifo_d9p1:auto_generated.q[10]
q[11] <= scfifo_d9p1:auto_generated.q[11]
q[12] <= scfifo_d9p1:auto_generated.q[12]
q[13] <= scfifo_d9p1:auto_generated.q[13]
q[14] <= scfifo_d9p1:auto_generated.q[14]
q[15] <= scfifo_d9p1:auto_generated.q[15]
q[16] <= scfifo_d9p1:auto_generated.q[16]
q[17] <= scfifo_d9p1:auto_generated.q[17]
wrreq => scfifo_d9p1:auto_generated.wrreq
rdreq => scfifo_d9p1:auto_generated.rdreq
clock => scfifo_d9p1:auto_generated.clock
aclr => scfifo_d9p1:auto_generated.aclr
sclr => scfifo_d9p1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_d9p1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_d9p1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_d9p1:auto_generated.usedw[0]
usedw[1] <= scfifo_d9p1:auto_generated.usedw[1]
usedw[2] <= scfifo_d9p1:auto_generated.usedw[2]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated
aclr => a_dpfifo_1je1:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_1je1:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_1je1:dpfifo.data[0]
data[1] => a_dpfifo_1je1:dpfifo.data[1]
data[2] => a_dpfifo_1je1:dpfifo.data[2]
data[3] => a_dpfifo_1je1:dpfifo.data[3]
data[4] => a_dpfifo_1je1:dpfifo.data[4]
data[5] => a_dpfifo_1je1:dpfifo.data[5]
data[6] => a_dpfifo_1je1:dpfifo.data[6]
data[7] => a_dpfifo_1je1:dpfifo.data[7]
data[8] => a_dpfifo_1je1:dpfifo.data[8]
data[9] => a_dpfifo_1je1:dpfifo.data[9]
data[10] => a_dpfifo_1je1:dpfifo.data[10]
data[11] => a_dpfifo_1je1:dpfifo.data[11]
data[12] => a_dpfifo_1je1:dpfifo.data[12]
data[13] => a_dpfifo_1je1:dpfifo.data[13]
data[14] => a_dpfifo_1je1:dpfifo.data[14]
data[15] => a_dpfifo_1je1:dpfifo.data[15]
data[16] => a_dpfifo_1je1:dpfifo.data[16]
data[17] => a_dpfifo_1je1:dpfifo.data[17]
empty <= a_dpfifo_1je1:dpfifo.empty
q[0] <= a_dpfifo_1je1:dpfifo.q[0]
q[1] <= a_dpfifo_1je1:dpfifo.q[1]
q[2] <= a_dpfifo_1je1:dpfifo.q[2]
q[3] <= a_dpfifo_1je1:dpfifo.q[3]
q[4] <= a_dpfifo_1je1:dpfifo.q[4]
q[5] <= a_dpfifo_1je1:dpfifo.q[5]
q[6] <= a_dpfifo_1je1:dpfifo.q[6]
q[7] <= a_dpfifo_1je1:dpfifo.q[7]
q[8] <= a_dpfifo_1je1:dpfifo.q[8]
q[9] <= a_dpfifo_1je1:dpfifo.q[9]
q[10] <= a_dpfifo_1je1:dpfifo.q[10]
q[11] <= a_dpfifo_1je1:dpfifo.q[11]
q[12] <= a_dpfifo_1je1:dpfifo.q[12]
q[13] <= a_dpfifo_1je1:dpfifo.q[13]
q[14] <= a_dpfifo_1je1:dpfifo.q[14]
q[15] <= a_dpfifo_1je1:dpfifo.q[15]
q[16] <= a_dpfifo_1je1:dpfifo.q[16]
q[17] <= a_dpfifo_1je1:dpfifo.q[17]
rdreq => a_dpfifo_1je1:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_1je1:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_1je1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_1je1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_1je1:dpfifo.usedw[2]
wrreq => a_dpfifo_1je1:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_fgb:rd_ptr_msb.aclr
aclr => cntr_sg7:usedw_counter.aclr
aclr => cntr_ggb:wr_ptr.aclr
clock => altsyncram_afp1:FIFOram.clock0
clock => altsyncram_afp1:FIFOram.clock1
clock => cntr_fgb:rd_ptr_msb.clock
clock => cntr_sg7:usedw_counter.clock
clock => cntr_ggb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_afp1:FIFOram.data_a[0]
data[1] => altsyncram_afp1:FIFOram.data_a[1]
data[2] => altsyncram_afp1:FIFOram.data_a[2]
data[3] => altsyncram_afp1:FIFOram.data_a[3]
data[4] => altsyncram_afp1:FIFOram.data_a[4]
data[5] => altsyncram_afp1:FIFOram.data_a[5]
data[6] => altsyncram_afp1:FIFOram.data_a[6]
data[7] => altsyncram_afp1:FIFOram.data_a[7]
data[8] => altsyncram_afp1:FIFOram.data_a[8]
data[9] => altsyncram_afp1:FIFOram.data_a[9]
data[10] => altsyncram_afp1:FIFOram.data_a[10]
data[11] => altsyncram_afp1:FIFOram.data_a[11]
data[12] => altsyncram_afp1:FIFOram.data_a[12]
data[13] => altsyncram_afp1:FIFOram.data_a[13]
data[14] => altsyncram_afp1:FIFOram.data_a[14]
data[15] => altsyncram_afp1:FIFOram.data_a[15]
data[16] => altsyncram_afp1:FIFOram.data_a[16]
data[17] => altsyncram_afp1:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_afp1:FIFOram.q_b[0]
q[1] <= altsyncram_afp1:FIFOram.q_b[1]
q[2] <= altsyncram_afp1:FIFOram.q_b[2]
q[3] <= altsyncram_afp1:FIFOram.q_b[3]
q[4] <= altsyncram_afp1:FIFOram.q_b[4]
q[5] <= altsyncram_afp1:FIFOram.q_b[5]
q[6] <= altsyncram_afp1:FIFOram.q_b[6]
q[7] <= altsyncram_afp1:FIFOram.q_b[7]
q[8] <= altsyncram_afp1:FIFOram.q_b[8]
q[9] <= altsyncram_afp1:FIFOram.q_b[9]
q[10] <= altsyncram_afp1:FIFOram.q_b[10]
q[11] <= altsyncram_afp1:FIFOram.q_b[11]
q[12] <= altsyncram_afp1:FIFOram.q_b[12]
q[13] <= altsyncram_afp1:FIFOram.q_b[13]
q[14] <= altsyncram_afp1:FIFOram.q_b[14]
q[15] <= altsyncram_afp1:FIFOram.q_b[15]
q[16] <= altsyncram_afp1:FIFOram.q_b[16]
q[17] <= altsyncram_afp1:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_afp1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_fgb:rd_ptr_msb.sclr
sclr => cntr_sg7:usedw_counter.sclr
sclr => cntr_ggb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_sg7:usedw_counter.q[0]
usedw[1] <= cntr_sg7:usedw_counter.q[1]
usedw[2] <= cntr_sg7:usedw_counter.q[2]
wreq => altsyncram_afp1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_sg7:usedw_counter.updown
wreq => cntr_ggb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|altsyncram_afp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cmpr_2l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cmpr_2l8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cntr_fgb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cntr_sg7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cntr_ggb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => \packet_multi:source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => \packet_multi:source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_channel[1] <= <GND>
at_source_channel[2] <= <GND>
at_source_channel[3] <= <GND>
at_source_channel[4] <= <GND>
at_source_channel[5] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_le256_mk:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done_int.ENA
global_clock_enable => next_pass_id.ENA
global_clock_enable => del_npi_cnt[0].ENA
global_clock_enable => del_npi_cnt[1].ENA
global_clock_enable => del_npi_cnt[2].ENA
global_clock_enable => del_npi_cnt[3].ENA
global_clock_enable => del_npi_cnt[4].ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => next_block_d4.ENA
global_clock_enable => next_block_d3.ENA
global_clock_enable => next_block_d2.ENA
global_clock_enable => next_block_d.ENA
clk => blk_done_int.CLK
clk => next_pass_i.CLK
clk => next_pass_id.CLK
clk => del_npi_cnt[0].CLK
clk => del_npi_cnt[1].CLK
clk => del_npi_cnt[2].CLK
clk => del_npi_cnt[3].CLK
clk => del_npi_cnt[4].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => next_block_d4.CLK
clk => next_block_d3.CLK
clk => next_block_d2.CLK
clk => next_block_d.CLK
clk => k_state~1.DATAIN
reset => cnt_k.IN0
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => next_pass_i.OUTPUTSELECT
reset => blk_done_int.OUTPUTSELECT
stp => ~NO_FANOUT~
start => next_pass_en.IN1
next_block => cnt_k.IN1
next_block => next_block_d.DATAIN
p_count[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
p_count[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
k_count[0] <= k_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[1] <= k_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[2] <= k_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[3] <= k_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pass <= next_pass_i.DB_MAX_OUTPUT_PORT_TYPE
blk_done <= blk_done_int.DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we
clk => wc_i.CLK
clk => wd_i.CLK
clk => lpp_c_i.CLK
clk => lpp_d_i.CLK
global_clock_enable => wc_i.ENA
global_clock_enable => wd_i.ENA
global_clock_enable => lpp_c_i.ENA
global_clock_enable => lpp_d_i.ENA
reset => lpp_d_i.OUTPUTSELECT
reset => lpp_c_i.OUTPUTSELECT
reset => wd_i.OUTPUTSELECT
reset => wc_i.OUTPUTSELECT
p_count[0] => Equal0.IN3
p_count[1] => Equal0.IN2
anb => wd_i.DATAB
anb => lpp_c_i.DATAA
anb => lpp_d_i.DATAA
anb => wc_i.DATAB
lpp_c_en <= lpp_c_i.DB_MAX_OUTPUT_PORT_TYPE
lpp_d_en <= lpp_d_i.DB_MAX_OUTPUT_PORT_TYPE
wc <= wc_i.DB_MAX_OUTPUT_PORT_TYPE
wd <= wd_i.DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => byte_enable[0]~reg0.CLK
clk => byte_enable[1]~reg0.CLK
clk => byte_enable[2]~reg0.CLK
clk => byte_enable[3]~reg0.CLK
clk => byte_enable[4]~reg0.CLK
clk => byte_enable[5]~reg0.CLK
clk => byte_enable[6]~reg0.CLK
clk => byte_enable[7]~reg0.CLK
clk => byte_enable[8]~reg0.CLK
clk => byte_enable[9]~reg0.CLK
clk => byte_enable[10]~reg0.CLK
clk => byte_enable[11]~reg0.CLK
clk => byte_enable[12]~reg0.CLK
clk => byte_enable[13]~reg0.CLK
clk => byte_enable[14]~reg0.CLK
clk => byte_enable[15]~reg0.CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => str_count_en.CLK
clk => next_block~reg0.CLK
clk => anb.CLK
clk => data_rdy_int.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
global_clock_enable => wr_addr[3].ENA
global_clock_enable => wr_addr[2].ENA
global_clock_enable => wr_addr[1].ENA
global_clock_enable => wr_addr[0].ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => byte_enable[0]~reg0.ENA
global_clock_enable => byte_enable[1]~reg0.ENA
global_clock_enable => byte_enable[2]~reg0.ENA
global_clock_enable => byte_enable[3]~reg0.ENA
global_clock_enable => byte_enable[4]~reg0.ENA
global_clock_enable => byte_enable[5]~reg0.ENA
global_clock_enable => byte_enable[6]~reg0.ENA
global_clock_enable => byte_enable[7]~reg0.ENA
global_clock_enable => byte_enable[8]~reg0.ENA
global_clock_enable => byte_enable[9]~reg0.ENA
global_clock_enable => byte_enable[10]~reg0.ENA
global_clock_enable => byte_enable[11]~reg0.ENA
global_clock_enable => byte_enable[12]~reg0.ENA
global_clock_enable => byte_enable[13]~reg0.ENA
global_clock_enable => byte_enable[14]~reg0.ENA
global_clock_enable => byte_enable[15]~reg0.ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => str_count_en.ENA
global_clock_enable => next_block~reg0.ENA
global_clock_enable => anb.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
reset => counter_i.IN0
reset => data_rdy_int.OUTPUTSELECT
reset => anb.OUTPUTSELECT
reset => next_block.OUTPUTSELECT
reset => str_count_en.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
stp => counter_i.IN1
stp => str_count_en.OUTPUTSELECT
val => count_enable.IN1
block_done => ~NO_FANOUT~
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA
wr_address_i[0] <= wr_address_i_int[0].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[1] <= wr_address_i_int[1].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[2] <= wr_address_i_int[2].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[3] <= wr_address_i_int[3].DB_MAX_OUTPUT_PORT_TYPE
byte_enable[0] <= byte_enable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[1] <= byte_enable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[2] <= byte_enable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[3] <= byte_enable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[4] <= byte_enable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[5] <= byte_enable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[6] <= byte_enable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[7] <= byte_enable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[8] <= byte_enable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[9] <= byte_enable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[10] <= byte_enable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[11] <= byte_enable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[12] <= byte_enable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[13] <= byte_enable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[14] <= byte_enable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[15] <= byte_enable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_i[0] <= wren[0].DB_MAX_OUTPUT_PORT_TYPE
wren_i[1] <= wren[1].DB_MAX_OUTPUT_PORT_TYPE
wren_i[2] <= wren[2].DB_MAX_OUTPUT_PORT_TYPE
wren_i[3] <= wren[3].DB_MAX_OUTPUT_PORT_TYPE
data_rdy <= data_rdy_int.DB_MAX_OUTPUT_PORT_TYPE
a_not_b <= anb.DB_MAX_OUTPUT_PORT_TYPE
disable_wr <= <GND>
next_block <= next_block~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[0] <= data_in_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[1] <= data_in_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[2] <= data_in_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[3] <= data_in_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[4] <= data_in_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[5] <= data_in_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[6] <= data_in_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[7] <= data_in_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[0] <= data_in_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[1] <= data_in_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[2] <= data_in_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[3] <= data_in_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[4] <= data_in_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[5] <= data_in_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[6] <= data_in_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[7] <= data_in_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => rdaddress_a_bus[10]~reg0.CLK
clk => rdaddress_a_bus[11]~reg0.CLK
clk => rdaddress_a_bus[12]~reg0.CLK
clk => rdaddress_a_bus[13]~reg0.CLK
clk => rdaddress_a_bus[14]~reg0.CLK
clk => rdaddress_a_bus[15]~reg0.CLK
clk => rdaddress_b_bus[0]~reg0.CLK
clk => rdaddress_b_bus[1]~reg0.CLK
clk => rdaddress_b_bus[2]~reg0.CLK
clk => rdaddress_b_bus[3]~reg0.CLK
clk => rdaddress_b_bus[4]~reg0.CLK
clk => rdaddress_b_bus[5]~reg0.CLK
clk => rdaddress_b_bus[6]~reg0.CLK
clk => rdaddress_b_bus[7]~reg0.CLK
clk => rdaddress_b_bus[8]~reg0.CLK
clk => rdaddress_b_bus[9]~reg0.CLK
clk => rdaddress_b_bus[10]~reg0.CLK
clk => rdaddress_b_bus[11]~reg0.CLK
clk => rdaddress_b_bus[12]~reg0.CLK
clk => rdaddress_b_bus[13]~reg0.CLK
clk => rdaddress_b_bus[14]~reg0.CLK
clk => rdaddress_b_bus[15]~reg0.CLK
clk => ram_data_out3[0]~reg0.CLK
clk => ram_data_out3[1]~reg0.CLK
clk => ram_data_out3[2]~reg0.CLK
clk => ram_data_out3[3]~reg0.CLK
clk => ram_data_out3[4]~reg0.CLK
clk => ram_data_out3[5]~reg0.CLK
clk => ram_data_out3[6]~reg0.CLK
clk => ram_data_out3[7]~reg0.CLK
clk => ram_data_out3[8]~reg0.CLK
clk => ram_data_out3[9]~reg0.CLK
clk => ram_data_out3[10]~reg0.CLK
clk => ram_data_out3[11]~reg0.CLK
clk => ram_data_out3[12]~reg0.CLK
clk => ram_data_out3[13]~reg0.CLK
clk => ram_data_out3[14]~reg0.CLK
clk => ram_data_out3[15]~reg0.CLK
clk => ram_data_out2[0]~reg0.CLK
clk => ram_data_out2[1]~reg0.CLK
clk => ram_data_out2[2]~reg0.CLK
clk => ram_data_out2[3]~reg0.CLK
clk => ram_data_out2[4]~reg0.CLK
clk => ram_data_out2[5]~reg0.CLK
clk => ram_data_out2[6]~reg0.CLK
clk => ram_data_out2[7]~reg0.CLK
clk => ram_data_out2[8]~reg0.CLK
clk => ram_data_out2[9]~reg0.CLK
clk => ram_data_out2[10]~reg0.CLK
clk => ram_data_out2[11]~reg0.CLK
clk => ram_data_out2[12]~reg0.CLK
clk => ram_data_out2[13]~reg0.CLK
clk => ram_data_out2[14]~reg0.CLK
clk => ram_data_out2[15]~reg0.CLK
clk => ram_data_out1[0]~reg0.CLK
clk => ram_data_out1[1]~reg0.CLK
clk => ram_data_out1[2]~reg0.CLK
clk => ram_data_out1[3]~reg0.CLK
clk => ram_data_out1[4]~reg0.CLK
clk => ram_data_out1[5]~reg0.CLK
clk => ram_data_out1[6]~reg0.CLK
clk => ram_data_out1[7]~reg0.CLK
clk => ram_data_out1[8]~reg0.CLK
clk => ram_data_out1[9]~reg0.CLK
clk => ram_data_out1[10]~reg0.CLK
clk => ram_data_out1[11]~reg0.CLK
clk => ram_data_out1[12]~reg0.CLK
clk => ram_data_out1[13]~reg0.CLK
clk => ram_data_out1[14]~reg0.CLK
clk => ram_data_out1[15]~reg0.CLK
clk => ram_data_out0[0]~reg0.CLK
clk => ram_data_out0[1]~reg0.CLK
clk => ram_data_out0[2]~reg0.CLK
clk => ram_data_out0[3]~reg0.CLK
clk => ram_data_out0[4]~reg0.CLK
clk => ram_data_out0[5]~reg0.CLK
clk => ram_data_out0[6]~reg0.CLK
clk => ram_data_out0[7]~reg0.CLK
clk => ram_data_out0[8]~reg0.CLK
clk => ram_data_out0[9]~reg0.CLK
clk => ram_data_out0[10]~reg0.CLK
clk => ram_data_out0[11]~reg0.CLK
clk => ram_data_out0[12]~reg0.CLK
clk => ram_data_out0[13]~reg0.CLK
clk => ram_data_out0[14]~reg0.CLK
clk => ram_data_out0[15]~reg0.CLK
clk => b_ram_data_in_bus[0]~reg0.CLK
clk => b_ram_data_in_bus[1]~reg0.CLK
clk => b_ram_data_in_bus[2]~reg0.CLK
clk => b_ram_data_in_bus[3]~reg0.CLK
clk => b_ram_data_in_bus[4]~reg0.CLK
clk => b_ram_data_in_bus[5]~reg0.CLK
clk => b_ram_data_in_bus[6]~reg0.CLK
clk => b_ram_data_in_bus[7]~reg0.CLK
clk => b_ram_data_in_bus[8]~reg0.CLK
clk => b_ram_data_in_bus[9]~reg0.CLK
clk => b_ram_data_in_bus[10]~reg0.CLK
clk => b_ram_data_in_bus[11]~reg0.CLK
clk => b_ram_data_in_bus[12]~reg0.CLK
clk => b_ram_data_in_bus[13]~reg0.CLK
clk => b_ram_data_in_bus[14]~reg0.CLK
clk => b_ram_data_in_bus[15]~reg0.CLK
clk => b_ram_data_in_bus[16]~reg0.CLK
clk => b_ram_data_in_bus[17]~reg0.CLK
clk => b_ram_data_in_bus[18]~reg0.CLK
clk => b_ram_data_in_bus[19]~reg0.CLK
clk => b_ram_data_in_bus[20]~reg0.CLK
clk => b_ram_data_in_bus[21]~reg0.CLK
clk => b_ram_data_in_bus[22]~reg0.CLK
clk => b_ram_data_in_bus[23]~reg0.CLK
clk => b_ram_data_in_bus[24]~reg0.CLK
clk => b_ram_data_in_bus[25]~reg0.CLK
clk => b_ram_data_in_bus[26]~reg0.CLK
clk => b_ram_data_in_bus[27]~reg0.CLK
clk => b_ram_data_in_bus[28]~reg0.CLK
clk => b_ram_data_in_bus[29]~reg0.CLK
clk => b_ram_data_in_bus[30]~reg0.CLK
clk => b_ram_data_in_bus[31]~reg0.CLK
clk => b_ram_data_in_bus[32]~reg0.CLK
clk => b_ram_data_in_bus[33]~reg0.CLK
clk => b_ram_data_in_bus[34]~reg0.CLK
clk => b_ram_data_in_bus[35]~reg0.CLK
clk => b_ram_data_in_bus[36]~reg0.CLK
clk => b_ram_data_in_bus[37]~reg0.CLK
clk => b_ram_data_in_bus[38]~reg0.CLK
clk => b_ram_data_in_bus[39]~reg0.CLK
clk => b_ram_data_in_bus[40]~reg0.CLK
clk => b_ram_data_in_bus[41]~reg0.CLK
clk => b_ram_data_in_bus[42]~reg0.CLK
clk => b_ram_data_in_bus[43]~reg0.CLK
clk => b_ram_data_in_bus[44]~reg0.CLK
clk => b_ram_data_in_bus[45]~reg0.CLK
clk => b_ram_data_in_bus[46]~reg0.CLK
clk => b_ram_data_in_bus[47]~reg0.CLK
clk => b_ram_data_in_bus[48]~reg0.CLK
clk => b_ram_data_in_bus[49]~reg0.CLK
clk => b_ram_data_in_bus[50]~reg0.CLK
clk => b_ram_data_in_bus[51]~reg0.CLK
clk => b_ram_data_in_bus[52]~reg0.CLK
clk => b_ram_data_in_bus[53]~reg0.CLK
clk => b_ram_data_in_bus[54]~reg0.CLK
clk => b_ram_data_in_bus[55]~reg0.CLK
clk => b_ram_data_in_bus[56]~reg0.CLK
clk => b_ram_data_in_bus[57]~reg0.CLK
clk => b_ram_data_in_bus[58]~reg0.CLK
clk => b_ram_data_in_bus[59]~reg0.CLK
clk => b_ram_data_in_bus[60]~reg0.CLK
clk => b_ram_data_in_bus[61]~reg0.CLK
clk => b_ram_data_in_bus[62]~reg0.CLK
clk => b_ram_data_in_bus[63]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => a_ram_data_in_bus[16]~reg0.CLK
clk => a_ram_data_in_bus[17]~reg0.CLK
clk => a_ram_data_in_bus[18]~reg0.CLK
clk => a_ram_data_in_bus[19]~reg0.CLK
clk => a_ram_data_in_bus[20]~reg0.CLK
clk => a_ram_data_in_bus[21]~reg0.CLK
clk => a_ram_data_in_bus[22]~reg0.CLK
clk => a_ram_data_in_bus[23]~reg0.CLK
clk => a_ram_data_in_bus[24]~reg0.CLK
clk => a_ram_data_in_bus[25]~reg0.CLK
clk => a_ram_data_in_bus[26]~reg0.CLK
clk => a_ram_data_in_bus[27]~reg0.CLK
clk => a_ram_data_in_bus[28]~reg0.CLK
clk => a_ram_data_in_bus[29]~reg0.CLK
clk => a_ram_data_in_bus[30]~reg0.CLK
clk => a_ram_data_in_bus[31]~reg0.CLK
clk => a_ram_data_in_bus[32]~reg0.CLK
clk => a_ram_data_in_bus[33]~reg0.CLK
clk => a_ram_data_in_bus[34]~reg0.CLK
clk => a_ram_data_in_bus[35]~reg0.CLK
clk => a_ram_data_in_bus[36]~reg0.CLK
clk => a_ram_data_in_bus[37]~reg0.CLK
clk => a_ram_data_in_bus[38]~reg0.CLK
clk => a_ram_data_in_bus[39]~reg0.CLK
clk => a_ram_data_in_bus[40]~reg0.CLK
clk => a_ram_data_in_bus[41]~reg0.CLK
clk => a_ram_data_in_bus[42]~reg0.CLK
clk => a_ram_data_in_bus[43]~reg0.CLK
clk => a_ram_data_in_bus[44]~reg0.CLK
clk => a_ram_data_in_bus[45]~reg0.CLK
clk => a_ram_data_in_bus[46]~reg0.CLK
clk => a_ram_data_in_bus[47]~reg0.CLK
clk => a_ram_data_in_bus[48]~reg0.CLK
clk => a_ram_data_in_bus[49]~reg0.CLK
clk => a_ram_data_in_bus[50]~reg0.CLK
clk => a_ram_data_in_bus[51]~reg0.CLK
clk => a_ram_data_in_bus[52]~reg0.CLK
clk => a_ram_data_in_bus[53]~reg0.CLK
clk => a_ram_data_in_bus[54]~reg0.CLK
clk => a_ram_data_in_bus[55]~reg0.CLK
clk => a_ram_data_in_bus[56]~reg0.CLK
clk => a_ram_data_in_bus[57]~reg0.CLK
clk => a_ram_data_in_bus[58]~reg0.CLK
clk => a_ram_data_in_bus[59]~reg0.CLK
clk => a_ram_data_in_bus[60]~reg0.CLK
clk => a_ram_data_in_bus[61]~reg0.CLK
clk => a_ram_data_in_bus[62]~reg0.CLK
clk => a_ram_data_in_bus[63]~reg0.CLK
clk => wraddress_b_bus[0]~reg0.CLK
clk => wraddress_b_bus[1]~reg0.CLK
clk => wraddress_b_bus[2]~reg0.CLK
clk => wraddress_b_bus[3]~reg0.CLK
clk => wraddress_b_bus[4]~reg0.CLK
clk => wraddress_b_bus[5]~reg0.CLK
clk => wraddress_b_bus[6]~reg0.CLK
clk => wraddress_b_bus[7]~reg0.CLK
clk => wraddress_b_bus[8]~reg0.CLK
clk => wraddress_b_bus[9]~reg0.CLK
clk => wraddress_b_bus[10]~reg0.CLK
clk => wraddress_b_bus[11]~reg0.CLK
clk => wraddress_b_bus[12]~reg0.CLK
clk => wraddress_b_bus[13]~reg0.CLK
clk => wraddress_b_bus[14]~reg0.CLK
clk => wraddress_b_bus[15]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[9]~reg0.CLK
clk => wraddress_a_bus[10]~reg0.CLK
clk => wraddress_a_bus[11]~reg0.CLK
clk => wraddress_a_bus[12]~reg0.CLK
clk => wraddress_a_bus[13]~reg0.CLK
clk => wraddress_a_bus[14]~reg0.CLK
clk => wraddress_a_bus[15]~reg0.CLK
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => rdaddress_a_bus[8]~reg0.ENA
global_clock_enable => rdaddress_a_bus[9]~reg0.ENA
global_clock_enable => rdaddress_a_bus[10]~reg0.ENA
global_clock_enable => rdaddress_a_bus[11]~reg0.ENA
global_clock_enable => rdaddress_a_bus[12]~reg0.ENA
global_clock_enable => rdaddress_a_bus[13]~reg0.ENA
global_clock_enable => rdaddress_a_bus[14]~reg0.ENA
global_clock_enable => rdaddress_a_bus[15]~reg0.ENA
global_clock_enable => rdaddress_b_bus[0]~reg0.ENA
global_clock_enable => rdaddress_b_bus[1]~reg0.ENA
global_clock_enable => rdaddress_b_bus[2]~reg0.ENA
global_clock_enable => rdaddress_b_bus[3]~reg0.ENA
global_clock_enable => rdaddress_b_bus[4]~reg0.ENA
global_clock_enable => rdaddress_b_bus[5]~reg0.ENA
global_clock_enable => rdaddress_b_bus[6]~reg0.ENA
global_clock_enable => rdaddress_b_bus[7]~reg0.ENA
global_clock_enable => rdaddress_b_bus[8]~reg0.ENA
global_clock_enable => rdaddress_b_bus[9]~reg0.ENA
global_clock_enable => rdaddress_b_bus[10]~reg0.ENA
global_clock_enable => rdaddress_b_bus[11]~reg0.ENA
global_clock_enable => rdaddress_b_bus[12]~reg0.ENA
global_clock_enable => rdaddress_b_bus[13]~reg0.ENA
global_clock_enable => rdaddress_b_bus[14]~reg0.ENA
global_clock_enable => rdaddress_b_bus[15]~reg0.ENA
global_clock_enable => ram_data_out3[0]~reg0.ENA
global_clock_enable => ram_data_out3[1]~reg0.ENA
global_clock_enable => ram_data_out3[2]~reg0.ENA
global_clock_enable => ram_data_out3[3]~reg0.ENA
global_clock_enable => ram_data_out3[4]~reg0.ENA
global_clock_enable => ram_data_out3[5]~reg0.ENA
global_clock_enable => ram_data_out3[6]~reg0.ENA
global_clock_enable => ram_data_out3[7]~reg0.ENA
global_clock_enable => ram_data_out3[8]~reg0.ENA
global_clock_enable => ram_data_out3[9]~reg0.ENA
global_clock_enable => ram_data_out3[10]~reg0.ENA
global_clock_enable => ram_data_out3[11]~reg0.ENA
global_clock_enable => ram_data_out3[12]~reg0.ENA
global_clock_enable => ram_data_out3[13]~reg0.ENA
global_clock_enable => ram_data_out3[14]~reg0.ENA
global_clock_enable => ram_data_out3[15]~reg0.ENA
global_clock_enable => ram_data_out2[0]~reg0.ENA
global_clock_enable => ram_data_out2[1]~reg0.ENA
global_clock_enable => ram_data_out2[2]~reg0.ENA
global_clock_enable => ram_data_out2[3]~reg0.ENA
global_clock_enable => ram_data_out2[4]~reg0.ENA
global_clock_enable => ram_data_out2[5]~reg0.ENA
global_clock_enable => ram_data_out2[6]~reg0.ENA
global_clock_enable => ram_data_out2[7]~reg0.ENA
global_clock_enable => ram_data_out2[8]~reg0.ENA
global_clock_enable => ram_data_out2[9]~reg0.ENA
global_clock_enable => ram_data_out2[10]~reg0.ENA
global_clock_enable => ram_data_out2[11]~reg0.ENA
global_clock_enable => ram_data_out2[12]~reg0.ENA
global_clock_enable => ram_data_out2[13]~reg0.ENA
global_clock_enable => ram_data_out2[14]~reg0.ENA
global_clock_enable => ram_data_out2[15]~reg0.ENA
global_clock_enable => ram_data_out1[0]~reg0.ENA
global_clock_enable => ram_data_out1[1]~reg0.ENA
global_clock_enable => ram_data_out1[2]~reg0.ENA
global_clock_enable => ram_data_out1[3]~reg0.ENA
global_clock_enable => ram_data_out1[4]~reg0.ENA
global_clock_enable => ram_data_out1[5]~reg0.ENA
global_clock_enable => ram_data_out1[6]~reg0.ENA
global_clock_enable => ram_data_out1[7]~reg0.ENA
global_clock_enable => ram_data_out1[8]~reg0.ENA
global_clock_enable => ram_data_out1[9]~reg0.ENA
global_clock_enable => ram_data_out1[10]~reg0.ENA
global_clock_enable => ram_data_out1[11]~reg0.ENA
global_clock_enable => ram_data_out1[12]~reg0.ENA
global_clock_enable => ram_data_out1[13]~reg0.ENA
global_clock_enable => ram_data_out1[14]~reg0.ENA
global_clock_enable => ram_data_out1[15]~reg0.ENA
global_clock_enable => ram_data_out0[0]~reg0.ENA
global_clock_enable => ram_data_out0[1]~reg0.ENA
global_clock_enable => ram_data_out0[2]~reg0.ENA
global_clock_enable => ram_data_out0[3]~reg0.ENA
global_clock_enable => ram_data_out0[4]~reg0.ENA
global_clock_enable => ram_data_out0[5]~reg0.ENA
global_clock_enable => ram_data_out0[6]~reg0.ENA
global_clock_enable => ram_data_out0[7]~reg0.ENA
global_clock_enable => ram_data_out0[8]~reg0.ENA
global_clock_enable => ram_data_out0[9]~reg0.ENA
global_clock_enable => ram_data_out0[10]~reg0.ENA
global_clock_enable => ram_data_out0[11]~reg0.ENA
global_clock_enable => ram_data_out0[12]~reg0.ENA
global_clock_enable => ram_data_out0[13]~reg0.ENA
global_clock_enable => ram_data_out0[14]~reg0.ENA
global_clock_enable => ram_data_out0[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => wraddress_b_bus[0]~reg0.ENA
global_clock_enable => wraddress_b_bus[1]~reg0.ENA
global_clock_enable => wraddress_b_bus[2]~reg0.ENA
global_clock_enable => wraddress_b_bus[3]~reg0.ENA
global_clock_enable => wraddress_b_bus[4]~reg0.ENA
global_clock_enable => wraddress_b_bus[5]~reg0.ENA
global_clock_enable => wraddress_b_bus[6]~reg0.ENA
global_clock_enable => wraddress_b_bus[7]~reg0.ENA
global_clock_enable => wraddress_b_bus[8]~reg0.ENA
global_clock_enable => wraddress_b_bus[9]~reg0.ENA
global_clock_enable => wraddress_b_bus[10]~reg0.ENA
global_clock_enable => wraddress_b_bus[11]~reg0.ENA
global_clock_enable => wraddress_b_bus[12]~reg0.ENA
global_clock_enable => wraddress_b_bus[13]~reg0.ENA
global_clock_enable => wraddress_b_bus[14]~reg0.ENA
global_clock_enable => wraddress_b_bus[15]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
global_clock_enable => wraddress_a_bus[8]~reg0.ENA
global_clock_enable => wraddress_a_bus[9]~reg0.ENA
global_clock_enable => wraddress_a_bus[10]~reg0.ENA
global_clock_enable => wraddress_a_bus[11]~reg0.ENA
global_clock_enable => wraddress_a_bus[12]~reg0.ENA
global_clock_enable => wraddress_a_bus[13]~reg0.ENA
global_clock_enable => wraddress_a_bus[14]~reg0.ENA
global_clock_enable => wraddress_a_bus[15]~reg0.ENA
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
data_rdy => ~NO_FANOUT~
wraddr_i0_sw[0] => wraddress_a_bus.DATAB
wraddr_i0_sw[0] => wraddress_b_bus.DATAA
wraddr_i0_sw[1] => wraddress_a_bus.DATAB
wraddr_i0_sw[1] => wraddress_b_bus.DATAA
wraddr_i0_sw[2] => wraddress_a_bus.DATAB
wraddr_i0_sw[2] => wraddress_b_bus.DATAA
wraddr_i0_sw[3] => wraddress_a_bus.DATAB
wraddr_i0_sw[3] => wraddress_b_bus.DATAA
wraddr_i1_sw[0] => wraddress_a_bus.DATAB
wraddr_i1_sw[0] => wraddress_b_bus.DATAA
wraddr_i1_sw[1] => wraddress_a_bus.DATAB
wraddr_i1_sw[1] => wraddress_b_bus.DATAA
wraddr_i1_sw[2] => wraddress_a_bus.DATAB
wraddr_i1_sw[2] => wraddress_b_bus.DATAA
wraddr_i1_sw[3] => wraddress_a_bus.DATAB
wraddr_i1_sw[3] => wraddress_b_bus.DATAA
wraddr_i2_sw[0] => wraddress_a_bus.DATAB
wraddr_i2_sw[0] => wraddress_b_bus.DATAA
wraddr_i2_sw[1] => wraddress_a_bus.DATAB
wraddr_i2_sw[1] => wraddress_b_bus.DATAA
wraddr_i2_sw[2] => wraddress_a_bus.DATAB
wraddr_i2_sw[2] => wraddress_b_bus.DATAA
wraddr_i2_sw[3] => wraddress_a_bus.DATAB
wraddr_i2_sw[3] => wraddress_b_bus.DATAA
wraddr_i3_sw[0] => wraddress_a_bus.DATAB
wraddr_i3_sw[0] => wraddress_b_bus.DATAA
wraddr_i3_sw[1] => wraddress_a_bus.DATAB
wraddr_i3_sw[1] => wraddress_b_bus.DATAA
wraddr_i3_sw[2] => wraddress_a_bus.DATAB
wraddr_i3_sw[2] => wraddress_b_bus.DATAA
wraddr_i3_sw[3] => wraddress_a_bus.DATAB
wraddr_i3_sw[3] => wraddress_b_bus.DATAA
wraddr0_sw[0] => wraddress_a_bus.DATAA
wraddr0_sw[0] => wraddress_b_bus.DATAB
wraddr0_sw[1] => wraddress_a_bus.DATAA
wraddr0_sw[1] => wraddress_b_bus.DATAB
wraddr0_sw[2] => wraddress_a_bus.DATAA
wraddr0_sw[2] => wraddress_b_bus.DATAB
wraddr0_sw[3] => wraddress_a_bus.DATAA
wraddr0_sw[3] => wraddress_b_bus.DATAB
wraddr1_sw[0] => wraddress_a_bus.DATAA
wraddr1_sw[0] => wraddress_b_bus.DATAB
wraddr1_sw[1] => wraddress_a_bus.DATAA
wraddr1_sw[1] => wraddress_b_bus.DATAB
wraddr1_sw[2] => wraddress_a_bus.DATAA
wraddr1_sw[2] => wraddress_b_bus.DATAB
wraddr1_sw[3] => wraddress_a_bus.DATAA
wraddr1_sw[3] => wraddress_b_bus.DATAB
wraddr2_sw[0] => wraddress_a_bus.DATAA
wraddr2_sw[0] => wraddress_b_bus.DATAB
wraddr2_sw[1] => wraddress_a_bus.DATAA
wraddr2_sw[1] => wraddress_b_bus.DATAB
wraddr2_sw[2] => wraddress_a_bus.DATAA
wraddr2_sw[2] => wraddress_b_bus.DATAB
wraddr2_sw[3] => wraddress_a_bus.DATAA
wraddr2_sw[3] => wraddress_b_bus.DATAB
wraddr3_sw[0] => wraddress_a_bus.DATAA
wraddr3_sw[0] => wraddress_b_bus.DATAB
wraddr3_sw[1] => wraddress_a_bus.DATAA
wraddr3_sw[1] => wraddress_b_bus.DATAB
wraddr3_sw[2] => wraddress_a_bus.DATAA
wraddr3_sw[2] => wraddress_b_bus.DATAB
wraddr3_sw[3] => wraddress_a_bus.DATAA
wraddr3_sw[3] => wraddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_a_bus.DATAA
rdaddr0_sw[1] => rdaddress_b_bus.DATAB
rdaddr0_sw[1] => rdaddress_a_bus.DATAA
rdaddr0_sw[2] => rdaddress_b_bus.DATAB
rdaddr0_sw[2] => rdaddress_a_bus.DATAA
rdaddr0_sw[3] => rdaddress_b_bus.DATAB
rdaddr0_sw[3] => rdaddress_a_bus.DATAA
rdaddr1_sw[0] => rdaddress_b_bus.DATAB
rdaddr1_sw[0] => rdaddress_a_bus.DATAA
rdaddr1_sw[1] => rdaddress_b_bus.DATAB
rdaddr1_sw[1] => rdaddress_a_bus.DATAA
rdaddr1_sw[2] => rdaddress_b_bus.DATAB
rdaddr1_sw[2] => rdaddress_a_bus.DATAA
rdaddr1_sw[3] => rdaddress_b_bus.DATAB
rdaddr1_sw[3] => rdaddress_a_bus.DATAA
rdaddr2_sw[0] => rdaddress_b_bus.DATAB
rdaddr2_sw[0] => rdaddress_a_bus.DATAA
rdaddr2_sw[1] => rdaddress_b_bus.DATAB
rdaddr2_sw[1] => rdaddress_a_bus.DATAA
rdaddr2_sw[2] => rdaddress_b_bus.DATAB
rdaddr2_sw[2] => rdaddress_a_bus.DATAA
rdaddr2_sw[3] => rdaddress_b_bus.DATAB
rdaddr2_sw[3] => rdaddress_a_bus.DATAA
rdaddr3_sw[0] => rdaddress_b_bus.DATAB
rdaddr3_sw[0] => rdaddress_a_bus.DATAA
rdaddr3_sw[1] => rdaddress_b_bus.DATAB
rdaddr3_sw[1] => rdaddress_a_bus.DATAA
rdaddr3_sw[2] => rdaddress_b_bus.DATAB
rdaddr3_sw[2] => rdaddress_a_bus.DATAA
rdaddr3_sw[3] => rdaddress_b_bus.DATAB
rdaddr3_sw[3] => rdaddress_a_bus.DATAA
ram_data_in0_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[15] => b_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[15] => b_ram_data_in_bus.DATAA
a_ram_data_out_bus[0] => ram_data_out3.DATAA
a_ram_data_out_bus[1] => ram_data_out3.DATAA
a_ram_data_out_bus[2] => ram_data_out3.DATAA
a_ram_data_out_bus[3] => ram_data_out3.DATAA
a_ram_data_out_bus[4] => ram_data_out3.DATAA
a_ram_data_out_bus[5] => ram_data_out3.DATAA
a_ram_data_out_bus[6] => ram_data_out3.DATAA
a_ram_data_out_bus[7] => ram_data_out3.DATAA
a_ram_data_out_bus[8] => ram_data_out3.DATAA
a_ram_data_out_bus[9] => ram_data_out3.DATAA
a_ram_data_out_bus[10] => ram_data_out3.DATAA
a_ram_data_out_bus[11] => ram_data_out3.DATAA
a_ram_data_out_bus[12] => ram_data_out3.DATAA
a_ram_data_out_bus[13] => ram_data_out3.DATAA
a_ram_data_out_bus[14] => ram_data_out3.DATAA
a_ram_data_out_bus[15] => ram_data_out3.DATAA
a_ram_data_out_bus[16] => ram_data_out2.DATAA
a_ram_data_out_bus[17] => ram_data_out2.DATAA
a_ram_data_out_bus[18] => ram_data_out2.DATAA
a_ram_data_out_bus[19] => ram_data_out2.DATAA
a_ram_data_out_bus[20] => ram_data_out2.DATAA
a_ram_data_out_bus[21] => ram_data_out2.DATAA
a_ram_data_out_bus[22] => ram_data_out2.DATAA
a_ram_data_out_bus[23] => ram_data_out2.DATAA
a_ram_data_out_bus[24] => ram_data_out2.DATAA
a_ram_data_out_bus[25] => ram_data_out2.DATAA
a_ram_data_out_bus[26] => ram_data_out2.DATAA
a_ram_data_out_bus[27] => ram_data_out2.DATAA
a_ram_data_out_bus[28] => ram_data_out2.DATAA
a_ram_data_out_bus[29] => ram_data_out2.DATAA
a_ram_data_out_bus[30] => ram_data_out2.DATAA
a_ram_data_out_bus[31] => ram_data_out2.DATAA
a_ram_data_out_bus[32] => ram_data_out1.DATAA
a_ram_data_out_bus[33] => ram_data_out1.DATAA
a_ram_data_out_bus[34] => ram_data_out1.DATAA
a_ram_data_out_bus[35] => ram_data_out1.DATAA
a_ram_data_out_bus[36] => ram_data_out1.DATAA
a_ram_data_out_bus[37] => ram_data_out1.DATAA
a_ram_data_out_bus[38] => ram_data_out1.DATAA
a_ram_data_out_bus[39] => ram_data_out1.DATAA
a_ram_data_out_bus[40] => ram_data_out1.DATAA
a_ram_data_out_bus[41] => ram_data_out1.DATAA
a_ram_data_out_bus[42] => ram_data_out1.DATAA
a_ram_data_out_bus[43] => ram_data_out1.DATAA
a_ram_data_out_bus[44] => ram_data_out1.DATAA
a_ram_data_out_bus[45] => ram_data_out1.DATAA
a_ram_data_out_bus[46] => ram_data_out1.DATAA
a_ram_data_out_bus[47] => ram_data_out1.DATAA
a_ram_data_out_bus[48] => ram_data_out0.DATAA
a_ram_data_out_bus[49] => ram_data_out0.DATAA
a_ram_data_out_bus[50] => ram_data_out0.DATAA
a_ram_data_out_bus[51] => ram_data_out0.DATAA
a_ram_data_out_bus[52] => ram_data_out0.DATAA
a_ram_data_out_bus[53] => ram_data_out0.DATAA
a_ram_data_out_bus[54] => ram_data_out0.DATAA
a_ram_data_out_bus[55] => ram_data_out0.DATAA
a_ram_data_out_bus[56] => ram_data_out0.DATAA
a_ram_data_out_bus[57] => ram_data_out0.DATAA
a_ram_data_out_bus[58] => ram_data_out0.DATAA
a_ram_data_out_bus[59] => ram_data_out0.DATAA
a_ram_data_out_bus[60] => ram_data_out0.DATAA
a_ram_data_out_bus[61] => ram_data_out0.DATAA
a_ram_data_out_bus[62] => ram_data_out0.DATAA
a_ram_data_out_bus[63] => ram_data_out0.DATAA
b_ram_data_out_bus[0] => ram_data_out3.DATAB
b_ram_data_out_bus[1] => ram_data_out3.DATAB
b_ram_data_out_bus[2] => ram_data_out3.DATAB
b_ram_data_out_bus[3] => ram_data_out3.DATAB
b_ram_data_out_bus[4] => ram_data_out3.DATAB
b_ram_data_out_bus[5] => ram_data_out3.DATAB
b_ram_data_out_bus[6] => ram_data_out3.DATAB
b_ram_data_out_bus[7] => ram_data_out3.DATAB
b_ram_data_out_bus[8] => ram_data_out3.DATAB
b_ram_data_out_bus[9] => ram_data_out3.DATAB
b_ram_data_out_bus[10] => ram_data_out3.DATAB
b_ram_data_out_bus[11] => ram_data_out3.DATAB
b_ram_data_out_bus[12] => ram_data_out3.DATAB
b_ram_data_out_bus[13] => ram_data_out3.DATAB
b_ram_data_out_bus[14] => ram_data_out3.DATAB
b_ram_data_out_bus[15] => ram_data_out3.DATAB
b_ram_data_out_bus[16] => ram_data_out2.DATAB
b_ram_data_out_bus[17] => ram_data_out2.DATAB
b_ram_data_out_bus[18] => ram_data_out2.DATAB
b_ram_data_out_bus[19] => ram_data_out2.DATAB
b_ram_data_out_bus[20] => ram_data_out2.DATAB
b_ram_data_out_bus[21] => ram_data_out2.DATAB
b_ram_data_out_bus[22] => ram_data_out2.DATAB
b_ram_data_out_bus[23] => ram_data_out2.DATAB
b_ram_data_out_bus[24] => ram_data_out2.DATAB
b_ram_data_out_bus[25] => ram_data_out2.DATAB
b_ram_data_out_bus[26] => ram_data_out2.DATAB
b_ram_data_out_bus[27] => ram_data_out2.DATAB
b_ram_data_out_bus[28] => ram_data_out2.DATAB
b_ram_data_out_bus[29] => ram_data_out2.DATAB
b_ram_data_out_bus[30] => ram_data_out2.DATAB
b_ram_data_out_bus[31] => ram_data_out2.DATAB
b_ram_data_out_bus[32] => ram_data_out1.DATAB
b_ram_data_out_bus[33] => ram_data_out1.DATAB
b_ram_data_out_bus[34] => ram_data_out1.DATAB
b_ram_data_out_bus[35] => ram_data_out1.DATAB
b_ram_data_out_bus[36] => ram_data_out1.DATAB
b_ram_data_out_bus[37] => ram_data_out1.DATAB
b_ram_data_out_bus[38] => ram_data_out1.DATAB
b_ram_data_out_bus[39] => ram_data_out1.DATAB
b_ram_data_out_bus[40] => ram_data_out1.DATAB
b_ram_data_out_bus[41] => ram_data_out1.DATAB
b_ram_data_out_bus[42] => ram_data_out1.DATAB
b_ram_data_out_bus[43] => ram_data_out1.DATAB
b_ram_data_out_bus[44] => ram_data_out1.DATAB
b_ram_data_out_bus[45] => ram_data_out1.DATAB
b_ram_data_out_bus[46] => ram_data_out1.DATAB
b_ram_data_out_bus[47] => ram_data_out1.DATAB
b_ram_data_out_bus[48] => ram_data_out0.DATAB
b_ram_data_out_bus[49] => ram_data_out0.DATAB
b_ram_data_out_bus[50] => ram_data_out0.DATAB
b_ram_data_out_bus[51] => ram_data_out0.DATAB
b_ram_data_out_bus[52] => ram_data_out0.DATAB
b_ram_data_out_bus[53] => ram_data_out0.DATAB
b_ram_data_out_bus[54] => ram_data_out0.DATAB
b_ram_data_out_bus[55] => ram_data_out0.DATAB
b_ram_data_out_bus[56] => ram_data_out0.DATAB
b_ram_data_out_bus[57] => ram_data_out0.DATAB
b_ram_data_out_bus[58] => ram_data_out0.DATAB
b_ram_data_out_bus[59] => ram_data_out0.DATAB
b_ram_data_out_bus[60] => ram_data_out0.DATAB
b_ram_data_out_bus[61] => ram_data_out0.DATAB
b_ram_data_out_bus[62] => ram_data_out0.DATAB
b_ram_data_out_bus[63] => ram_data_out0.DATAB
a_ram_data_in_bus[0] <= a_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[1] <= a_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[2] <= a_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[3] <= a_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[4] <= a_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[5] <= a_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[6] <= a_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[7] <= a_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[8] <= a_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[9] <= a_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[10] <= a_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[11] <= a_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[12] <= a_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[13] <= a_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[14] <= a_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[15] <= a_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[16] <= a_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[17] <= a_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[18] <= a_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[19] <= a_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[20] <= a_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[21] <= a_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[22] <= a_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[23] <= a_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[24] <= a_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[25] <= a_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[26] <= a_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[27] <= a_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[28] <= a_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[29] <= a_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[30] <= a_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[31] <= a_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[32] <= a_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[33] <= a_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[34] <= a_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[35] <= a_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[36] <= a_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[37] <= a_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[38] <= a_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[39] <= a_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[40] <= a_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[41] <= a_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[42] <= a_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[43] <= a_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[44] <= a_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[45] <= a_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[46] <= a_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[47] <= a_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[48] <= a_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[49] <= a_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[50] <= a_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[51] <= a_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[52] <= a_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[53] <= a_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[54] <= a_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[55] <= a_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[56] <= a_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[57] <= a_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[58] <= a_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[59] <= a_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[60] <= a_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[61] <= a_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[62] <= a_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[63] <= a_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[0] <= b_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[1] <= b_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[2] <= b_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[3] <= b_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[4] <= b_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[5] <= b_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[6] <= b_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[7] <= b_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[8] <= b_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[9] <= b_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[10] <= b_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[11] <= b_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[12] <= b_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[13] <= b_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[14] <= b_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[15] <= b_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[16] <= b_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[17] <= b_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[18] <= b_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[19] <= b_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[20] <= b_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[21] <= b_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[22] <= b_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[23] <= b_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[24] <= b_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[25] <= b_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[26] <= b_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[27] <= b_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[28] <= b_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[29] <= b_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[30] <= b_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[31] <= b_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[32] <= b_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[33] <= b_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[34] <= b_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[35] <= b_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[36] <= b_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[37] <= b_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[38] <= b_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[39] <= b_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[40] <= b_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[41] <= b_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[42] <= b_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[43] <= b_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[44] <= b_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[45] <= b_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[46] <= b_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[47] <= b_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[48] <= b_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[49] <= b_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[50] <= b_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[51] <= b_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[52] <= b_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[53] <= b_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[54] <= b_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[55] <= b_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[56] <= b_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[57] <= b_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[58] <= b_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[59] <= b_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[60] <= b_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[61] <= b_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[62] <= b_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[63] <= b_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[0] <= wraddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[1] <= wraddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[2] <= wraddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[3] <= wraddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[4] <= wraddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[5] <= wraddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[6] <= wraddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[7] <= wraddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[8] <= wraddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[9] <= wraddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[10] <= wraddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[11] <= wraddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[12] <= wraddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[13] <= wraddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[14] <= wraddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[15] <= wraddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[0] <= wraddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[1] <= wraddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[2] <= wraddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[3] <= wraddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[4] <= wraddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[5] <= wraddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[6] <= wraddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[7] <= wraddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[8] <= wraddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[9] <= wraddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[10] <= wraddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[11] <= wraddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[12] <= wraddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[13] <= wraddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[14] <= wraddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[15] <= wraddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[0] <= rdaddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[1] <= rdaddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[2] <= rdaddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[3] <= rdaddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[4] <= rdaddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[5] <= rdaddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[6] <= rdaddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[7] <= rdaddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[8] <= rdaddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[9] <= rdaddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[10] <= rdaddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[11] <= rdaddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[12] <= rdaddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[13] <= rdaddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[14] <= rdaddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[15] <= rdaddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[0] <= rdaddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[1] <= rdaddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[2] <= rdaddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[3] <= rdaddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[4] <= rdaddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[5] <= rdaddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[6] <= rdaddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[7] <= rdaddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[8] <= rdaddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[9] <= rdaddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[10] <= rdaddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[11] <= rdaddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[12] <= rdaddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[13] <= rdaddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[14] <= rdaddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[15] <= rdaddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[0] <= ram_data_out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[1] <= ram_data_out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[2] <= ram_data_out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[3] <= ram_data_out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[4] <= ram_data_out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[5] <= ram_data_out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[6] <= ram_data_out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[7] <= ram_data_out0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[8] <= ram_data_out0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[9] <= ram_data_out0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[10] <= ram_data_out0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[11] <= ram_data_out0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[12] <= ram_data_out0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[13] <= ram_data_out0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[14] <= ram_data_out0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[15] <= ram_data_out0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[0] <= ram_data_out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[1] <= ram_data_out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[2] <= ram_data_out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[3] <= ram_data_out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[4] <= ram_data_out1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[5] <= ram_data_out1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[6] <= ram_data_out1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[7] <= ram_data_out1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[8] <= ram_data_out1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[9] <= ram_data_out1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[10] <= ram_data_out1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[11] <= ram_data_out1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[12] <= ram_data_out1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[13] <= ram_data_out1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[14] <= ram_data_out1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[15] <= ram_data_out1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[0] <= ram_data_out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[1] <= ram_data_out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[2] <= ram_data_out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[3] <= ram_data_out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[4] <= ram_data_out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[5] <= ram_data_out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[6] <= ram_data_out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[7] <= ram_data_out2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[8] <= ram_data_out2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[9] <= ram_data_out2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[10] <= ram_data_out2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[11] <= ram_data_out2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[12] <= ram_data_out2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[13] <= ram_data_out2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[14] <= ram_data_out2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[15] <= ram_data_out2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[0] <= ram_data_out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[1] <= ram_data_out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[2] <= ram_data_out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[3] <= ram_data_out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[4] <= ram_data_out3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[5] <= ram_data_out3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[6] <= ram_data_out3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[7] <= ram_data_out3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[8] <= ram_data_out3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[9] <= ram_data_out3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[10] <= ram_data_out3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[11] <= ram_data_out3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[12] <= ram_data_out3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[13] <= ram_data_out3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[14] <= ram_data_out3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[15] <= ram_data_out3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
k_count[0] => Mux1.IN3
k_count[0] => Mux3.IN1
k_count[0] => Mux3.IN2
k_count[0] => Mux3.IN3
k_count[0] => Mux4.IN1
k_count[0] => Mux4.IN2
k_count[0] => Mux4.IN3
k_count[1] => Mux0.IN3
k_count[1] => Mux2.IN1
k_count[1] => Mux2.IN2
k_count[1] => Mux2.IN3
k_count[1] => Mux5.IN1
k_count[1] => Mux5.IN2
k_count[1] => Mux5.IN3
k_count[2] => Mux1.IN2
k_count[2] => rd_addr_d[2]~reg0.DATAIN
k_count[2] => rd_addr_c[2]~reg0.DATAIN
k_count[2] => rd_addr_b[2]~reg0.DATAIN
k_count[2] => rd_addr_a[2]~reg0.DATAIN
k_count[3] => Mux0.IN2
k_count[3] => rd_addr_d[3]~reg0.DATAIN
k_count[3] => rd_addr_c[3]~reg0.DATAIN
k_count[3] => rd_addr_b[3]~reg0.DATAIN
k_count[3] => rd_addr_a[3]~reg0.DATAIN
p_count[0] => Mux0.IN5
p_count[0] => Mux1.IN5
p_count[0] => Mux2.IN5
p_count[0] => Mux3.IN5
p_count[0] => Mux4.IN5
p_count[0] => Mux5.IN5
p_count[1] => Mux0.IN4
p_count[1] => Mux1.IN4
p_count[1] => Mux2.IN4
p_count[1] => Mux3.IN4
p_count[1] => Mux4.IN4
p_count[1] => Mux5.IN4
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
sw_0_in[0] => Mux3.IN2
sw_0_in[0] => Mux7.IN2
sw_0_in[0] => Mux11.IN2
sw_0_in[0] => Mux15.IN2
sw_0_in[1] => Mux2.IN2
sw_0_in[1] => Mux6.IN2
sw_0_in[1] => Mux10.IN2
sw_0_in[1] => Mux14.IN2
sw_0_in[2] => Mux1.IN2
sw_0_in[2] => Mux5.IN2
sw_0_in[2] => Mux9.IN2
sw_0_in[2] => Mux13.IN2
sw_0_in[3] => Mux0.IN2
sw_0_in[3] => Mux4.IN2
sw_0_in[3] => Mux8.IN2
sw_0_in[3] => Mux12.IN2
sw_1_in[0] => Mux3.IN3
sw_1_in[0] => Mux7.IN3
sw_1_in[0] => Mux11.IN3
sw_1_in[0] => Mux15.IN3
sw_1_in[1] => Mux2.IN3
sw_1_in[1] => Mux6.IN3
sw_1_in[1] => Mux10.IN3
sw_1_in[1] => Mux14.IN3
sw_1_in[2] => Mux1.IN3
sw_1_in[2] => Mux5.IN3
sw_1_in[2] => Mux9.IN3
sw_1_in[2] => Mux13.IN3
sw_1_in[3] => Mux0.IN3
sw_1_in[3] => Mux4.IN3
sw_1_in[3] => Mux8.IN3
sw_1_in[3] => Mux12.IN3
sw_2_in[0] => Mux3.IN4
sw_2_in[0] => Mux7.IN4
sw_2_in[0] => Mux11.IN4
sw_2_in[0] => Mux15.IN4
sw_2_in[1] => Mux2.IN4
sw_2_in[1] => Mux6.IN4
sw_2_in[1] => Mux10.IN4
sw_2_in[1] => Mux14.IN4
sw_2_in[2] => Mux1.IN4
sw_2_in[2] => Mux5.IN4
sw_2_in[2] => Mux9.IN4
sw_2_in[2] => Mux13.IN4
sw_2_in[3] => Mux0.IN4
sw_2_in[3] => Mux4.IN4
sw_2_in[3] => Mux8.IN4
sw_2_in[3] => Mux12.IN4
sw_3_in[0] => Mux3.IN5
sw_3_in[0] => Mux7.IN5
sw_3_in[0] => Mux11.IN5
sw_3_in[0] => Mux15.IN5
sw_3_in[1] => Mux2.IN5
sw_3_in[1] => Mux6.IN5
sw_3_in[1] => Mux10.IN5
sw_3_in[1] => Mux14.IN5
sw_3_in[2] => Mux1.IN5
sw_3_in[2] => Mux5.IN5
sw_3_in[2] => Mux9.IN5
sw_3_in[2] => Mux13.IN5
sw_3_in[3] => Mux0.IN5
sw_3_in[3] => Mux4.IN5
sw_3_in[3] => Mux8.IN5
sw_3_in[3] => Mux12.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_1:get_wr_swtiches
clk => swa[0].CLK
clk => swa[1].CLK
clk => swd[0].CLK
clk => swd[1].CLK
clk => swa_tdl[16][0].CLK
clk => swa_tdl[16][1].CLK
clk => swa_tdl[15][0].CLK
clk => swa_tdl[15][1].CLK
clk => swa_tdl[14][0].CLK
clk => swa_tdl[14][1].CLK
clk => swa_tdl[13][0].CLK
clk => swa_tdl[13][1].CLK
clk => swa_tdl[12][0].CLK
clk => swa_tdl[12][1].CLK
clk => swa_tdl[11][0].CLK
clk => swa_tdl[11][1].CLK
clk => swa_tdl[10][0].CLK
clk => swa_tdl[10][1].CLK
clk => swa_tdl[9][0].CLK
clk => swa_tdl[9][1].CLK
clk => swa_tdl[8][0].CLK
clk => swa_tdl[8][1].CLK
clk => swa_tdl[7][0].CLK
clk => swa_tdl[7][1].CLK
clk => swa_tdl[6][0].CLK
clk => swa_tdl[6][1].CLK
clk => swa_tdl[5][0].CLK
clk => swa_tdl[5][1].CLK
clk => swa_tdl[4][0].CLK
clk => swa_tdl[4][1].CLK
clk => swa_tdl[3][0].CLK
clk => swa_tdl[3][1].CLK
clk => swa_tdl[2][0].CLK
clk => swa_tdl[2][1].CLK
clk => swa_tdl[1][0].CLK
clk => swa_tdl[1][1].CLK
clk => swa_tdl[0][0].CLK
clk => swa_tdl[0][1].CLK
clk => swd_tdl[16][0].CLK
clk => swd_tdl[16][1].CLK
clk => swd_tdl[15][0].CLK
clk => swd_tdl[15][1].CLK
clk => swd_tdl[14][0].CLK
clk => swd_tdl[14][1].CLK
clk => swd_tdl[13][0].CLK
clk => swd_tdl[13][1].CLK
clk => swd_tdl[12][0].CLK
clk => swd_tdl[12][1].CLK
clk => swd_tdl[11][0].CLK
clk => swd_tdl[11][1].CLK
clk => swd_tdl[10][0].CLK
clk => swd_tdl[10][1].CLK
clk => swd_tdl[9][0].CLK
clk => swd_tdl[9][1].CLK
clk => swd_tdl[8][0].CLK
clk => swd_tdl[8][1].CLK
clk => swd_tdl[7][0].CLK
clk => swd_tdl[7][1].CLK
clk => swd_tdl[6][0].CLK
clk => swd_tdl[6][1].CLK
clk => swd_tdl[5][0].CLK
clk => swd_tdl[5][1].CLK
clk => swd_tdl[4][0].CLK
clk => swd_tdl[4][1].CLK
clk => swd_tdl[3][0].CLK
clk => swd_tdl[3][1].CLK
clk => swd_tdl[2][0].CLK
clk => swd_tdl[2][1].CLK
clk => swd_tdl[1][0].CLK
clk => swd_tdl[1][1].CLK
clk => swd_tdl[0][0].CLK
clk => swd_tdl[0][1].CLK
global_clock_enable => swa[0].ENA
global_clock_enable => swa[1].ENA
global_clock_enable => swd[0].ENA
global_clock_enable => swd[1].ENA
global_clock_enable => swa_tdl[16][0].ENA
global_clock_enable => swa_tdl[16][1].ENA
global_clock_enable => swa_tdl[15][0].ENA
global_clock_enable => swa_tdl[15][1].ENA
global_clock_enable => swa_tdl[14][0].ENA
global_clock_enable => swa_tdl[14][1].ENA
global_clock_enable => swa_tdl[13][0].ENA
global_clock_enable => swa_tdl[13][1].ENA
global_clock_enable => swa_tdl[12][0].ENA
global_clock_enable => swa_tdl[12][1].ENA
global_clock_enable => swa_tdl[11][0].ENA
global_clock_enable => swa_tdl[11][1].ENA
global_clock_enable => swa_tdl[10][0].ENA
global_clock_enable => swa_tdl[10][1].ENA
global_clock_enable => swa_tdl[9][0].ENA
global_clock_enable => swa_tdl[9][1].ENA
global_clock_enable => swa_tdl[8][0].ENA
global_clock_enable => swa_tdl[8][1].ENA
global_clock_enable => swa_tdl[7][0].ENA
global_clock_enable => swa_tdl[7][1].ENA
global_clock_enable => swa_tdl[6][0].ENA
global_clock_enable => swa_tdl[6][1].ENA
global_clock_enable => swa_tdl[5][0].ENA
global_clock_enable => swa_tdl[5][1].ENA
global_clock_enable => swa_tdl[4][0].ENA
global_clock_enable => swa_tdl[4][1].ENA
global_clock_enable => swa_tdl[3][0].ENA
global_clock_enable => swa_tdl[3][1].ENA
global_clock_enable => swa_tdl[2][0].ENA
global_clock_enable => swa_tdl[2][1].ENA
global_clock_enable => swa_tdl[1][0].ENA
global_clock_enable => swa_tdl[1][1].ENA
global_clock_enable => swa_tdl[0][0].ENA
global_clock_enable => swa_tdl[0][1].ENA
global_clock_enable => swd_tdl[16][0].ENA
global_clock_enable => swd_tdl[16][1].ENA
global_clock_enable => swd_tdl[15][0].ENA
global_clock_enable => swd_tdl[15][1].ENA
global_clock_enable => swd_tdl[14][0].ENA
global_clock_enable => swd_tdl[14][1].ENA
global_clock_enable => swd_tdl[13][0].ENA
global_clock_enable => swd_tdl[13][1].ENA
global_clock_enable => swd_tdl[12][0].ENA
global_clock_enable => swd_tdl[12][1].ENA
global_clock_enable => swd_tdl[11][0].ENA
global_clock_enable => swd_tdl[11][1].ENA
global_clock_enable => swd_tdl[10][0].ENA
global_clock_enable => swd_tdl[10][1].ENA
global_clock_enable => swd_tdl[9][0].ENA
global_clock_enable => swd_tdl[9][1].ENA
global_clock_enable => swd_tdl[8][0].ENA
global_clock_enable => swd_tdl[8][1].ENA
global_clock_enable => swd_tdl[7][0].ENA
global_clock_enable => swd_tdl[7][1].ENA
global_clock_enable => swd_tdl[6][0].ENA
global_clock_enable => swd_tdl[6][1].ENA
global_clock_enable => swd_tdl[5][0].ENA
global_clock_enable => swd_tdl[5][1].ENA
global_clock_enable => swd_tdl[4][0].ENA
global_clock_enable => swd_tdl[4][1].ENA
global_clock_enable => swd_tdl[3][0].ENA
global_clock_enable => swd_tdl[3][1].ENA
global_clock_enable => swd_tdl[2][0].ENA
global_clock_enable => swd_tdl[2][1].ENA
global_clock_enable => swd_tdl[1][0].ENA
global_clock_enable => swd_tdl[1][1].ENA
global_clock_enable => swd_tdl[0][0].ENA
global_clock_enable => swd_tdl[0][1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN3
k_count[0] => Mux3.IN3
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN3
k_count[1] => Mux2.IN3
k_count[2] => Add0.IN2
k_count[2] => Mux3.IN2
k_count[3] => Add0.IN1
k_count[3] => Mux2.IN2
p_count[0] => Mux0.IN5
p_count[0] => Mux1.IN5
p_count[0] => Mux2.IN5
p_count[0] => Mux3.IN5
p_count[1] => Mux0.IN4
p_count[1] => Mux1.IN4
p_count[1] => Mux2.IN4
p_count[1] => Mux3.IN4
sw_data_write[0] <= swd_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_write[1] <= swd_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[0] <= swa_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[1] <= swa_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_1:ram_cxb_wr
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => sw_3_arr[15][0].CLK
clk => sw_3_arr[15][1].CLK
clk => sw_3_arr[15][2].CLK
clk => sw_3_arr[15][3].CLK
clk => sw_3_arr[14][0].CLK
clk => sw_3_arr[14][1].CLK
clk => sw_3_arr[14][2].CLK
clk => sw_3_arr[14][3].CLK
clk => sw_3_arr[13][0].CLK
clk => sw_3_arr[13][1].CLK
clk => sw_3_arr[13][2].CLK
clk => sw_3_arr[13][3].CLK
clk => sw_3_arr[12][0].CLK
clk => sw_3_arr[12][1].CLK
clk => sw_3_arr[12][2].CLK
clk => sw_3_arr[12][3].CLK
clk => sw_3_arr[11][0].CLK
clk => sw_3_arr[11][1].CLK
clk => sw_3_arr[11][2].CLK
clk => sw_3_arr[11][3].CLK
clk => sw_3_arr[10][0].CLK
clk => sw_3_arr[10][1].CLK
clk => sw_3_arr[10][2].CLK
clk => sw_3_arr[10][3].CLK
clk => sw_3_arr[9][0].CLK
clk => sw_3_arr[9][1].CLK
clk => sw_3_arr[9][2].CLK
clk => sw_3_arr[9][3].CLK
clk => sw_3_arr[8][0].CLK
clk => sw_3_arr[8][1].CLK
clk => sw_3_arr[8][2].CLK
clk => sw_3_arr[8][3].CLK
clk => sw_3_arr[7][0].CLK
clk => sw_3_arr[7][1].CLK
clk => sw_3_arr[7][2].CLK
clk => sw_3_arr[7][3].CLK
clk => sw_3_arr[6][0].CLK
clk => sw_3_arr[6][1].CLK
clk => sw_3_arr[6][2].CLK
clk => sw_3_arr[6][3].CLK
clk => sw_3_arr[5][0].CLK
clk => sw_3_arr[5][1].CLK
clk => sw_3_arr[5][2].CLK
clk => sw_3_arr[5][3].CLK
clk => sw_3_arr[4][0].CLK
clk => sw_3_arr[4][1].CLK
clk => sw_3_arr[4][2].CLK
clk => sw_3_arr[4][3].CLK
clk => sw_3_arr[3][0].CLK
clk => sw_3_arr[3][1].CLK
clk => sw_3_arr[3][2].CLK
clk => sw_3_arr[3][3].CLK
clk => sw_3_arr[2][0].CLK
clk => sw_3_arr[2][1].CLK
clk => sw_3_arr[2][2].CLK
clk => sw_3_arr[2][3].CLK
clk => sw_3_arr[1][0].CLK
clk => sw_3_arr[1][1].CLK
clk => sw_3_arr[1][2].CLK
clk => sw_3_arr[1][3].CLK
clk => sw_3_arr[0][0].CLK
clk => sw_3_arr[0][1].CLK
clk => sw_3_arr[0][2].CLK
clk => sw_3_arr[0][3].CLK
clk => sw_2_arr[15][0].CLK
clk => sw_2_arr[15][1].CLK
clk => sw_2_arr[15][2].CLK
clk => sw_2_arr[15][3].CLK
clk => sw_2_arr[14][0].CLK
clk => sw_2_arr[14][1].CLK
clk => sw_2_arr[14][2].CLK
clk => sw_2_arr[14][3].CLK
clk => sw_2_arr[13][0].CLK
clk => sw_2_arr[13][1].CLK
clk => sw_2_arr[13][2].CLK
clk => sw_2_arr[13][3].CLK
clk => sw_2_arr[12][0].CLK
clk => sw_2_arr[12][1].CLK
clk => sw_2_arr[12][2].CLK
clk => sw_2_arr[12][3].CLK
clk => sw_2_arr[11][0].CLK
clk => sw_2_arr[11][1].CLK
clk => sw_2_arr[11][2].CLK
clk => sw_2_arr[11][3].CLK
clk => sw_2_arr[10][0].CLK
clk => sw_2_arr[10][1].CLK
clk => sw_2_arr[10][2].CLK
clk => sw_2_arr[10][3].CLK
clk => sw_2_arr[9][0].CLK
clk => sw_2_arr[9][1].CLK
clk => sw_2_arr[9][2].CLK
clk => sw_2_arr[9][3].CLK
clk => sw_2_arr[8][0].CLK
clk => sw_2_arr[8][1].CLK
clk => sw_2_arr[8][2].CLK
clk => sw_2_arr[8][3].CLK
clk => sw_2_arr[7][0].CLK
clk => sw_2_arr[7][1].CLK
clk => sw_2_arr[7][2].CLK
clk => sw_2_arr[7][3].CLK
clk => sw_2_arr[6][0].CLK
clk => sw_2_arr[6][1].CLK
clk => sw_2_arr[6][2].CLK
clk => sw_2_arr[6][3].CLK
clk => sw_2_arr[5][0].CLK
clk => sw_2_arr[5][1].CLK
clk => sw_2_arr[5][2].CLK
clk => sw_2_arr[5][3].CLK
clk => sw_2_arr[4][0].CLK
clk => sw_2_arr[4][1].CLK
clk => sw_2_arr[4][2].CLK
clk => sw_2_arr[4][3].CLK
clk => sw_2_arr[3][0].CLK
clk => sw_2_arr[3][1].CLK
clk => sw_2_arr[3][2].CLK
clk => sw_2_arr[3][3].CLK
clk => sw_2_arr[2][0].CLK
clk => sw_2_arr[2][1].CLK
clk => sw_2_arr[2][2].CLK
clk => sw_2_arr[2][3].CLK
clk => sw_2_arr[1][0].CLK
clk => sw_2_arr[1][1].CLK
clk => sw_2_arr[1][2].CLK
clk => sw_2_arr[1][3].CLK
clk => sw_2_arr[0][0].CLK
clk => sw_2_arr[0][1].CLK
clk => sw_2_arr[0][2].CLK
clk => sw_2_arr[0][3].CLK
clk => sw_1_arr[15][0].CLK
clk => sw_1_arr[15][1].CLK
clk => sw_1_arr[15][2].CLK
clk => sw_1_arr[15][3].CLK
clk => sw_1_arr[14][0].CLK
clk => sw_1_arr[14][1].CLK
clk => sw_1_arr[14][2].CLK
clk => sw_1_arr[14][3].CLK
clk => sw_1_arr[13][0].CLK
clk => sw_1_arr[13][1].CLK
clk => sw_1_arr[13][2].CLK
clk => sw_1_arr[13][3].CLK
clk => sw_1_arr[12][0].CLK
clk => sw_1_arr[12][1].CLK
clk => sw_1_arr[12][2].CLK
clk => sw_1_arr[12][3].CLK
clk => sw_1_arr[11][0].CLK
clk => sw_1_arr[11][1].CLK
clk => sw_1_arr[11][2].CLK
clk => sw_1_arr[11][3].CLK
clk => sw_1_arr[10][0].CLK
clk => sw_1_arr[10][1].CLK
clk => sw_1_arr[10][2].CLK
clk => sw_1_arr[10][3].CLK
clk => sw_1_arr[9][0].CLK
clk => sw_1_arr[9][1].CLK
clk => sw_1_arr[9][2].CLK
clk => sw_1_arr[9][3].CLK
clk => sw_1_arr[8][0].CLK
clk => sw_1_arr[8][1].CLK
clk => sw_1_arr[8][2].CLK
clk => sw_1_arr[8][3].CLK
clk => sw_1_arr[7][0].CLK
clk => sw_1_arr[7][1].CLK
clk => sw_1_arr[7][2].CLK
clk => sw_1_arr[7][3].CLK
clk => sw_1_arr[6][0].CLK
clk => sw_1_arr[6][1].CLK
clk => sw_1_arr[6][2].CLK
clk => sw_1_arr[6][3].CLK
clk => sw_1_arr[5][0].CLK
clk => sw_1_arr[5][1].CLK
clk => sw_1_arr[5][2].CLK
clk => sw_1_arr[5][3].CLK
clk => sw_1_arr[4][0].CLK
clk => sw_1_arr[4][1].CLK
clk => sw_1_arr[4][2].CLK
clk => sw_1_arr[4][3].CLK
clk => sw_1_arr[3][0].CLK
clk => sw_1_arr[3][1].CLK
clk => sw_1_arr[3][2].CLK
clk => sw_1_arr[3][3].CLK
clk => sw_1_arr[2][0].CLK
clk => sw_1_arr[2][1].CLK
clk => sw_1_arr[2][2].CLK
clk => sw_1_arr[2][3].CLK
clk => sw_1_arr[1][0].CLK
clk => sw_1_arr[1][1].CLK
clk => sw_1_arr[1][2].CLK
clk => sw_1_arr[1][3].CLK
clk => sw_1_arr[0][0].CLK
clk => sw_1_arr[0][1].CLK
clk => sw_1_arr[0][2].CLK
clk => sw_1_arr[0][3].CLK
clk => sw_0_arr[15][0].CLK
clk => sw_0_arr[15][1].CLK
clk => sw_0_arr[15][2].CLK
clk => sw_0_arr[15][3].CLK
clk => sw_0_arr[14][0].CLK
clk => sw_0_arr[14][1].CLK
clk => sw_0_arr[14][2].CLK
clk => sw_0_arr[14][3].CLK
clk => sw_0_arr[13][0].CLK
clk => sw_0_arr[13][1].CLK
clk => sw_0_arr[13][2].CLK
clk => sw_0_arr[13][3].CLK
clk => sw_0_arr[12][0].CLK
clk => sw_0_arr[12][1].CLK
clk => sw_0_arr[12][2].CLK
clk => sw_0_arr[12][3].CLK
clk => sw_0_arr[11][0].CLK
clk => sw_0_arr[11][1].CLK
clk => sw_0_arr[11][2].CLK
clk => sw_0_arr[11][3].CLK
clk => sw_0_arr[10][0].CLK
clk => sw_0_arr[10][1].CLK
clk => sw_0_arr[10][2].CLK
clk => sw_0_arr[10][3].CLK
clk => sw_0_arr[9][0].CLK
clk => sw_0_arr[9][1].CLK
clk => sw_0_arr[9][2].CLK
clk => sw_0_arr[9][3].CLK
clk => sw_0_arr[8][0].CLK
clk => sw_0_arr[8][1].CLK
clk => sw_0_arr[8][2].CLK
clk => sw_0_arr[8][3].CLK
clk => sw_0_arr[7][0].CLK
clk => sw_0_arr[7][1].CLK
clk => sw_0_arr[7][2].CLK
clk => sw_0_arr[7][3].CLK
clk => sw_0_arr[6][0].CLK
clk => sw_0_arr[6][1].CLK
clk => sw_0_arr[6][2].CLK
clk => sw_0_arr[6][3].CLK
clk => sw_0_arr[5][0].CLK
clk => sw_0_arr[5][1].CLK
clk => sw_0_arr[5][2].CLK
clk => sw_0_arr[5][3].CLK
clk => sw_0_arr[4][0].CLK
clk => sw_0_arr[4][1].CLK
clk => sw_0_arr[4][2].CLK
clk => sw_0_arr[4][3].CLK
clk => sw_0_arr[3][0].CLK
clk => sw_0_arr[3][1].CLK
clk => sw_0_arr[3][2].CLK
clk => sw_0_arr[3][3].CLK
clk => sw_0_arr[2][0].CLK
clk => sw_0_arr[2][1].CLK
clk => sw_0_arr[2][2].CLK
clk => sw_0_arr[2][3].CLK
clk => sw_0_arr[1][0].CLK
clk => sw_0_arr[1][1].CLK
clk => sw_0_arr[1][2].CLK
clk => sw_0_arr[1][3].CLK
clk => sw_0_arr[0][0].CLK
clk => sw_0_arr[0][1].CLK
clk => sw_0_arr[0][2].CLK
clk => sw_0_arr[0][3].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => sw_3_arr[15][0].ENA
global_clock_enable => sw_3_arr[15][1].ENA
global_clock_enable => sw_3_arr[15][2].ENA
global_clock_enable => sw_3_arr[15][3].ENA
global_clock_enable => sw_3_arr[14][0].ENA
global_clock_enable => sw_3_arr[14][1].ENA
global_clock_enable => sw_3_arr[14][2].ENA
global_clock_enable => sw_3_arr[14][3].ENA
global_clock_enable => sw_3_arr[13][0].ENA
global_clock_enable => sw_3_arr[13][1].ENA
global_clock_enable => sw_3_arr[13][2].ENA
global_clock_enable => sw_3_arr[13][3].ENA
global_clock_enable => sw_3_arr[12][0].ENA
global_clock_enable => sw_3_arr[12][1].ENA
global_clock_enable => sw_3_arr[12][2].ENA
global_clock_enable => sw_3_arr[12][3].ENA
global_clock_enable => sw_3_arr[11][0].ENA
global_clock_enable => sw_3_arr[11][1].ENA
global_clock_enable => sw_3_arr[11][2].ENA
global_clock_enable => sw_3_arr[11][3].ENA
global_clock_enable => sw_3_arr[10][0].ENA
global_clock_enable => sw_3_arr[10][1].ENA
global_clock_enable => sw_3_arr[10][2].ENA
global_clock_enable => sw_3_arr[10][3].ENA
global_clock_enable => sw_3_arr[9][0].ENA
global_clock_enable => sw_3_arr[9][1].ENA
global_clock_enable => sw_3_arr[9][2].ENA
global_clock_enable => sw_3_arr[9][3].ENA
global_clock_enable => sw_3_arr[8][0].ENA
global_clock_enable => sw_3_arr[8][1].ENA
global_clock_enable => sw_3_arr[8][2].ENA
global_clock_enable => sw_3_arr[8][3].ENA
global_clock_enable => sw_3_arr[7][0].ENA
global_clock_enable => sw_3_arr[7][1].ENA
global_clock_enable => sw_3_arr[7][2].ENA
global_clock_enable => sw_3_arr[7][3].ENA
global_clock_enable => sw_3_arr[6][0].ENA
global_clock_enable => sw_3_arr[6][1].ENA
global_clock_enable => sw_3_arr[6][2].ENA
global_clock_enable => sw_3_arr[6][3].ENA
global_clock_enable => sw_3_arr[5][0].ENA
global_clock_enable => sw_3_arr[5][1].ENA
global_clock_enable => sw_3_arr[5][2].ENA
global_clock_enable => sw_3_arr[5][3].ENA
global_clock_enable => sw_3_arr[4][0].ENA
global_clock_enable => sw_3_arr[4][1].ENA
global_clock_enable => sw_3_arr[4][2].ENA
global_clock_enable => sw_3_arr[4][3].ENA
global_clock_enable => sw_3_arr[3][0].ENA
global_clock_enable => sw_3_arr[3][1].ENA
global_clock_enable => sw_3_arr[3][2].ENA
global_clock_enable => sw_3_arr[3][3].ENA
global_clock_enable => sw_3_arr[2][0].ENA
global_clock_enable => sw_3_arr[2][1].ENA
global_clock_enable => sw_3_arr[2][2].ENA
global_clock_enable => sw_3_arr[2][3].ENA
global_clock_enable => sw_3_arr[1][0].ENA
global_clock_enable => sw_3_arr[1][1].ENA
global_clock_enable => sw_3_arr[1][2].ENA
global_clock_enable => sw_3_arr[1][3].ENA
global_clock_enable => sw_3_arr[0][0].ENA
global_clock_enable => sw_3_arr[0][1].ENA
global_clock_enable => sw_3_arr[0][2].ENA
global_clock_enable => sw_3_arr[0][3].ENA
global_clock_enable => sw_2_arr[15][0].ENA
global_clock_enable => sw_2_arr[15][1].ENA
global_clock_enable => sw_2_arr[15][2].ENA
global_clock_enable => sw_2_arr[15][3].ENA
global_clock_enable => sw_2_arr[14][0].ENA
global_clock_enable => sw_2_arr[14][1].ENA
global_clock_enable => sw_2_arr[14][2].ENA
global_clock_enable => sw_2_arr[14][3].ENA
global_clock_enable => sw_2_arr[13][0].ENA
global_clock_enable => sw_2_arr[13][1].ENA
global_clock_enable => sw_2_arr[13][2].ENA
global_clock_enable => sw_2_arr[13][3].ENA
global_clock_enable => sw_2_arr[12][0].ENA
global_clock_enable => sw_2_arr[12][1].ENA
global_clock_enable => sw_2_arr[12][2].ENA
global_clock_enable => sw_2_arr[12][3].ENA
global_clock_enable => sw_2_arr[11][0].ENA
global_clock_enable => sw_2_arr[11][1].ENA
global_clock_enable => sw_2_arr[11][2].ENA
global_clock_enable => sw_2_arr[11][3].ENA
global_clock_enable => sw_2_arr[10][0].ENA
global_clock_enable => sw_2_arr[10][1].ENA
global_clock_enable => sw_2_arr[10][2].ENA
global_clock_enable => sw_2_arr[10][3].ENA
global_clock_enable => sw_2_arr[9][0].ENA
global_clock_enable => sw_2_arr[9][1].ENA
global_clock_enable => sw_2_arr[9][2].ENA
global_clock_enable => sw_2_arr[9][3].ENA
global_clock_enable => sw_2_arr[8][0].ENA
global_clock_enable => sw_2_arr[8][1].ENA
global_clock_enable => sw_2_arr[8][2].ENA
global_clock_enable => sw_2_arr[8][3].ENA
global_clock_enable => sw_2_arr[7][0].ENA
global_clock_enable => sw_2_arr[7][1].ENA
global_clock_enable => sw_2_arr[7][2].ENA
global_clock_enable => sw_2_arr[7][3].ENA
global_clock_enable => sw_2_arr[6][0].ENA
global_clock_enable => sw_2_arr[6][1].ENA
global_clock_enable => sw_2_arr[6][2].ENA
global_clock_enable => sw_2_arr[6][3].ENA
global_clock_enable => sw_2_arr[5][0].ENA
global_clock_enable => sw_2_arr[5][1].ENA
global_clock_enable => sw_2_arr[5][2].ENA
global_clock_enable => sw_2_arr[5][3].ENA
global_clock_enable => sw_2_arr[4][0].ENA
global_clock_enable => sw_2_arr[4][1].ENA
global_clock_enable => sw_2_arr[4][2].ENA
global_clock_enable => sw_2_arr[4][3].ENA
global_clock_enable => sw_2_arr[3][0].ENA
global_clock_enable => sw_2_arr[3][1].ENA
global_clock_enable => sw_2_arr[3][2].ENA
global_clock_enable => sw_2_arr[3][3].ENA
global_clock_enable => sw_2_arr[2][0].ENA
global_clock_enable => sw_2_arr[2][1].ENA
global_clock_enable => sw_2_arr[2][2].ENA
global_clock_enable => sw_2_arr[2][3].ENA
global_clock_enable => sw_2_arr[1][0].ENA
global_clock_enable => sw_2_arr[1][1].ENA
global_clock_enable => sw_2_arr[1][2].ENA
global_clock_enable => sw_2_arr[1][3].ENA
global_clock_enable => sw_2_arr[0][0].ENA
global_clock_enable => sw_2_arr[0][1].ENA
global_clock_enable => sw_2_arr[0][2].ENA
global_clock_enable => sw_2_arr[0][3].ENA
global_clock_enable => sw_1_arr[15][0].ENA
global_clock_enable => sw_1_arr[15][1].ENA
global_clock_enable => sw_1_arr[15][2].ENA
global_clock_enable => sw_1_arr[15][3].ENA
global_clock_enable => sw_1_arr[14][0].ENA
global_clock_enable => sw_1_arr[14][1].ENA
global_clock_enable => sw_1_arr[14][2].ENA
global_clock_enable => sw_1_arr[14][3].ENA
global_clock_enable => sw_1_arr[13][0].ENA
global_clock_enable => sw_1_arr[13][1].ENA
global_clock_enable => sw_1_arr[13][2].ENA
global_clock_enable => sw_1_arr[13][3].ENA
global_clock_enable => sw_1_arr[12][0].ENA
global_clock_enable => sw_1_arr[12][1].ENA
global_clock_enable => sw_1_arr[12][2].ENA
global_clock_enable => sw_1_arr[12][3].ENA
global_clock_enable => sw_1_arr[11][0].ENA
global_clock_enable => sw_1_arr[11][1].ENA
global_clock_enable => sw_1_arr[11][2].ENA
global_clock_enable => sw_1_arr[11][3].ENA
global_clock_enable => sw_1_arr[10][0].ENA
global_clock_enable => sw_1_arr[10][1].ENA
global_clock_enable => sw_1_arr[10][2].ENA
global_clock_enable => sw_1_arr[10][3].ENA
global_clock_enable => sw_1_arr[9][0].ENA
global_clock_enable => sw_1_arr[9][1].ENA
global_clock_enable => sw_1_arr[9][2].ENA
global_clock_enable => sw_1_arr[9][3].ENA
global_clock_enable => sw_1_arr[8][0].ENA
global_clock_enable => sw_1_arr[8][1].ENA
global_clock_enable => sw_1_arr[8][2].ENA
global_clock_enable => sw_1_arr[8][3].ENA
global_clock_enable => sw_1_arr[7][0].ENA
global_clock_enable => sw_1_arr[7][1].ENA
global_clock_enable => sw_1_arr[7][2].ENA
global_clock_enable => sw_1_arr[7][3].ENA
global_clock_enable => sw_1_arr[6][0].ENA
global_clock_enable => sw_1_arr[6][1].ENA
global_clock_enable => sw_1_arr[6][2].ENA
global_clock_enable => sw_1_arr[6][3].ENA
global_clock_enable => sw_1_arr[5][0].ENA
global_clock_enable => sw_1_arr[5][1].ENA
global_clock_enable => sw_1_arr[5][2].ENA
global_clock_enable => sw_1_arr[5][3].ENA
global_clock_enable => sw_1_arr[4][0].ENA
global_clock_enable => sw_1_arr[4][1].ENA
global_clock_enable => sw_1_arr[4][2].ENA
global_clock_enable => sw_1_arr[4][3].ENA
global_clock_enable => sw_1_arr[3][0].ENA
global_clock_enable => sw_1_arr[3][1].ENA
global_clock_enable => sw_1_arr[3][2].ENA
global_clock_enable => sw_1_arr[3][3].ENA
global_clock_enable => sw_1_arr[2][0].ENA
global_clock_enable => sw_1_arr[2][1].ENA
global_clock_enable => sw_1_arr[2][2].ENA
global_clock_enable => sw_1_arr[2][3].ENA
global_clock_enable => sw_1_arr[1][0].ENA
global_clock_enable => sw_1_arr[1][1].ENA
global_clock_enable => sw_1_arr[1][2].ENA
global_clock_enable => sw_1_arr[1][3].ENA
global_clock_enable => sw_1_arr[0][0].ENA
global_clock_enable => sw_1_arr[0][1].ENA
global_clock_enable => sw_1_arr[0][2].ENA
global_clock_enable => sw_1_arr[0][3].ENA
global_clock_enable => sw_0_arr[15][0].ENA
global_clock_enable => sw_0_arr[15][1].ENA
global_clock_enable => sw_0_arr[15][2].ENA
global_clock_enable => sw_0_arr[15][3].ENA
global_clock_enable => sw_0_arr[14][0].ENA
global_clock_enable => sw_0_arr[14][1].ENA
global_clock_enable => sw_0_arr[14][2].ENA
global_clock_enable => sw_0_arr[14][3].ENA
global_clock_enable => sw_0_arr[13][0].ENA
global_clock_enable => sw_0_arr[13][1].ENA
global_clock_enable => sw_0_arr[13][2].ENA
global_clock_enable => sw_0_arr[13][3].ENA
global_clock_enable => sw_0_arr[12][0].ENA
global_clock_enable => sw_0_arr[12][1].ENA
global_clock_enable => sw_0_arr[12][2].ENA
global_clock_enable => sw_0_arr[12][3].ENA
global_clock_enable => sw_0_arr[11][0].ENA
global_clock_enable => sw_0_arr[11][1].ENA
global_clock_enable => sw_0_arr[11][2].ENA
global_clock_enable => sw_0_arr[11][3].ENA
global_clock_enable => sw_0_arr[10][0].ENA
global_clock_enable => sw_0_arr[10][1].ENA
global_clock_enable => sw_0_arr[10][2].ENA
global_clock_enable => sw_0_arr[10][3].ENA
global_clock_enable => sw_0_arr[9][0].ENA
global_clock_enable => sw_0_arr[9][1].ENA
global_clock_enable => sw_0_arr[9][2].ENA
global_clock_enable => sw_0_arr[9][3].ENA
global_clock_enable => sw_0_arr[8][0].ENA
global_clock_enable => sw_0_arr[8][1].ENA
global_clock_enable => sw_0_arr[8][2].ENA
global_clock_enable => sw_0_arr[8][3].ENA
global_clock_enable => sw_0_arr[7][0].ENA
global_clock_enable => sw_0_arr[7][1].ENA
global_clock_enable => sw_0_arr[7][2].ENA
global_clock_enable => sw_0_arr[7][3].ENA
global_clock_enable => sw_0_arr[6][0].ENA
global_clock_enable => sw_0_arr[6][1].ENA
global_clock_enable => sw_0_arr[6][2].ENA
global_clock_enable => sw_0_arr[6][3].ENA
global_clock_enable => sw_0_arr[5][0].ENA
global_clock_enable => sw_0_arr[5][1].ENA
global_clock_enable => sw_0_arr[5][2].ENA
global_clock_enable => sw_0_arr[5][3].ENA
global_clock_enable => sw_0_arr[4][0].ENA
global_clock_enable => sw_0_arr[4][1].ENA
global_clock_enable => sw_0_arr[4][2].ENA
global_clock_enable => sw_0_arr[4][3].ENA
global_clock_enable => sw_0_arr[3][0].ENA
global_clock_enable => sw_0_arr[3][1].ENA
global_clock_enable => sw_0_arr[3][2].ENA
global_clock_enable => sw_0_arr[3][3].ENA
global_clock_enable => sw_0_arr[2][0].ENA
global_clock_enable => sw_0_arr[2][1].ENA
global_clock_enable => sw_0_arr[2][2].ENA
global_clock_enable => sw_0_arr[2][3].ENA
global_clock_enable => sw_0_arr[1][0].ENA
global_clock_enable => sw_0_arr[1][1].ENA
global_clock_enable => sw_0_arr[1][2].ENA
global_clock_enable => sw_0_arr[1][3].ENA
global_clock_enable => sw_0_arr[0][0].ENA
global_clock_enable => sw_0_arr[0][1].ENA
global_clock_enable => sw_0_arr[0][2].ENA
global_clock_enable => sw_0_arr[0][3].ENA
sw_0_in[0] => sw_0_arr[0][0].DATAIN
sw_0_in[1] => sw_0_arr[0][1].DATAIN
sw_0_in[2] => sw_0_arr[0][2].DATAIN
sw_0_in[3] => sw_0_arr[0][3].DATAIN
sw_1_in[0] => sw_1_arr[0][0].DATAIN
sw_1_in[1] => sw_1_arr[0][1].DATAIN
sw_1_in[2] => sw_1_arr[0][2].DATAIN
sw_1_in[3] => sw_1_arr[0][3].DATAIN
sw_2_in[0] => sw_2_arr[0][0].DATAIN
sw_2_in[1] => sw_2_arr[0][1].DATAIN
sw_2_in[2] => sw_2_arr[0][2].DATAIN
sw_2_in[3] => sw_2_arr[0][3].DATAIN
sw_3_in[0] => sw_3_arr[0][0].DATAIN
sw_3_in[1] => sw_3_arr[0][1].DATAIN
sw_3_in[2] => sw_3_arr[0][2].DATAIN
sw_3_in[3] => sw_3_arr[0][3].DATAIN
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u1.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u1.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u1.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_bit:gen_disc:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_bfp_o:gen_disc:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i:gen_disc:bfp_scale.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2:gen_da2:cm1.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2:gen_da2:cm2.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2:gen_da2:cm3.global_clock_enable
global_clock_enable => reg_no_twiddle[6][1][7].ENA
global_clock_enable => reg_no_twiddle[6][1][6].ENA
global_clock_enable => reg_no_twiddle[6][1][5].ENA
global_clock_enable => reg_no_twiddle[6][1][4].ENA
global_clock_enable => reg_no_twiddle[6][1][3].ENA
global_clock_enable => reg_no_twiddle[6][1][2].ENA
global_clock_enable => reg_no_twiddle[6][1][1].ENA
global_clock_enable => reg_no_twiddle[6][1][0].ENA
global_clock_enable => reg_no_twiddle[6][0][0].ENA
global_clock_enable => reg_no_twiddle[6][0][1].ENA
global_clock_enable => reg_no_twiddle[6][0][2].ENA
global_clock_enable => reg_no_twiddle[6][0][3].ENA
global_clock_enable => reg_no_twiddle[6][0][4].ENA
global_clock_enable => reg_no_twiddle[6][0][5].ENA
global_clock_enable => reg_no_twiddle[6][0][6].ENA
global_clock_enable => reg_no_twiddle[6][0][7].ENA
global_clock_enable => reg_no_twiddle[5][1][0].ENA
global_clock_enable => reg_no_twiddle[5][1][1].ENA
global_clock_enable => reg_no_twiddle[5][1][2].ENA
global_clock_enable => reg_no_twiddle[5][1][3].ENA
global_clock_enable => reg_no_twiddle[5][1][4].ENA
global_clock_enable => reg_no_twiddle[5][1][5].ENA
global_clock_enable => reg_no_twiddle[5][1][6].ENA
global_clock_enable => reg_no_twiddle[5][1][7].ENA
global_clock_enable => reg_no_twiddle[5][0][0].ENA
global_clock_enable => reg_no_twiddle[5][0][1].ENA
global_clock_enable => reg_no_twiddle[5][0][2].ENA
global_clock_enable => reg_no_twiddle[5][0][3].ENA
global_clock_enable => reg_no_twiddle[5][0][4].ENA
global_clock_enable => reg_no_twiddle[5][0][5].ENA
global_clock_enable => reg_no_twiddle[5][0][6].ENA
global_clock_enable => reg_no_twiddle[5][0][7].ENA
global_clock_enable => reg_no_twiddle[4][1][0].ENA
global_clock_enable => reg_no_twiddle[4][1][1].ENA
global_clock_enable => reg_no_twiddle[4][1][2].ENA
global_clock_enable => reg_no_twiddle[4][1][3].ENA
global_clock_enable => reg_no_twiddle[4][1][4].ENA
global_clock_enable => reg_no_twiddle[4][1][5].ENA
global_clock_enable => reg_no_twiddle[4][1][6].ENA
global_clock_enable => reg_no_twiddle[4][1][7].ENA
global_clock_enable => reg_no_twiddle[4][0][0].ENA
global_clock_enable => reg_no_twiddle[4][0][1].ENA
global_clock_enable => reg_no_twiddle[4][0][2].ENA
global_clock_enable => reg_no_twiddle[4][0][3].ENA
global_clock_enable => reg_no_twiddle[4][0][4].ENA
global_clock_enable => reg_no_twiddle[4][0][5].ENA
global_clock_enable => reg_no_twiddle[4][0][6].ENA
global_clock_enable => reg_no_twiddle[4][0][7].ENA
global_clock_enable => reg_no_twiddle[3][1][0].ENA
global_clock_enable => reg_no_twiddle[3][1][1].ENA
global_clock_enable => reg_no_twiddle[3][1][2].ENA
global_clock_enable => reg_no_twiddle[3][1][3].ENA
global_clock_enable => reg_no_twiddle[3][1][4].ENA
global_clock_enable => reg_no_twiddle[3][1][5].ENA
global_clock_enable => reg_no_twiddle[3][1][6].ENA
global_clock_enable => reg_no_twiddle[3][1][7].ENA
global_clock_enable => reg_no_twiddle[3][0][0].ENA
global_clock_enable => reg_no_twiddle[3][0][1].ENA
global_clock_enable => reg_no_twiddle[3][0][2].ENA
global_clock_enable => reg_no_twiddle[3][0][3].ENA
global_clock_enable => reg_no_twiddle[3][0][4].ENA
global_clock_enable => reg_no_twiddle[3][0][5].ENA
global_clock_enable => reg_no_twiddle[3][0][6].ENA
global_clock_enable => reg_no_twiddle[3][0][7].ENA
global_clock_enable => reg_no_twiddle[2][1][0].ENA
global_clock_enable => reg_no_twiddle[2][1][1].ENA
global_clock_enable => reg_no_twiddle[2][1][2].ENA
global_clock_enable => reg_no_twiddle[2][1][3].ENA
global_clock_enable => reg_no_twiddle[2][1][4].ENA
global_clock_enable => reg_no_twiddle[2][1][5].ENA
global_clock_enable => reg_no_twiddle[2][1][6].ENA
global_clock_enable => reg_no_twiddle[2][1][7].ENA
global_clock_enable => reg_no_twiddle[2][0][0].ENA
global_clock_enable => reg_no_twiddle[2][0][1].ENA
global_clock_enable => reg_no_twiddle[2][0][2].ENA
global_clock_enable => reg_no_twiddle[2][0][3].ENA
global_clock_enable => reg_no_twiddle[2][0][4].ENA
global_clock_enable => reg_no_twiddle[2][0][5].ENA
global_clock_enable => reg_no_twiddle[2][0][6].ENA
global_clock_enable => reg_no_twiddle[2][0][7].ENA
global_clock_enable => reg_no_twiddle[1][1][0].ENA
global_clock_enable => reg_no_twiddle[1][1][1].ENA
global_clock_enable => reg_no_twiddle[1][1][2].ENA
global_clock_enable => reg_no_twiddle[1][1][3].ENA
global_clock_enable => reg_no_twiddle[1][1][4].ENA
global_clock_enable => reg_no_twiddle[1][1][5].ENA
global_clock_enable => reg_no_twiddle[1][1][6].ENA
global_clock_enable => reg_no_twiddle[1][1][7].ENA
global_clock_enable => reg_no_twiddle[1][0][0].ENA
global_clock_enable => reg_no_twiddle[1][0][1].ENA
global_clock_enable => reg_no_twiddle[1][0][2].ENA
global_clock_enable => reg_no_twiddle[1][0][3].ENA
global_clock_enable => reg_no_twiddle[1][0][4].ENA
global_clock_enable => reg_no_twiddle[1][0][5].ENA
global_clock_enable => reg_no_twiddle[1][0][6].ENA
global_clock_enable => reg_no_twiddle[1][0][7].ENA
global_clock_enable => reg_no_twiddle[0][1][0].ENA
global_clock_enable => reg_no_twiddle[0][1][1].ENA
global_clock_enable => reg_no_twiddle[0][1][2].ENA
global_clock_enable => reg_no_twiddle[0][1][3].ENA
global_clock_enable => reg_no_twiddle[0][1][4].ENA
global_clock_enable => reg_no_twiddle[0][1][5].ENA
global_clock_enable => reg_no_twiddle[0][1][6].ENA
global_clock_enable => reg_no_twiddle[0][1][7].ENA
global_clock_enable => reg_no_twiddle[0][0][0].ENA
global_clock_enable => reg_no_twiddle[0][0][1].ENA
global_clock_enable => reg_no_twiddle[0][0][2].ENA
global_clock_enable => reg_no_twiddle[0][0][3].ENA
global_clock_enable => reg_no_twiddle[0][0][4].ENA
global_clock_enable => reg_no_twiddle[0][0][5].ENA
global_clock_enable => reg_no_twiddle[0][0][6].ENA
global_clock_enable => reg_no_twiddle[0][0][7].ENA
global_clock_enable => butterfly_st2[3][1][0].ENA
global_clock_enable => butterfly_st2[3][1][1].ENA
global_clock_enable => butterfly_st2[3][1][2].ENA
global_clock_enable => butterfly_st2[3][1][3].ENA
global_clock_enable => butterfly_st2[3][1][4].ENA
global_clock_enable => butterfly_st2[3][1][5].ENA
global_clock_enable => butterfly_st2[3][1][6].ENA
global_clock_enable => butterfly_st2[3][1][7].ENA
global_clock_enable => butterfly_st2[3][1][8].ENA
global_clock_enable => butterfly_st2[3][1][9].ENA
global_clock_enable => butterfly_st2[3][0][0].ENA
global_clock_enable => butterfly_st2[3][0][1].ENA
global_clock_enable => butterfly_st2[3][0][2].ENA
global_clock_enable => butterfly_st2[3][0][3].ENA
global_clock_enable => butterfly_st2[3][0][4].ENA
global_clock_enable => butterfly_st2[3][0][5].ENA
global_clock_enable => butterfly_st2[3][0][6].ENA
global_clock_enable => butterfly_st2[3][0][7].ENA
global_clock_enable => butterfly_st2[3][0][8].ENA
global_clock_enable => butterfly_st2[3][0][9].ENA
global_clock_enable => butterfly_st2[2][1][0].ENA
global_clock_enable => butterfly_st2[2][1][1].ENA
global_clock_enable => butterfly_st2[2][1][2].ENA
global_clock_enable => butterfly_st2[2][1][3].ENA
global_clock_enable => butterfly_st2[2][1][4].ENA
global_clock_enable => butterfly_st2[2][1][5].ENA
global_clock_enable => butterfly_st2[2][1][6].ENA
global_clock_enable => butterfly_st2[2][1][7].ENA
global_clock_enable => butterfly_st2[2][1][8].ENA
global_clock_enable => butterfly_st2[2][1][9].ENA
global_clock_enable => butterfly_st2[2][0][0].ENA
global_clock_enable => butterfly_st2[2][0][1].ENA
global_clock_enable => butterfly_st2[2][0][2].ENA
global_clock_enable => butterfly_st2[2][0][3].ENA
global_clock_enable => butterfly_st2[2][0][4].ENA
global_clock_enable => butterfly_st2[2][0][5].ENA
global_clock_enable => butterfly_st2[2][0][6].ENA
global_clock_enable => butterfly_st2[2][0][7].ENA
global_clock_enable => butterfly_st2[2][0][8].ENA
global_clock_enable => butterfly_st2[2][0][9].ENA
global_clock_enable => butterfly_st2[1][1][0].ENA
global_clock_enable => butterfly_st2[1][1][1].ENA
global_clock_enable => butterfly_st2[1][1][2].ENA
global_clock_enable => butterfly_st2[1][1][3].ENA
global_clock_enable => butterfly_st2[1][1][4].ENA
global_clock_enable => butterfly_st2[1][1][5].ENA
global_clock_enable => butterfly_st2[1][1][6].ENA
global_clock_enable => butterfly_st2[1][1][7].ENA
global_clock_enable => butterfly_st2[1][1][8].ENA
global_clock_enable => butterfly_st2[1][1][9].ENA
global_clock_enable => butterfly_st2[1][0][0].ENA
global_clock_enable => butterfly_st2[1][0][1].ENA
global_clock_enable => butterfly_st2[1][0][2].ENA
global_clock_enable => butterfly_st2[1][0][3].ENA
global_clock_enable => butterfly_st2[1][0][4].ENA
global_clock_enable => butterfly_st2[1][0][5].ENA
global_clock_enable => butterfly_st2[1][0][6].ENA
global_clock_enable => butterfly_st2[1][0][7].ENA
global_clock_enable => butterfly_st2[1][0][8].ENA
global_clock_enable => butterfly_st2[1][0][9].ENA
global_clock_enable => butterfly_st2[0][1][0].ENA
global_clock_enable => butterfly_st2[0][1][1].ENA
global_clock_enable => butterfly_st2[0][1][2].ENA
global_clock_enable => butterfly_st2[0][1][3].ENA
global_clock_enable => butterfly_st2[0][1][4].ENA
global_clock_enable => butterfly_st2[0][1][5].ENA
global_clock_enable => butterfly_st2[0][1][6].ENA
global_clock_enable => butterfly_st2[0][1][7].ENA
global_clock_enable => butterfly_st2[0][1][8].ENA
global_clock_enable => butterfly_st2[0][1][9].ENA
global_clock_enable => butterfly_st2[0][0][0].ENA
global_clock_enable => butterfly_st2[0][0][1].ENA
global_clock_enable => butterfly_st2[0][0][2].ENA
global_clock_enable => butterfly_st2[0][0][3].ENA
global_clock_enable => butterfly_st2[0][0][4].ENA
global_clock_enable => butterfly_st2[0][0][5].ENA
global_clock_enable => butterfly_st2[0][0][6].ENA
global_clock_enable => butterfly_st2[0][0][7].ENA
global_clock_enable => butterfly_st2[0][0][8].ENA
global_clock_enable => butterfly_st2[0][0][9].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u0.clk
clk => reg_no_twiddle[6][1][0].CLK
clk => reg_no_twiddle[6][1][1].CLK
clk => reg_no_twiddle[6][1][2].CLK
clk => reg_no_twiddle[6][1][3].CLK
clk => reg_no_twiddle[6][1][4].CLK
clk => reg_no_twiddle[6][1][5].CLK
clk => reg_no_twiddle[6][1][6].CLK
clk => reg_no_twiddle[6][1][7].CLK
clk => reg_no_twiddle[6][0][0].CLK
clk => reg_no_twiddle[6][0][1].CLK
clk => reg_no_twiddle[6][0][2].CLK
clk => reg_no_twiddle[6][0][3].CLK
clk => reg_no_twiddle[6][0][4].CLK
clk => reg_no_twiddle[6][0][5].CLK
clk => reg_no_twiddle[6][0][6].CLK
clk => reg_no_twiddle[6][0][7].CLK
clk => reg_no_twiddle[5][1][0].CLK
clk => reg_no_twiddle[5][1][1].CLK
clk => reg_no_twiddle[5][1][2].CLK
clk => reg_no_twiddle[5][1][3].CLK
clk => reg_no_twiddle[5][1][4].CLK
clk => reg_no_twiddle[5][1][5].CLK
clk => reg_no_twiddle[5][1][6].CLK
clk => reg_no_twiddle[5][1][7].CLK
clk => reg_no_twiddle[5][0][0].CLK
clk => reg_no_twiddle[5][0][1].CLK
clk => reg_no_twiddle[5][0][2].CLK
clk => reg_no_twiddle[5][0][3].CLK
clk => reg_no_twiddle[5][0][4].CLK
clk => reg_no_twiddle[5][0][5].CLK
clk => reg_no_twiddle[5][0][6].CLK
clk => reg_no_twiddle[5][0][7].CLK
clk => reg_no_twiddle[4][1][0].CLK
clk => reg_no_twiddle[4][1][1].CLK
clk => reg_no_twiddle[4][1][2].CLK
clk => reg_no_twiddle[4][1][3].CLK
clk => reg_no_twiddle[4][1][4].CLK
clk => reg_no_twiddle[4][1][5].CLK
clk => reg_no_twiddle[4][1][6].CLK
clk => reg_no_twiddle[4][1][7].CLK
clk => reg_no_twiddle[4][0][0].CLK
clk => reg_no_twiddle[4][0][1].CLK
clk => reg_no_twiddle[4][0][2].CLK
clk => reg_no_twiddle[4][0][3].CLK
clk => reg_no_twiddle[4][0][4].CLK
clk => reg_no_twiddle[4][0][5].CLK
clk => reg_no_twiddle[4][0][6].CLK
clk => reg_no_twiddle[4][0][7].CLK
clk => reg_no_twiddle[3][1][0].CLK
clk => reg_no_twiddle[3][1][1].CLK
clk => reg_no_twiddle[3][1][2].CLK
clk => reg_no_twiddle[3][1][3].CLK
clk => reg_no_twiddle[3][1][4].CLK
clk => reg_no_twiddle[3][1][5].CLK
clk => reg_no_twiddle[3][1][6].CLK
clk => reg_no_twiddle[3][1][7].CLK
clk => reg_no_twiddle[3][0][0].CLK
clk => reg_no_twiddle[3][0][1].CLK
clk => reg_no_twiddle[3][0][2].CLK
clk => reg_no_twiddle[3][0][3].CLK
clk => reg_no_twiddle[3][0][4].CLK
clk => reg_no_twiddle[3][0][5].CLK
clk => reg_no_twiddle[3][0][6].CLK
clk => reg_no_twiddle[3][0][7].CLK
clk => reg_no_twiddle[2][1][0].CLK
clk => reg_no_twiddle[2][1][1].CLK
clk => reg_no_twiddle[2][1][2].CLK
clk => reg_no_twiddle[2][1][3].CLK
clk => reg_no_twiddle[2][1][4].CLK
clk => reg_no_twiddle[2][1][5].CLK
clk => reg_no_twiddle[2][1][6].CLK
clk => reg_no_twiddle[2][1][7].CLK
clk => reg_no_twiddle[2][0][0].CLK
clk => reg_no_twiddle[2][0][1].CLK
clk => reg_no_twiddle[2][0][2].CLK
clk => reg_no_twiddle[2][0][3].CLK
clk => reg_no_twiddle[2][0][4].CLK
clk => reg_no_twiddle[2][0][5].CLK
clk => reg_no_twiddle[2][0][6].CLK
clk => reg_no_twiddle[2][0][7].CLK
clk => reg_no_twiddle[1][1][0].CLK
clk => reg_no_twiddle[1][1][1].CLK
clk => reg_no_twiddle[1][1][2].CLK
clk => reg_no_twiddle[1][1][3].CLK
clk => reg_no_twiddle[1][1][4].CLK
clk => reg_no_twiddle[1][1][5].CLK
clk => reg_no_twiddle[1][1][6].CLK
clk => reg_no_twiddle[1][1][7].CLK
clk => reg_no_twiddle[1][0][0].CLK
clk => reg_no_twiddle[1][0][1].CLK
clk => reg_no_twiddle[1][0][2].CLK
clk => reg_no_twiddle[1][0][3].CLK
clk => reg_no_twiddle[1][0][4].CLK
clk => reg_no_twiddle[1][0][5].CLK
clk => reg_no_twiddle[1][0][6].CLK
clk => reg_no_twiddle[1][0][7].CLK
clk => reg_no_twiddle[0][1][0].CLK
clk => reg_no_twiddle[0][1][1].CLK
clk => reg_no_twiddle[0][1][2].CLK
clk => reg_no_twiddle[0][1][3].CLK
clk => reg_no_twiddle[0][1][4].CLK
clk => reg_no_twiddle[0][1][5].CLK
clk => reg_no_twiddle[0][1][6].CLK
clk => reg_no_twiddle[0][1][7].CLK
clk => reg_no_twiddle[0][0][0].CLK
clk => reg_no_twiddle[0][0][1].CLK
clk => reg_no_twiddle[0][0][2].CLK
clk => reg_no_twiddle[0][0][3].CLK
clk => reg_no_twiddle[0][0][4].CLK
clk => reg_no_twiddle[0][0][5].CLK
clk => reg_no_twiddle[0][0][6].CLK
clk => reg_no_twiddle[0][0][7].CLK
clk => butterfly_st2[3][1][0].CLK
clk => butterfly_st2[3][1][1].CLK
clk => butterfly_st2[3][1][2].CLK
clk => butterfly_st2[3][1][3].CLK
clk => butterfly_st2[3][1][4].CLK
clk => butterfly_st2[3][1][5].CLK
clk => butterfly_st2[3][1][6].CLK
clk => butterfly_st2[3][1][7].CLK
clk => butterfly_st2[3][1][8].CLK
clk => butterfly_st2[3][1][9].CLK
clk => butterfly_st2[3][0][0].CLK
clk => butterfly_st2[3][0][1].CLK
clk => butterfly_st2[3][0][2].CLK
clk => butterfly_st2[3][0][3].CLK
clk => butterfly_st2[3][0][4].CLK
clk => butterfly_st2[3][0][5].CLK
clk => butterfly_st2[3][0][6].CLK
clk => butterfly_st2[3][0][7].CLK
clk => butterfly_st2[3][0][8].CLK
clk => butterfly_st2[3][0][9].CLK
clk => butterfly_st2[2][1][0].CLK
clk => butterfly_st2[2][1][1].CLK
clk => butterfly_st2[2][1][2].CLK
clk => butterfly_st2[2][1][3].CLK
clk => butterfly_st2[2][1][4].CLK
clk => butterfly_st2[2][1][5].CLK
clk => butterfly_st2[2][1][6].CLK
clk => butterfly_st2[2][1][7].CLK
clk => butterfly_st2[2][1][8].CLK
clk => butterfly_st2[2][1][9].CLK
clk => butterfly_st2[2][0][0].CLK
clk => butterfly_st2[2][0][1].CLK
clk => butterfly_st2[2][0][2].CLK
clk => butterfly_st2[2][0][3].CLK
clk => butterfly_st2[2][0][4].CLK
clk => butterfly_st2[2][0][5].CLK
clk => butterfly_st2[2][0][6].CLK
clk => butterfly_st2[2][0][7].CLK
clk => butterfly_st2[2][0][8].CLK
clk => butterfly_st2[2][0][9].CLK
clk => butterfly_st2[1][1][0].CLK
clk => butterfly_st2[1][1][1].CLK
clk => butterfly_st2[1][1][2].CLK
clk => butterfly_st2[1][1][3].CLK
clk => butterfly_st2[1][1][4].CLK
clk => butterfly_st2[1][1][5].CLK
clk => butterfly_st2[1][1][6].CLK
clk => butterfly_st2[1][1][7].CLK
clk => butterfly_st2[1][1][8].CLK
clk => butterfly_st2[1][1][9].CLK
clk => butterfly_st2[1][0][0].CLK
clk => butterfly_st2[1][0][1].CLK
clk => butterfly_st2[1][0][2].CLK
clk => butterfly_st2[1][0][3].CLK
clk => butterfly_st2[1][0][4].CLK
clk => butterfly_st2[1][0][5].CLK
clk => butterfly_st2[1][0][6].CLK
clk => butterfly_st2[1][0][7].CLK
clk => butterfly_st2[1][0][8].CLK
clk => butterfly_st2[1][0][9].CLK
clk => butterfly_st2[0][1][0].CLK
clk => butterfly_st2[0][1][1].CLK
clk => butterfly_st2[0][1][2].CLK
clk => butterfly_st2[0][1][3].CLK
clk => butterfly_st2[0][1][4].CLK
clk => butterfly_st2[0][1][5].CLK
clk => butterfly_st2[0][1][6].CLK
clk => butterfly_st2[0][1][7].CLK
clk => butterfly_st2[0][1][8].CLK
clk => butterfly_st2[0][1][9].CLK
clk => butterfly_st2[0][0][0].CLK
clk => butterfly_st2[0][0][1].CLK
clk => butterfly_st2[0][0][2].CLK
clk => butterfly_st2[0][0][3].CLK
clk => butterfly_st2[0][0][4].CLK
clk => butterfly_st2[0][0][5].CLK
clk => butterfly_st2[0][0][6].CLK
clk => butterfly_st2[0][0][7].CLK
clk => butterfly_st2[0][0][8].CLK
clk => butterfly_st2[0][0][9].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u1.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u0.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u1.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u0.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u1.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u0.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u1.clk
clk => asj_fft_tdl_bit:gen_disc:delay_next_pass.clk
clk => asj_fft_bfp_o:gen_disc:bfp_detect.clk
clk => asj_fft_bfp_i:gen_disc:bfp_scale.clk
clk => apn_fft_cmult_cpx2:gen_da2:cm1.clk
clk => apn_fft_cmult_cpx2:gen_da2:cm2.clk
clk => apn_fft_cmult_cpx2:gen_da2:cm3.clk
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u1.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u1.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u1.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u1.clken
clken => asj_fft_bfp_o:gen_disc:bfp_detect.data_rdy
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => asj_fft_bfp_o:gen_disc:bfp_detect.reset
reset => apn_fft_cmult_cpx2:gen_da2:cm1.reset
reset => apn_fft_cmult_cpx2:gen_da2:cm2.reset
reset => apn_fft_cmult_cpx2:gen_da2:cm3.reset
next_pass => asj_fft_tdl_bit:gen_disc:delay_next_pass.data_in
next_pass => asj_fft_bfp_o:gen_disc:bfp_detect.next_pass
next_blk => asj_fft_bfp_o:gen_disc:bfp_detect.next_blk
blk_done => ~NO_FANOUT~
alt_slb_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.bfp_factor[2]
data_1_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[0]
data_1_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[1]
data_1_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[2]
data_1_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[3]
data_1_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[4]
data_1_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[5]
data_1_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[6]
data_1_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[7]
data_2_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[0]
data_2_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[1]
data_2_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[2]
data_2_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[3]
data_2_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[4]
data_2_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[5]
data_2_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[6]
data_2_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[7]
data_3_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[0]
data_3_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[1]
data_3_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[2]
data_3_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[3]
data_3_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[4]
data_3_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[5]
data_3_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[6]
data_3_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[7]
data_4_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[0]
data_4_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[1]
data_4_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[2]
data_4_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[3]
data_4_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[4]
data_4_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[5]
data_4_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[6]
data_4_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[7]
data_1_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[0]
data_1_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[1]
data_1_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[2]
data_1_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[3]
data_1_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[4]
data_1_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[5]
data_1_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[6]
data_1_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[7]
data_2_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[0]
data_2_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[1]
data_2_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[2]
data_2_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[3]
data_2_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[4]
data_2_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[5]
data_2_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[6]
data_2_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[7]
data_3_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[0]
data_3_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[1]
data_3_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[2]
data_3_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[3]
data_3_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[4]
data_3_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[5]
data_3_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[6]
data_3_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[7]
data_4_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[0]
data_4_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[1]
data_4_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[2]
data_4_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[3]
data_4_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[4]
data_4_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[5]
data_4_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[6]
data_4_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[7]
twid_1_real[0] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[0]
twid_1_real[1] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[1]
twid_1_real[2] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[2]
twid_1_real[3] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[3]
twid_1_real[4] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[4]
twid_1_real[5] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[5]
twid_1_real[6] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[6]
twid_1_real[7] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[7]
twid_2_real[0] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[0]
twid_2_real[1] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[1]
twid_2_real[2] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[2]
twid_2_real[3] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[3]
twid_2_real[4] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[4]
twid_2_real[5] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[5]
twid_2_real[6] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[6]
twid_2_real[7] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[7]
twid_3_real[0] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[0]
twid_3_real[1] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[1]
twid_3_real[2] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[2]
twid_3_real[3] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[3]
twid_3_real[4] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[4]
twid_3_real[5] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[5]
twid_3_real[6] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[6]
twid_3_real[7] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[7]
twid_1_imag[0] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[0]
twid_1_imag[1] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[1]
twid_1_imag[2] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[2]
twid_1_imag[3] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[3]
twid_1_imag[4] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[4]
twid_1_imag[5] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[5]
twid_1_imag[6] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[6]
twid_1_imag[7] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[7]
twid_2_imag[0] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[0]
twid_2_imag[1] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[1]
twid_2_imag[2] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[2]
twid_2_imag[3] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[3]
twid_2_imag[4] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[4]
twid_2_imag[5] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[5]
twid_2_imag[6] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[6]
twid_2_imag[7] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[7]
twid_3_imag[0] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[0]
twid_3_imag[1] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[1]
twid_3_imag[2] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[2]
twid_3_imag[3] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[3]
twid_3_imag[4] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[4]
twid_3_imag[5] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[5]
twid_3_imag[6] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[6]
twid_3_imag[7] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[7]
data_1_real_o[0] <= reg_no_twiddle[6][0][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[1] <= reg_no_twiddle[6][0][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[2] <= reg_no_twiddle[6][0][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[3] <= reg_no_twiddle[6][0][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[4] <= reg_no_twiddle[6][0][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[5] <= reg_no_twiddle[6][0][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[6] <= reg_no_twiddle[6][0][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[7] <= reg_no_twiddle[6][0][7].DB_MAX_OUTPUT_PORT_TYPE
data_2_real_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[0]
data_2_real_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[1]
data_2_real_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[2]
data_2_real_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[3]
data_2_real_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[4]
data_2_real_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[5]
data_2_real_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[6]
data_2_real_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[7]
data_3_real_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[0]
data_3_real_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[1]
data_3_real_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[2]
data_3_real_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[3]
data_3_real_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[4]
data_3_real_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[5]
data_3_real_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[6]
data_3_real_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[7]
data_4_real_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[0]
data_4_real_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[1]
data_4_real_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[2]
data_4_real_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[3]
data_4_real_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[4]
data_4_real_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[5]
data_4_real_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[6]
data_4_real_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[7]
data_1_imag_o[0] <= reg_no_twiddle[6][1][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[1] <= reg_no_twiddle[6][1][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[2] <= reg_no_twiddle[6][1][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[3] <= reg_no_twiddle[6][1][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[4] <= reg_no_twiddle[6][1][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[5] <= reg_no_twiddle[6][1][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[6] <= reg_no_twiddle[6][1][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[7] <= reg_no_twiddle[6][1][7].DB_MAX_OUTPUT_PORT_TYPE
data_2_imag_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[0]
data_2_imag_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[1]
data_2_imag_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[2]
data_2_imag_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[3]
data_2_imag_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[4]
data_2_imag_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[5]
data_2_imag_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[6]
data_2_imag_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[7]
data_3_imag_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[0]
data_3_imag_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[1]
data_3_imag_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[2]
data_3_imag_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[3]
data_3_imag_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[4]
data_3_imag_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[5]
data_3_imag_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[6]
data_3_imag_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[7]
data_4_imag_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[0]
data_4_imag_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[1]
data_4_imag_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[2]
data_4_imag_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[3]
data_4_imag_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[4]
data_4_imag_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[5]
data_4_imag_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[6]
data_4_imag_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[7]
alt_slb_o[0] <= asj_fft_bfp_o:gen_disc:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o:gen_disc:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o:gen_disc:bfp_detect.lut_out[2]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect
global_clock_enable => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.global_clock_enable
global_clock_enable => sdetd.DISABLE.OUTPUTSELECT
global_clock_enable => sdetd.SLBI.OUTPUTSELECT
global_clock_enable => sdetd.GBLK.OUTPUTSELECT
global_clock_enable => sdetd.ENABLE.OUTPUTSELECT
global_clock_enable => sdetd.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdetd.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit:gen_blk_float:gen_streaming:gen_disc:delay_next_pass3.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
global_clock_enable => lut_out_tmp[2].ENA
global_clock_enable => lut_out_tmp[1].ENA
global_clock_enable => lut_out_tmp[0].ENA
clk => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.clk
clk => lut_out_tmp[0].CLK
clk => lut_out_tmp[1].CLK
clk => lut_out_tmp[2].CLK
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit:gen_blk_float:gen_streaming:gen_disc:delay_next_pass3.clk
clk => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass.clk
clk => sdetd~1.DATAIN
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.reset
reset => sdetd.IDLE.DATAB
reset => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass.reset
next_pass => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.data_in
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => rail_p_r[0][0].IN0
real_bfp_0_in[3] => rail_n_r[0][0].IN0
real_bfp_0_in[4] => rail_p_r[0][1].IN0
real_bfp_0_in[4] => rail_n_r[0][1].IN0
real_bfp_0_in[5] => rail_p_r[0][2].IN0
real_bfp_0_in[5] => rail_n_r[0][2].IN0
real_bfp_0_in[6] => rail_p_r[0][3].IN0
real_bfp_0_in[6] => rail_n_r[0][3].IN0
real_bfp_0_in[7] => rail_p_r[0][3].IN1
real_bfp_0_in[7] => rail_n_r[0][3].IN1
real_bfp_0_in[7] => rail_p_r[0][2].IN1
real_bfp_0_in[7] => rail_n_r[0][2].IN1
real_bfp_0_in[7] => rail_p_r[0][1].IN1
real_bfp_0_in[7] => rail_n_r[0][1].IN1
real_bfp_0_in[7] => rail_p_r[0][0].IN1
real_bfp_0_in[7] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => rail_p_r[1][0].IN0
real_bfp_1_in[3] => rail_n_r[1][0].IN0
real_bfp_1_in[4] => rail_p_r[1][1].IN0
real_bfp_1_in[4] => rail_n_r[1][1].IN0
real_bfp_1_in[5] => rail_p_r[1][2].IN0
real_bfp_1_in[5] => rail_n_r[1][2].IN0
real_bfp_1_in[6] => rail_p_r[1][3].IN0
real_bfp_1_in[6] => rail_n_r[1][3].IN0
real_bfp_1_in[7] => rail_p_r[1][3].IN1
real_bfp_1_in[7] => rail_n_r[1][3].IN1
real_bfp_1_in[7] => rail_p_r[1][2].IN1
real_bfp_1_in[7] => rail_n_r[1][2].IN1
real_bfp_1_in[7] => rail_p_r[1][1].IN1
real_bfp_1_in[7] => rail_n_r[1][1].IN1
real_bfp_1_in[7] => rail_p_r[1][0].IN1
real_bfp_1_in[7] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => rail_p_r[2][0].IN0
real_bfp_2_in[3] => rail_n_r[2][0].IN0
real_bfp_2_in[4] => rail_p_r[2][1].IN0
real_bfp_2_in[4] => rail_n_r[2][1].IN0
real_bfp_2_in[5] => rail_p_r[2][2].IN0
real_bfp_2_in[5] => rail_n_r[2][2].IN0
real_bfp_2_in[6] => rail_p_r[2][3].IN0
real_bfp_2_in[6] => rail_n_r[2][3].IN0
real_bfp_2_in[7] => rail_p_r[2][3].IN1
real_bfp_2_in[7] => rail_n_r[2][3].IN1
real_bfp_2_in[7] => rail_p_r[2][2].IN1
real_bfp_2_in[7] => rail_n_r[2][2].IN1
real_bfp_2_in[7] => rail_p_r[2][1].IN1
real_bfp_2_in[7] => rail_n_r[2][1].IN1
real_bfp_2_in[7] => rail_p_r[2][0].IN1
real_bfp_2_in[7] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => rail_p_r[3][0].IN0
real_bfp_3_in[3] => rail_n_r[3][0].IN0
real_bfp_3_in[4] => rail_p_r[3][1].IN0
real_bfp_3_in[4] => rail_n_r[3][1].IN0
real_bfp_3_in[5] => rail_p_r[3][2].IN0
real_bfp_3_in[5] => rail_n_r[3][2].IN0
real_bfp_3_in[6] => rail_p_r[3][3].IN0
real_bfp_3_in[6] => rail_n_r[3][3].IN0
real_bfp_3_in[7] => rail_p_r[3][3].IN1
real_bfp_3_in[7] => rail_n_r[3][3].IN1
real_bfp_3_in[7] => rail_p_r[3][2].IN1
real_bfp_3_in[7] => rail_n_r[3][2].IN1
real_bfp_3_in[7] => rail_p_r[3][1].IN1
real_bfp_3_in[7] => rail_n_r[3][1].IN1
real_bfp_3_in[7] => rail_p_r[3][0].IN1
real_bfp_3_in[7] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => rail_p_i[0][0].IN0
imag_bfp_0_in[3] => rail_n_i[0][0].IN0
imag_bfp_0_in[4] => rail_p_i[0][1].IN0
imag_bfp_0_in[4] => rail_n_i[0][1].IN0
imag_bfp_0_in[5] => rail_p_i[0][2].IN0
imag_bfp_0_in[5] => rail_n_i[0][2].IN0
imag_bfp_0_in[6] => rail_p_i[0][3].IN0
imag_bfp_0_in[6] => rail_n_i[0][3].IN0
imag_bfp_0_in[7] => rail_p_i[0][3].IN1
imag_bfp_0_in[7] => rail_n_i[0][3].IN1
imag_bfp_0_in[7] => rail_p_i[0][2].IN1
imag_bfp_0_in[7] => rail_n_i[0][2].IN1
imag_bfp_0_in[7] => rail_p_i[0][1].IN1
imag_bfp_0_in[7] => rail_n_i[0][1].IN1
imag_bfp_0_in[7] => rail_p_i[0][0].IN1
imag_bfp_0_in[7] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => rail_p_i[1][0].IN0
imag_bfp_1_in[3] => rail_n_i[1][0].IN0
imag_bfp_1_in[4] => rail_p_i[1][1].IN0
imag_bfp_1_in[4] => rail_n_i[1][1].IN0
imag_bfp_1_in[5] => rail_p_i[1][2].IN0
imag_bfp_1_in[5] => rail_n_i[1][2].IN0
imag_bfp_1_in[6] => rail_p_i[1][3].IN0
imag_bfp_1_in[6] => rail_n_i[1][3].IN0
imag_bfp_1_in[7] => rail_p_i[1][3].IN1
imag_bfp_1_in[7] => rail_n_i[1][3].IN1
imag_bfp_1_in[7] => rail_p_i[1][2].IN1
imag_bfp_1_in[7] => rail_n_i[1][2].IN1
imag_bfp_1_in[7] => rail_p_i[1][1].IN1
imag_bfp_1_in[7] => rail_n_i[1][1].IN1
imag_bfp_1_in[7] => rail_p_i[1][0].IN1
imag_bfp_1_in[7] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => rail_p_i[2][0].IN0
imag_bfp_2_in[3] => rail_n_i[2][0].IN0
imag_bfp_2_in[4] => rail_p_i[2][1].IN0
imag_bfp_2_in[4] => rail_n_i[2][1].IN0
imag_bfp_2_in[5] => rail_p_i[2][2].IN0
imag_bfp_2_in[5] => rail_n_i[2][2].IN0
imag_bfp_2_in[6] => rail_p_i[2][3].IN0
imag_bfp_2_in[6] => rail_n_i[2][3].IN0
imag_bfp_2_in[7] => rail_p_i[2][3].IN1
imag_bfp_2_in[7] => rail_n_i[2][3].IN1
imag_bfp_2_in[7] => rail_p_i[2][2].IN1
imag_bfp_2_in[7] => rail_n_i[2][2].IN1
imag_bfp_2_in[7] => rail_p_i[2][1].IN1
imag_bfp_2_in[7] => rail_n_i[2][1].IN1
imag_bfp_2_in[7] => rail_p_i[2][0].IN1
imag_bfp_2_in[7] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => rail_p_i[3][0].IN0
imag_bfp_3_in[3] => rail_n_i[3][0].IN0
imag_bfp_3_in[4] => rail_p_i[3][1].IN0
imag_bfp_3_in[4] => rail_n_i[3][1].IN0
imag_bfp_3_in[5] => rail_p_i[3][2].IN0
imag_bfp_3_in[5] => rail_n_i[3][2].IN0
imag_bfp_3_in[6] => rail_p_i[3][3].IN0
imag_bfp_3_in[6] => rail_n_i[3][3].IN0
imag_bfp_3_in[7] => rail_p_i[3][3].IN1
imag_bfp_3_in[7] => rail_n_i[3][3].IN1
imag_bfp_3_in[7] => rail_p_i[3][2].IN1
imag_bfp_3_in[7] => rail_n_i[3][2].IN1
imag_bfp_3_in[7] => rail_p_i[3][1].IN1
imag_bfp_3_in[7] => rail_n_i[3][1].IN1
imag_bfp_3_in[7] => rail_p_i[3][0].IN1
imag_bfp_3_in[7] => rail_n_i[3][0].IN1
lut_out[0] <= lut_out_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp[2].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[6].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
real_bfp_0_in[0] => Mux3.IN10
real_bfp_0_in[0] => Mux4.IN10
real_bfp_0_in[0] => Mux5.IN10
real_bfp_0_in[0] => Mux6.IN10
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[1] => Mux2.IN10
real_bfp_0_in[1] => Mux3.IN9
real_bfp_0_in[1] => Mux4.IN9
real_bfp_0_in[1] => Mux5.IN9
real_bfp_0_in[1] => Mux6.IN9
real_bfp_0_in[2] => Mux1.IN10
real_bfp_0_in[2] => Mux2.IN9
real_bfp_0_in[2] => Mux3.IN8
real_bfp_0_in[2] => Mux4.IN8
real_bfp_0_in[2] => Mux5.IN8
real_bfp_0_in[3] => Mux0.IN10
real_bfp_0_in[3] => Mux1.IN9
real_bfp_0_in[3] => Mux2.IN8
real_bfp_0_in[3] => Mux3.IN7
real_bfp_0_in[3] => Mux4.IN7
real_bfp_0_in[4] => Mux0.IN9
real_bfp_0_in[4] => Mux1.IN8
real_bfp_0_in[4] => Mux2.IN7
real_bfp_0_in[4] => Mux3.IN6
real_bfp_0_in[5] => Mux0.IN8
real_bfp_0_in[5] => Mux1.IN7
real_bfp_0_in[5] => Mux2.IN6
real_bfp_0_in[6] => Mux0.IN7
real_bfp_0_in[6] => Mux1.IN6
real_bfp_0_in[7] => Mux0.IN6
real_bfp_1_in[0] => Mux11.IN10
real_bfp_1_in[0] => Mux12.IN10
real_bfp_1_in[0] => Mux13.IN10
real_bfp_1_in[0] => Mux14.IN10
real_bfp_1_in[0] => Mux15.IN10
real_bfp_1_in[1] => Mux10.IN10
real_bfp_1_in[1] => Mux11.IN9
real_bfp_1_in[1] => Mux12.IN9
real_bfp_1_in[1] => Mux13.IN9
real_bfp_1_in[1] => Mux14.IN9
real_bfp_1_in[2] => Mux9.IN10
real_bfp_1_in[2] => Mux10.IN9
real_bfp_1_in[2] => Mux11.IN8
real_bfp_1_in[2] => Mux12.IN8
real_bfp_1_in[2] => Mux13.IN8
real_bfp_1_in[3] => Mux8.IN10
real_bfp_1_in[3] => Mux9.IN9
real_bfp_1_in[3] => Mux10.IN8
real_bfp_1_in[3] => Mux11.IN7
real_bfp_1_in[3] => Mux12.IN7
real_bfp_1_in[4] => Mux8.IN9
real_bfp_1_in[4] => Mux9.IN8
real_bfp_1_in[4] => Mux10.IN7
real_bfp_1_in[4] => Mux11.IN6
real_bfp_1_in[5] => Mux8.IN8
real_bfp_1_in[5] => Mux9.IN7
real_bfp_1_in[5] => Mux10.IN6
real_bfp_1_in[6] => Mux8.IN7
real_bfp_1_in[6] => Mux9.IN6
real_bfp_1_in[7] => Mux8.IN6
real_bfp_2_in[0] => Mux19.IN10
real_bfp_2_in[0] => Mux20.IN10
real_bfp_2_in[0] => Mux21.IN10
real_bfp_2_in[0] => Mux22.IN10
real_bfp_2_in[0] => Mux23.IN10
real_bfp_2_in[1] => Mux18.IN10
real_bfp_2_in[1] => Mux19.IN9
real_bfp_2_in[1] => Mux20.IN9
real_bfp_2_in[1] => Mux21.IN9
real_bfp_2_in[1] => Mux22.IN9
real_bfp_2_in[2] => Mux17.IN10
real_bfp_2_in[2] => Mux18.IN9
real_bfp_2_in[2] => Mux19.IN8
real_bfp_2_in[2] => Mux20.IN8
real_bfp_2_in[2] => Mux21.IN8
real_bfp_2_in[3] => Mux16.IN10
real_bfp_2_in[3] => Mux17.IN9
real_bfp_2_in[3] => Mux18.IN8
real_bfp_2_in[3] => Mux19.IN7
real_bfp_2_in[3] => Mux20.IN7
real_bfp_2_in[4] => Mux16.IN9
real_bfp_2_in[4] => Mux17.IN8
real_bfp_2_in[4] => Mux18.IN7
real_bfp_2_in[4] => Mux19.IN6
real_bfp_2_in[5] => Mux16.IN8
real_bfp_2_in[5] => Mux17.IN7
real_bfp_2_in[5] => Mux18.IN6
real_bfp_2_in[6] => Mux16.IN7
real_bfp_2_in[6] => Mux17.IN6
real_bfp_2_in[7] => Mux16.IN6
real_bfp_3_in[0] => Mux27.IN10
real_bfp_3_in[0] => Mux28.IN10
real_bfp_3_in[0] => Mux29.IN10
real_bfp_3_in[0] => Mux30.IN10
real_bfp_3_in[0] => Mux31.IN10
real_bfp_3_in[1] => Mux26.IN10
real_bfp_3_in[1] => Mux27.IN9
real_bfp_3_in[1] => Mux28.IN9
real_bfp_3_in[1] => Mux29.IN9
real_bfp_3_in[1] => Mux30.IN9
real_bfp_3_in[2] => Mux25.IN10
real_bfp_3_in[2] => Mux26.IN9
real_bfp_3_in[2] => Mux27.IN8
real_bfp_3_in[2] => Mux28.IN8
real_bfp_3_in[2] => Mux29.IN8
real_bfp_3_in[3] => Mux24.IN10
real_bfp_3_in[3] => Mux25.IN9
real_bfp_3_in[3] => Mux26.IN8
real_bfp_3_in[3] => Mux27.IN7
real_bfp_3_in[3] => Mux28.IN7
real_bfp_3_in[4] => Mux24.IN9
real_bfp_3_in[4] => Mux25.IN8
real_bfp_3_in[4] => Mux26.IN7
real_bfp_3_in[4] => Mux27.IN6
real_bfp_3_in[5] => Mux24.IN8
real_bfp_3_in[5] => Mux25.IN7
real_bfp_3_in[5] => Mux26.IN6
real_bfp_3_in[6] => Mux24.IN7
real_bfp_3_in[6] => Mux25.IN6
real_bfp_3_in[7] => Mux24.IN6
imag_bfp_0_in[0] => Mux35.IN10
imag_bfp_0_in[0] => Mux36.IN10
imag_bfp_0_in[0] => Mux37.IN10
imag_bfp_0_in[0] => Mux38.IN10
imag_bfp_0_in[0] => Mux39.IN10
imag_bfp_0_in[1] => Mux34.IN10
imag_bfp_0_in[1] => Mux35.IN9
imag_bfp_0_in[1] => Mux36.IN9
imag_bfp_0_in[1] => Mux37.IN9
imag_bfp_0_in[1] => Mux38.IN9
imag_bfp_0_in[2] => Mux33.IN10
imag_bfp_0_in[2] => Mux34.IN9
imag_bfp_0_in[2] => Mux35.IN8
imag_bfp_0_in[2] => Mux36.IN8
imag_bfp_0_in[2] => Mux37.IN8
imag_bfp_0_in[3] => Mux32.IN10
imag_bfp_0_in[3] => Mux33.IN9
imag_bfp_0_in[3] => Mux34.IN8
imag_bfp_0_in[3] => Mux35.IN7
imag_bfp_0_in[3] => Mux36.IN7
imag_bfp_0_in[4] => Mux32.IN9
imag_bfp_0_in[4] => Mux33.IN8
imag_bfp_0_in[4] => Mux34.IN7
imag_bfp_0_in[4] => Mux35.IN6
imag_bfp_0_in[5] => Mux32.IN8
imag_bfp_0_in[5] => Mux33.IN7
imag_bfp_0_in[5] => Mux34.IN6
imag_bfp_0_in[6] => Mux32.IN7
imag_bfp_0_in[6] => Mux33.IN6
imag_bfp_0_in[7] => Mux32.IN6
imag_bfp_1_in[0] => Mux43.IN10
imag_bfp_1_in[0] => Mux44.IN10
imag_bfp_1_in[0] => Mux45.IN10
imag_bfp_1_in[0] => Mux46.IN10
imag_bfp_1_in[0] => Mux47.IN10
imag_bfp_1_in[1] => Mux42.IN10
imag_bfp_1_in[1] => Mux43.IN9
imag_bfp_1_in[1] => Mux44.IN9
imag_bfp_1_in[1] => Mux45.IN9
imag_bfp_1_in[1] => Mux46.IN9
imag_bfp_1_in[2] => Mux41.IN10
imag_bfp_1_in[2] => Mux42.IN9
imag_bfp_1_in[2] => Mux43.IN8
imag_bfp_1_in[2] => Mux44.IN8
imag_bfp_1_in[2] => Mux45.IN8
imag_bfp_1_in[3] => Mux40.IN10
imag_bfp_1_in[3] => Mux41.IN9
imag_bfp_1_in[3] => Mux42.IN8
imag_bfp_1_in[3] => Mux43.IN7
imag_bfp_1_in[3] => Mux44.IN7
imag_bfp_1_in[4] => Mux40.IN9
imag_bfp_1_in[4] => Mux41.IN8
imag_bfp_1_in[4] => Mux42.IN7
imag_bfp_1_in[4] => Mux43.IN6
imag_bfp_1_in[5] => Mux40.IN8
imag_bfp_1_in[5] => Mux41.IN7
imag_bfp_1_in[5] => Mux42.IN6
imag_bfp_1_in[6] => Mux40.IN7
imag_bfp_1_in[6] => Mux41.IN6
imag_bfp_1_in[7] => Mux40.IN6
imag_bfp_2_in[0] => Mux51.IN10
imag_bfp_2_in[0] => Mux52.IN10
imag_bfp_2_in[0] => Mux53.IN10
imag_bfp_2_in[0] => Mux54.IN10
imag_bfp_2_in[0] => Mux55.IN10
imag_bfp_2_in[1] => Mux50.IN10
imag_bfp_2_in[1] => Mux51.IN9
imag_bfp_2_in[1] => Mux52.IN9
imag_bfp_2_in[1] => Mux53.IN9
imag_bfp_2_in[1] => Mux54.IN9
imag_bfp_2_in[2] => Mux49.IN10
imag_bfp_2_in[2] => Mux50.IN9
imag_bfp_2_in[2] => Mux51.IN8
imag_bfp_2_in[2] => Mux52.IN8
imag_bfp_2_in[2] => Mux53.IN8
imag_bfp_2_in[3] => Mux48.IN10
imag_bfp_2_in[3] => Mux49.IN9
imag_bfp_2_in[3] => Mux50.IN8
imag_bfp_2_in[3] => Mux51.IN7
imag_bfp_2_in[3] => Mux52.IN7
imag_bfp_2_in[4] => Mux48.IN9
imag_bfp_2_in[4] => Mux49.IN8
imag_bfp_2_in[4] => Mux50.IN7
imag_bfp_2_in[4] => Mux51.IN6
imag_bfp_2_in[5] => Mux48.IN8
imag_bfp_2_in[5] => Mux49.IN7
imag_bfp_2_in[5] => Mux50.IN6
imag_bfp_2_in[6] => Mux48.IN7
imag_bfp_2_in[6] => Mux49.IN6
imag_bfp_2_in[7] => Mux48.IN6
imag_bfp_3_in[0] => Mux59.IN10
imag_bfp_3_in[0] => Mux60.IN10
imag_bfp_3_in[0] => Mux61.IN10
imag_bfp_3_in[0] => Mux62.IN10
imag_bfp_3_in[0] => Mux63.IN10
imag_bfp_3_in[1] => Mux58.IN10
imag_bfp_3_in[1] => Mux59.IN9
imag_bfp_3_in[1] => Mux60.IN9
imag_bfp_3_in[1] => Mux61.IN9
imag_bfp_3_in[1] => Mux62.IN9
imag_bfp_3_in[2] => Mux57.IN10
imag_bfp_3_in[2] => Mux58.IN9
imag_bfp_3_in[2] => Mux59.IN8
imag_bfp_3_in[2] => Mux60.IN8
imag_bfp_3_in[2] => Mux61.IN8
imag_bfp_3_in[3] => Mux56.IN10
imag_bfp_3_in[3] => Mux57.IN9
imag_bfp_3_in[3] => Mux58.IN8
imag_bfp_3_in[3] => Mux59.IN7
imag_bfp_3_in[3] => Mux60.IN7
imag_bfp_3_in[4] => Mux56.IN9
imag_bfp_3_in[4] => Mux57.IN8
imag_bfp_3_in[4] => Mux58.IN7
imag_bfp_3_in[4] => Mux59.IN6
imag_bfp_3_in[5] => Mux56.IN8
imag_bfp_3_in[5] => Mux57.IN7
imag_bfp_3_in[5] => Mux58.IN6
imag_bfp_3_in[6] => Mux56.IN7
imag_bfp_3_in[6] => Mux57.IN6
imag_bfp_3_in[7] => Mux56.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN6
bfp_factor[0] => Mux5.IN7
bfp_factor[0] => Mux6.IN8
bfp_factor[0] => Mux7.IN9
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN6
bfp_factor[0] => Mux21.IN7
bfp_factor[0] => Mux22.IN8
bfp_factor[0] => Mux23.IN9
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN6
bfp_factor[0] => Mux37.IN7
bfp_factor[0] => Mux38.IN8
bfp_factor[0] => Mux39.IN9
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN6
bfp_factor[0] => Mux53.IN7
bfp_factor[0] => Mux54.IN8
bfp_factor[0] => Mux55.IN9
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN5
bfp_factor[1] => Mux5.IN6
bfp_factor[1] => Mux6.IN7
bfp_factor[1] => Mux7.IN8
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN5
bfp_factor[1] => Mux21.IN6
bfp_factor[1] => Mux22.IN7
bfp_factor[1] => Mux23.IN8
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN5
bfp_factor[1] => Mux37.IN6
bfp_factor[1] => Mux38.IN7
bfp_factor[1] => Mux39.IN8
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN5
bfp_factor[1] => Mux53.IN6
bfp_factor[1] => Mux54.IN7
bfp_factor[1] => Mux55.IN8
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN4
bfp_factor[2] => Mux5.IN5
bfp_factor[2] => Mux6.IN6
bfp_factor[2] => Mux7.IN7
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN4
bfp_factor[2] => Mux21.IN5
bfp_factor[2] => Mux22.IN6
bfp_factor[2] => Mux23.IN7
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN4
bfp_factor[2] => Mux37.IN5
bfp_factor[2] => Mux38.IN6
bfp_factor[2] => Mux39.IN7
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN4
bfp_factor[2] => Mux53.IN5
bfp_factor[2] => Mux54.IN6
bfp_factor[2] => Mux55.IN7
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= r_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[1] <= r_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[2] <= r_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[3] <= r_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[4] <= r_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[5] <= r_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[6] <= r_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[7] <= r_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[0] <= r_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[1] <= r_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[2] <= r_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[3] <= r_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[4] <= r_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[5] <= r_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[6] <= r_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[7] <= r_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[0] <= r_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[1] <= r_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[2] <= r_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[3] <= r_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[4] <= r_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[5] <= r_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[6] <= r_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[7] <= r_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= i_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[1] <= i_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[2] <= i_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[3] <= i_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[4] <= i_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[5] <= i_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[6] <= i_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[7] <= i_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[0] <= i_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[1] <= i_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[2] <= i_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[3] <= i_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[4] <= i_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[5] <= i_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[6] <= i_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[7] <= i_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[0] <= i_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[1] <= i_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[2] <= i_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[3] <= i_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[4] <= i_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[5] <= i_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[6] <= i_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[7] <= i_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1
clk => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_pround:u0.clk
clk => asj_fft_pround:u1.clk
clk => asj_fft_tdl:real_delay.clk
clk => asj_fft_tdl:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround:u0.global_clock_enable
global_clock_enable => asj_fft_pround:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
dataa[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[7]
datab[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[7]
datac[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[7]
datad[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[7]
real_out[0] <= asj_fft_tdl:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:real_delay.data_out[7]
imag_out[0] <= asj_fft_tdl:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:imag_delay.data_out[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2
clk => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_pround:u0.clk
clk => asj_fft_pround:u1.clk
clk => asj_fft_tdl:real_delay.clk
clk => asj_fft_tdl:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround:u0.global_clock_enable
global_clock_enable => asj_fft_pround:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
dataa[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[7]
datab[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[7]
datac[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[7]
datad[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[7]
real_out[0] <= asj_fft_tdl:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:real_delay.data_out[7]
imag_out[0] <= asj_fft_tdl:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:imag_delay.data_out[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3
clk => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_pround:u0.clk
clk => asj_fft_pround:u1.clk
clk => asj_fft_tdl:real_delay.clk
clk => asj_fft_tdl:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround:u0.global_clock_enable
global_clock_enable => asj_fft_pround:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
dataa[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[7]
datab[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[7]
datac[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[7]
datad[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[7]
real_out[0] <= asj_fft_tdl:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:real_delay.data_out[7]
imag_out[0] <= asj_fft_tdl:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:imag_delay.data_out[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[11].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc
global_clock_enable => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2.global_clock_enable
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
clk => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.clk
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clk => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2.clk
clken => ~NO_FANOUT~
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.reset
reset => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2.reset
next_pass => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.data_in
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
alt_slb_i[0] => slb_last.DATAB
alt_slb_i[1] => slb_last.DATAB
alt_slb_i[2] => slb_last.DATAB
alt_slb_o[0] <= slb_last[0].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[1] <= slb_last[1].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[2] <= slb_last[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[0] <= blk_exp[0].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[1] <= blk_exp[1].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[2] <= blk_exp[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[3] <= blk_exp[3].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[4] <= blk_exp[4].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[5] <= blk_exp[5].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[8].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done2
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[19].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors
clk => twad_temp[0].CLK
clk => twad_temp[1].CLK
clk => twad_temp[2].CLK
clk => twad_temp[3].CLK
clk => twad_tdl[6][0].CLK
clk => twad_tdl[6][1].CLK
clk => twad_tdl[6][2].CLK
clk => twad_tdl[6][3].CLK
clk => twad_tdl[5][0].CLK
clk => twad_tdl[5][1].CLK
clk => twad_tdl[5][2].CLK
clk => twad_tdl[5][3].CLK
clk => twad_tdl[4][0].CLK
clk => twad_tdl[4][1].CLK
clk => twad_tdl[4][2].CLK
clk => twad_tdl[4][3].CLK
clk => twad_tdl[3][0].CLK
clk => twad_tdl[3][1].CLK
clk => twad_tdl[3][2].CLK
clk => twad_tdl[3][3].CLK
clk => twad_tdl[2][0].CLK
clk => twad_tdl[2][1].CLK
clk => twad_tdl[2][2].CLK
clk => twad_tdl[2][3].CLK
clk => twad_tdl[1][0].CLK
clk => twad_tdl[1][1].CLK
clk => twad_tdl[1][2].CLK
clk => twad_tdl[1][3].CLK
clk => twad_tdl[0][0].CLK
clk => twad_tdl[0][1].CLK
clk => twad_tdl[0][2].CLK
clk => twad_tdl[0][3].CLK
global_clock_enable => twad_temp[0].ENA
global_clock_enable => twad_temp[1].ENA
global_clock_enable => twad_temp[2].ENA
global_clock_enable => twad_temp[3].ENA
global_clock_enable => twad_tdl[6][0].ENA
global_clock_enable => twad_tdl[6][1].ENA
global_clock_enable => twad_tdl[6][2].ENA
global_clock_enable => twad_tdl[6][3].ENA
global_clock_enable => twad_tdl[5][0].ENA
global_clock_enable => twad_tdl[5][1].ENA
global_clock_enable => twad_tdl[5][2].ENA
global_clock_enable => twad_tdl[5][3].ENA
global_clock_enable => twad_tdl[4][0].ENA
global_clock_enable => twad_tdl[4][1].ENA
global_clock_enable => twad_tdl[4][2].ENA
global_clock_enable => twad_tdl[4][3].ENA
global_clock_enable => twad_tdl[3][0].ENA
global_clock_enable => twad_tdl[3][1].ENA
global_clock_enable => twad_tdl[3][2].ENA
global_clock_enable => twad_tdl[3][3].ENA
global_clock_enable => twad_tdl[2][0].ENA
global_clock_enable => twad_tdl[2][1].ENA
global_clock_enable => twad_tdl[2][2].ENA
global_clock_enable => twad_tdl[2][3].ENA
global_clock_enable => twad_tdl[1][0].ENA
global_clock_enable => twad_tdl[1][1].ENA
global_clock_enable => twad_tdl[1][2].ENA
global_clock_enable => twad_tdl[1][3].ENA
global_clock_enable => twad_tdl[0][0].ENA
global_clock_enable => twad_tdl[0][1].ENA
global_clock_enable => twad_tdl[0][2].ENA
global_clock_enable => twad_tdl[0][3].ENA
k_count[0] => twad_temp.DATAB
k_count[1] => twad_temp.DATAB
k_count[2] => twad_temp.DATAA
k_count[2] => twad_temp.DATAB
k_count[3] => twad_temp.DATAA
k_count[3] => twad_temp.DATAB
p_count[0] => twad_temp.OUTPUTSELECT
p_count[0] => twad_temp.OUTPUTSELECT
p_count[0] => twad_temp.OUTPUTSELECT
p_count[0] => twad_temp.OUTPUTSELECT
p_count[1] => ~NO_FANOUT~
tw_addr[0] <= twad_tdl[6][0].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[1] <= twad_tdl[6][1].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[2] <= twad_tdl[6][2].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[3] <= twad_tdl[6][3].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom
clk => twid_rom:gen_M4K:sin_1n.clock
clk => twid_rom:gen_M4K:sin_2n.clock
clk => twid_rom:gen_M4K:sin_3n.clock
clk => twid_rom:gen_M4K:cos_1n.clock
clk => twid_rom:gen_M4K:cos_2n.clock
clk => twid_rom:gen_M4K:cos_3n.clock
global_clock_enable => twid_rom:gen_M4K:sin_1n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:sin_2n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:sin_3n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:cos_1n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:cos_2n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:cos_3n.global_clock_enable
twad[0] => twid_rom:gen_M4K:sin_1n.address[0]
twad[0] => twid_rom:gen_M4K:sin_2n.address[0]
twad[0] => twid_rom:gen_M4K:sin_3n.address[0]
twad[0] => twid_rom:gen_M4K:cos_1n.address[0]
twad[0] => twid_rom:gen_M4K:cos_2n.address[0]
twad[0] => twid_rom:gen_M4K:cos_3n.address[0]
twad[1] => twid_rom:gen_M4K:sin_1n.address[1]
twad[1] => twid_rom:gen_M4K:sin_2n.address[1]
twad[1] => twid_rom:gen_M4K:sin_3n.address[1]
twad[1] => twid_rom:gen_M4K:cos_1n.address[1]
twad[1] => twid_rom:gen_M4K:cos_2n.address[1]
twad[1] => twid_rom:gen_M4K:cos_3n.address[1]
twad[2] => twid_rom:gen_M4K:sin_1n.address[2]
twad[2] => twid_rom:gen_M4K:sin_2n.address[2]
twad[2] => twid_rom:gen_M4K:sin_3n.address[2]
twad[2] => twid_rom:gen_M4K:cos_1n.address[2]
twad[2] => twid_rom:gen_M4K:cos_2n.address[2]
twad[2] => twid_rom:gen_M4K:cos_3n.address[2]
twad[3] => twid_rom:gen_M4K:sin_1n.address[3]
twad[3] => twid_rom:gen_M4K:sin_2n.address[3]
twad[3] => twid_rom:gen_M4K:sin_3n.address[3]
twad[3] => twid_rom:gen_M4K:cos_1n.address[3]
twad[3] => twid_rom:gen_M4K:cos_2n.address[3]
twad[3] => twid_rom:gen_M4K:cos_3n.address[3]
t1r[0] <= twid_rom:gen_M4K:cos_1n.q[0]
t1r[1] <= twid_rom:gen_M4K:cos_1n.q[1]
t1r[2] <= twid_rom:gen_M4K:cos_1n.q[2]
t1r[3] <= twid_rom:gen_M4K:cos_1n.q[3]
t1r[4] <= twid_rom:gen_M4K:cos_1n.q[4]
t1r[5] <= twid_rom:gen_M4K:cos_1n.q[5]
t1r[6] <= twid_rom:gen_M4K:cos_1n.q[6]
t1r[7] <= twid_rom:gen_M4K:cos_1n.q[7]
t2r[0] <= twid_rom:gen_M4K:cos_2n.q[0]
t2r[1] <= twid_rom:gen_M4K:cos_2n.q[1]
t2r[2] <= twid_rom:gen_M4K:cos_2n.q[2]
t2r[3] <= twid_rom:gen_M4K:cos_2n.q[3]
t2r[4] <= twid_rom:gen_M4K:cos_2n.q[4]
t2r[5] <= twid_rom:gen_M4K:cos_2n.q[5]
t2r[6] <= twid_rom:gen_M4K:cos_2n.q[6]
t2r[7] <= twid_rom:gen_M4K:cos_2n.q[7]
t3r[0] <= twid_rom:gen_M4K:cos_3n.q[0]
t3r[1] <= twid_rom:gen_M4K:cos_3n.q[1]
t3r[2] <= twid_rom:gen_M4K:cos_3n.q[2]
t3r[3] <= twid_rom:gen_M4K:cos_3n.q[3]
t3r[4] <= twid_rom:gen_M4K:cos_3n.q[4]
t3r[5] <= twid_rom:gen_M4K:cos_3n.q[5]
t3r[6] <= twid_rom:gen_M4K:cos_3n.q[6]
t3r[7] <= twid_rom:gen_M4K:cos_3n.q[7]
t1i[0] <= twid_rom:gen_M4K:sin_1n.q[0]
t1i[1] <= twid_rom:gen_M4K:sin_1n.q[1]
t1i[2] <= twid_rom:gen_M4K:sin_1n.q[2]
t1i[3] <= twid_rom:gen_M4K:sin_1n.q[3]
t1i[4] <= twid_rom:gen_M4K:sin_1n.q[4]
t1i[5] <= twid_rom:gen_M4K:sin_1n.q[5]
t1i[6] <= twid_rom:gen_M4K:sin_1n.q[6]
t1i[7] <= twid_rom:gen_M4K:sin_1n.q[7]
t2i[0] <= twid_rom:gen_M4K:sin_2n.q[0]
t2i[1] <= twid_rom:gen_M4K:sin_2n.q[1]
t2i[2] <= twid_rom:gen_M4K:sin_2n.q[2]
t2i[3] <= twid_rom:gen_M4K:sin_2n.q[3]
t2i[4] <= twid_rom:gen_M4K:sin_2n.q[4]
t2i[5] <= twid_rom:gen_M4K:sin_2n.q[5]
t2i[6] <= twid_rom:gen_M4K:sin_2n.q[6]
t2i[7] <= twid_rom:gen_M4K:sin_2n.q[7]
t3i[0] <= twid_rom:gen_M4K:sin_3n.q[0]
t3i[1] <= twid_rom:gen_M4K:sin_3n.q[1]
t3i[2] <= twid_rom:gen_M4K:sin_3n.q[2]
t3i[3] <= twid_rom:gen_M4K:sin_3n.q[3]
t3i[4] <= twid_rom:gen_M4K:sin_3n.q[4]
t3i[5] <= twid_rom:gen_M4K:sin_3n.q[5]
t3i[6] <= twid_rom:gen_M4K:sin_3n.q[6]
t3i[7] <= twid_rom:gen_M4K:sin_3n.q[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0b34:auto_generated.address_a[0]
address_a[1] => altsyncram_0b34:auto_generated.address_a[1]
address_a[2] => altsyncram_0b34:auto_generated.address_a[2]
address_a[3] => altsyncram_0b34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0b34:auto_generated.q_a[0]
q_a[1] <= altsyncram_0b34:auto_generated.q_a[1]
q_a[2] <= altsyncram_0b34:auto_generated.q_a[2]
q_a[3] <= altsyncram_0b34:auto_generated.q_a[3]
q_a[4] <= altsyncram_0b34:auto_generated.q_a[4]
q_a[5] <= altsyncram_0b34:auto_generated.q_a[5]
q_a[6] <= altsyncram_0b34:auto_generated.q_a[6]
q_a[7] <= altsyncram_0b34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1b34:auto_generated.address_a[0]
address_a[1] => altsyncram_1b34:auto_generated.address_a[1]
address_a[2] => altsyncram_1b34:auto_generated.address_a[2]
address_a[3] => altsyncram_1b34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1b34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1b34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1b34:auto_generated.q_a[0]
q_a[1] <= altsyncram_1b34:auto_generated.q_a[1]
q_a[2] <= altsyncram_1b34:auto_generated.q_a[2]
q_a[3] <= altsyncram_1b34:auto_generated.q_a[3]
q_a[4] <= altsyncram_1b34:auto_generated.q_a[4]
q_a[5] <= altsyncram_1b34:auto_generated.q_a[5]
q_a[6] <= altsyncram_1b34:auto_generated.q_a[6]
q_a[7] <= altsyncram_1b34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1b34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2b34:auto_generated.address_a[0]
address_a[1] => altsyncram_2b34:auto_generated.address_a[1]
address_a[2] => altsyncram_2b34:auto_generated.address_a[2]
address_a[3] => altsyncram_2b34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2b34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_2b34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2b34:auto_generated.q_a[0]
q_a[1] <= altsyncram_2b34:auto_generated.q_a[1]
q_a[2] <= altsyncram_2b34:auto_generated.q_a[2]
q_a[3] <= altsyncram_2b34:auto_generated.q_a[3]
q_a[4] <= altsyncram_2b34:auto_generated.q_a[4]
q_a[5] <= altsyncram_2b34:auto_generated.q_a[5]
q_a[6] <= altsyncram_2b34:auto_generated.q_a[6]
q_a[7] <= altsyncram_2b34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2b34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ra34:auto_generated.address_a[0]
address_a[1] => altsyncram_ra34:auto_generated.address_a[1]
address_a[2] => altsyncram_ra34:auto_generated.address_a[2]
address_a[3] => altsyncram_ra34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ra34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ra34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ra34:auto_generated.q_a[0]
q_a[1] <= altsyncram_ra34:auto_generated.q_a[1]
q_a[2] <= altsyncram_ra34:auto_generated.q_a[2]
q_a[3] <= altsyncram_ra34:auto_generated.q_a[3]
q_a[4] <= altsyncram_ra34:auto_generated.q_a[4]
q_a[5] <= altsyncram_ra34:auto_generated.q_a[5]
q_a[6] <= altsyncram_ra34:auto_generated.q_a[6]
q_a[7] <= altsyncram_ra34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ra34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sa34:auto_generated.address_a[0]
address_a[1] => altsyncram_sa34:auto_generated.address_a[1]
address_a[2] => altsyncram_sa34:auto_generated.address_a[2]
address_a[3] => altsyncram_sa34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sa34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_sa34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sa34:auto_generated.q_a[0]
q_a[1] <= altsyncram_sa34:auto_generated.q_a[1]
q_a[2] <= altsyncram_sa34:auto_generated.q_a[2]
q_a[3] <= altsyncram_sa34:auto_generated.q_a[3]
q_a[4] <= altsyncram_sa34:auto_generated.q_a[4]
q_a[5] <= altsyncram_sa34:auto_generated.q_a[5]
q_a[6] <= altsyncram_sa34:auto_generated.q_a[6]
q_a[7] <= altsyncram_sa34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sa34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ta34:auto_generated.address_a[0]
address_a[1] => altsyncram_ta34:auto_generated.address_a[1]
address_a[2] => altsyncram_ta34:auto_generated.address_a[2]
address_a[3] => altsyncram_ta34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ta34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ta34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ta34:auto_generated.q_a[0]
q_a[1] <= altsyncram_ta34:auto_generated.q_a[1]
q_a[2] <= altsyncram_ta34:auto_generated.q_a[2]
q_a[3] <= altsyncram_ta34:auto_generated.q_a[3]
q_a[4] <= altsyncram_ta34:auto_generated.q_a[4]
q_a[5] <= altsyncram_ta34:auto_generated.q_a[5]
q_a[6] <= altsyncram_ta34:auto_generated.q_a[6]
q_a[7] <= altsyncram_ta34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ta34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
sw_0_in[0] => Mux3.IN2
sw_0_in[0] => Mux7.IN2
sw_0_in[0] => Mux11.IN2
sw_0_in[0] => Mux15.IN2
sw_0_in[1] => Mux2.IN2
sw_0_in[1] => Mux6.IN2
sw_0_in[1] => Mux10.IN2
sw_0_in[1] => Mux14.IN2
sw_0_in[2] => Mux1.IN2
sw_0_in[2] => Mux5.IN2
sw_0_in[2] => Mux9.IN2
sw_0_in[2] => Mux13.IN2
sw_0_in[3] => Mux0.IN2
sw_0_in[3] => Mux4.IN2
sw_0_in[3] => Mux8.IN2
sw_0_in[3] => Mux12.IN2
sw_1_in[0] => Mux3.IN3
sw_1_in[0] => Mux7.IN3
sw_1_in[0] => Mux11.IN3
sw_1_in[0] => Mux15.IN3
sw_1_in[1] => Mux2.IN3
sw_1_in[1] => Mux6.IN3
sw_1_in[1] => Mux10.IN3
sw_1_in[1] => Mux14.IN3
sw_1_in[2] => Mux1.IN3
sw_1_in[2] => Mux5.IN3
sw_1_in[2] => Mux9.IN3
sw_1_in[2] => Mux13.IN3
sw_1_in[3] => Mux0.IN3
sw_1_in[3] => Mux4.IN3
sw_1_in[3] => Mux8.IN3
sw_1_in[3] => Mux12.IN3
sw_2_in[0] => Mux3.IN4
sw_2_in[0] => Mux7.IN4
sw_2_in[0] => Mux11.IN4
sw_2_in[0] => Mux15.IN4
sw_2_in[1] => Mux2.IN4
sw_2_in[1] => Mux6.IN4
sw_2_in[1] => Mux10.IN4
sw_2_in[1] => Mux14.IN4
sw_2_in[2] => Mux1.IN4
sw_2_in[2] => Mux5.IN4
sw_2_in[2] => Mux9.IN4
sw_2_in[2] => Mux13.IN4
sw_2_in[3] => Mux0.IN4
sw_2_in[3] => Mux4.IN4
sw_2_in[3] => Mux8.IN4
sw_2_in[3] => Mux12.IN4
sw_3_in[0] => Mux3.IN5
sw_3_in[0] => Mux7.IN5
sw_3_in[0] => Mux11.IN5
sw_3_in[0] => Mux15.IN5
sw_3_in[1] => Mux2.IN5
sw_3_in[1] => Mux6.IN5
sw_3_in[1] => Mux10.IN5
sw_3_in[1] => Mux14.IN5
sw_3_in[2] => Mux1.IN5
sw_3_in[2] => Mux5.IN5
sw_3_in[2] => Mux9.IN5
sw_3_in[2] => Mux13.IN5
sw_3_in[3] => Mux0.IN5
sw_3_in[3] => Mux4.IN5
sw_3_in[3] => Mux8.IN5
sw_3_in[3] => Mux12.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr
clk => asj_fft_tdl_bit_rst:delay_en.clk
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => en_i.CLK
clk => en_d.CLK
clk => asj_fft_tdl_rst:gen_M4K:delay_swd.clk
global_clock_enable => asj_fft_tdl_bit_rst:delay_en.global_clock_enable
global_clock_enable => asj_fft_tdl_rst:gen_M4K:delay_swd.global_clock_enable
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => en_i.ENA
global_clock_enable => en_d.ENA
reset => en_d.OUTPUTSELECT
reset => en_i.OUTPUTSELECT
reset => counter.IN1
reset => asj_fft_tdl_bit_rst:delay_en.reset
reset => asj_fft_tdl_rst:gen_M4K:delay_swd.reset
data_rdy => en_i.IN0
lpp_en => en_d.DATAA
lpp_en => en_i.IN1
lpp_en => en_i.IN1
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= asj_fft_tdl_rst:gen_M4K:delay_swd.data_out[0]
sw_data_read[1] <= asj_fft_tdl_rst:gen_M4K:delay_swd.data_out[1]
sw_addr_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE
en <= asj_fft_tdl_bit_rst:delay_en.data_out


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in[0] => tdl_arr.DATAA
data_in[1] => tdl_arr.DATAA
data_out[0] <= tdl_arr[4][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[4][1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp
global_clock_enable => asj_fft_tdl_bit:gen_str_val:delay_val.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:u1.global_clock_enable
global_clock_enable => data_imag_o[3]~reg0.ENA
global_clock_enable => data_imag_o[2]~reg0.ENA
global_clock_enable => data_imag_o[1]~reg0.ENA
global_clock_enable => data_imag_o[0]~reg0.ENA
global_clock_enable => data_imag_o[4]~reg0.ENA
global_clock_enable => data_imag_o[5]~reg0.ENA
global_clock_enable => data_imag_o[6]~reg0.ENA
global_clock_enable => data_imag_o[7]~reg0.ENA
global_clock_enable => data_real_o[0]~reg0.ENA
global_clock_enable => data_real_o[1]~reg0.ENA
global_clock_enable => data_real_o[2]~reg0.ENA
global_clock_enable => data_real_o[3]~reg0.ENA
global_clock_enable => data_real_o[4]~reg0.ENA
global_clock_enable => data_real_o[5]~reg0.ENA
global_clock_enable => data_real_o[6]~reg0.ENA
global_clock_enable => data_real_o[7]~reg0.ENA
global_clock_enable => output_i[0].ENA
global_clock_enable => output_i[1].ENA
global_clock_enable => output_i[2].ENA
global_clock_enable => output_i[3].ENA
global_clock_enable => output_i[4].ENA
global_clock_enable => output_i[5].ENA
global_clock_enable => output_i[6].ENA
global_clock_enable => output_i[7].ENA
global_clock_enable => output_i[8].ENA
global_clock_enable => output_i[9].ENA
global_clock_enable => output_r[0].ENA
global_clock_enable => output_r[1].ENA
global_clock_enable => output_r[2].ENA
global_clock_enable => output_r[3].ENA
global_clock_enable => output_r[4].ENA
global_clock_enable => output_r[5].ENA
global_clock_enable => output_r[6].ENA
global_clock_enable => output_r[7].ENA
global_clock_enable => output_r[8].ENA
global_clock_enable => output_r[9].ENA
global_clock_enable => result_ib[0].ENA
global_clock_enable => result_ib[1].ENA
global_clock_enable => result_ib[2].ENA
global_clock_enable => result_ib[3].ENA
global_clock_enable => result_ib[4].ENA
global_clock_enable => result_ib[5].ENA
global_clock_enable => result_ib[6].ENA
global_clock_enable => result_ib[7].ENA
global_clock_enable => result_ib[8].ENA
global_clock_enable => result_rb[0].ENA
global_clock_enable => result_rb[1].ENA
global_clock_enable => result_rb[2].ENA
global_clock_enable => result_rb[3].ENA
global_clock_enable => result_rb[4].ENA
global_clock_enable => result_rb[5].ENA
global_clock_enable => result_rb[6].ENA
global_clock_enable => result_rb[7].ENA
global_clock_enable => result_rb[8].ENA
global_clock_enable => result_ia[0].ENA
global_clock_enable => result_ia[1].ENA
global_clock_enable => result_ia[2].ENA
global_clock_enable => result_ia[3].ENA
global_clock_enable => result_ia[4].ENA
global_clock_enable => result_ia[5].ENA
global_clock_enable => result_ia[6].ENA
global_clock_enable => result_ia[7].ENA
global_clock_enable => result_ia[8].ENA
global_clock_enable => result_ra[0].ENA
global_clock_enable => result_ra[1].ENA
global_clock_enable => result_ra[2].ENA
global_clock_enable => result_ra[3].ENA
global_clock_enable => result_ra[4].ENA
global_clock_enable => result_ra[5].ENA
global_clock_enable => result_ra[6].ENA
global_clock_enable => result_ra[7].ENA
global_clock_enable => result_ra[8].ENA
global_clock_enable => add_in_i_b[0].ENA
global_clock_enable => add_in_i_b[1].ENA
global_clock_enable => add_in_i_b[2].ENA
global_clock_enable => add_in_i_b[3].ENA
global_clock_enable => add_in_i_b[4].ENA
global_clock_enable => add_in_i_b[5].ENA
global_clock_enable => add_in_i_b[6].ENA
global_clock_enable => add_in_i_b[7].ENA
global_clock_enable => add_in_i_b[8].ENA
global_clock_enable => add_in_i_a[0].ENA
global_clock_enable => add_in_i_a[1].ENA
global_clock_enable => add_in_i_a[2].ENA
global_clock_enable => add_in_i_a[3].ENA
global_clock_enable => add_in_i_a[4].ENA
global_clock_enable => add_in_i_a[5].ENA
global_clock_enable => add_in_i_a[6].ENA
global_clock_enable => add_in_i_a[7].ENA
global_clock_enable => add_in_i_a[8].ENA
global_clock_enable => add_in_r_b[0].ENA
global_clock_enable => add_in_r_b[1].ENA
global_clock_enable => add_in_r_b[2].ENA
global_clock_enable => add_in_r_b[3].ENA
global_clock_enable => add_in_r_b[4].ENA
global_clock_enable => add_in_r_b[5].ENA
global_clock_enable => add_in_r_b[6].ENA
global_clock_enable => add_in_r_b[7].ENA
global_clock_enable => add_in_r_b[8].ENA
global_clock_enable => add_in_r_a[0].ENA
global_clock_enable => add_in_r_a[1].ENA
global_clock_enable => add_in_r_a[2].ENA
global_clock_enable => add_in_r_a[3].ENA
global_clock_enable => add_in_r_a[4].ENA
global_clock_enable => add_in_r_a[5].ENA
global_clock_enable => add_in_r_a[6].ENA
global_clock_enable => add_in_r_a[7].ENA
global_clock_enable => add_in_r_a[8].ENA
global_clock_enable => add_in_i_d[0].ENA
global_clock_enable => add_in_i_d[1].ENA
global_clock_enable => add_in_i_d[2].ENA
global_clock_enable => add_in_i_d[3].ENA
global_clock_enable => add_in_i_d[4].ENA
global_clock_enable => add_in_i_d[5].ENA
global_clock_enable => add_in_i_d[6].ENA
global_clock_enable => add_in_i_d[7].ENA
global_clock_enable => add_in_i_d[8].ENA
global_clock_enable => add_in_i_c[0].ENA
global_clock_enable => add_in_i_c[1].ENA
global_clock_enable => add_in_i_c[2].ENA
global_clock_enable => add_in_i_c[3].ENA
global_clock_enable => add_in_i_c[4].ENA
global_clock_enable => add_in_i_c[5].ENA
global_clock_enable => add_in_i_c[6].ENA
global_clock_enable => add_in_i_c[7].ENA
global_clock_enable => add_in_i_c[8].ENA
global_clock_enable => add_in_r_d[0].ENA
global_clock_enable => add_in_r_d[1].ENA
global_clock_enable => add_in_r_d[2].ENA
global_clock_enable => add_in_r_d[3].ENA
global_clock_enable => add_in_r_d[4].ENA
global_clock_enable => add_in_r_d[5].ENA
global_clock_enable => add_in_r_d[6].ENA
global_clock_enable => add_in_r_d[7].ENA
global_clock_enable => add_in_r_d[8].ENA
global_clock_enable => add_in_r_c[0].ENA
global_clock_enable => add_in_r_c[1].ENA
global_clock_enable => add_in_r_c[2].ENA
global_clock_enable => add_in_r_c[3].ENA
global_clock_enable => add_in_r_c[4].ENA
global_clock_enable => add_in_r_c[5].ENA
global_clock_enable => add_in_r_c[6].ENA
global_clock_enable => add_in_r_c[7].ENA
global_clock_enable => add_in_r_c[8].ENA
global_clock_enable => sign_vec[0].ENA
global_clock_enable => sign_vec[1].ENA
global_clock_enable => sign_vec[3].ENA
global_clock_enable => sgn_2i.ENA
global_clock_enable => sgn_2r.ENA
global_clock_enable => sign_sel[0].ENA
global_clock_enable => sign_sel[1].ENA
global_clock_enable => data_val_i.ENA
global_clock_enable => offset_counter[0].ENA
global_clock_enable => offset_counter[1].ENA
global_clock_enable => offset_counter[2].ENA
global_clock_enable => offset_counter[3].ENA
global_clock_enable => offset_counter[4].ENA
global_clock_enable => offset_counter[5].ENA
clk => asj_fft_tdl_bit:gen_str_val:delay_val.clk
clk => data_imag_o[0]~reg0.CLK
clk => data_imag_o[1]~reg0.CLK
clk => data_imag_o[2]~reg0.CLK
clk => data_imag_o[3]~reg0.CLK
clk => data_imag_o[4]~reg0.CLK
clk => data_imag_o[5]~reg0.CLK
clk => data_imag_o[6]~reg0.CLK
clk => data_imag_o[7]~reg0.CLK
clk => data_real_o[0]~reg0.CLK
clk => data_real_o[1]~reg0.CLK
clk => data_real_o[2]~reg0.CLK
clk => data_real_o[3]~reg0.CLK
clk => data_real_o[4]~reg0.CLK
clk => data_real_o[5]~reg0.CLK
clk => data_real_o[6]~reg0.CLK
clk => data_real_o[7]~reg0.CLK
clk => output_i[0].CLK
clk => output_i[1].CLK
clk => output_i[2].CLK
clk => output_i[3].CLK
clk => output_i[4].CLK
clk => output_i[5].CLK
clk => output_i[6].CLK
clk => output_i[7].CLK
clk => output_i[8].CLK
clk => output_i[9].CLK
clk => output_r[0].CLK
clk => output_r[1].CLK
clk => output_r[2].CLK
clk => output_r[3].CLK
clk => output_r[4].CLK
clk => output_r[5].CLK
clk => output_r[6].CLK
clk => output_r[7].CLK
clk => output_r[8].CLK
clk => output_r[9].CLK
clk => result_ib[0].CLK
clk => result_ib[1].CLK
clk => result_ib[2].CLK
clk => result_ib[3].CLK
clk => result_ib[4].CLK
clk => result_ib[5].CLK
clk => result_ib[6].CLK
clk => result_ib[7].CLK
clk => result_ib[8].CLK
clk => result_rb[0].CLK
clk => result_rb[1].CLK
clk => result_rb[2].CLK
clk => result_rb[3].CLK
clk => result_rb[4].CLK
clk => result_rb[5].CLK
clk => result_rb[6].CLK
clk => result_rb[7].CLK
clk => result_rb[8].CLK
clk => result_ia[0].CLK
clk => result_ia[1].CLK
clk => result_ia[2].CLK
clk => result_ia[3].CLK
clk => result_ia[4].CLK
clk => result_ia[5].CLK
clk => result_ia[6].CLK
clk => result_ia[7].CLK
clk => result_ia[8].CLK
clk => result_ra[0].CLK
clk => result_ra[1].CLK
clk => result_ra[2].CLK
clk => result_ra[3].CLK
clk => result_ra[4].CLK
clk => result_ra[5].CLK
clk => result_ra[6].CLK
clk => result_ra[7].CLK
clk => result_ra[8].CLK
clk => add_in_i_b[0].CLK
clk => add_in_i_b[1].CLK
clk => add_in_i_b[2].CLK
clk => add_in_i_b[3].CLK
clk => add_in_i_b[4].CLK
clk => add_in_i_b[5].CLK
clk => add_in_i_b[6].CLK
clk => add_in_i_b[7].CLK
clk => add_in_i_b[8].CLK
clk => add_in_i_a[0].CLK
clk => add_in_i_a[1].CLK
clk => add_in_i_a[2].CLK
clk => add_in_i_a[3].CLK
clk => add_in_i_a[4].CLK
clk => add_in_i_a[5].CLK
clk => add_in_i_a[6].CLK
clk => add_in_i_a[7].CLK
clk => add_in_i_a[8].CLK
clk => add_in_r_b[0].CLK
clk => add_in_r_b[1].CLK
clk => add_in_r_b[2].CLK
clk => add_in_r_b[3].CLK
clk => add_in_r_b[4].CLK
clk => add_in_r_b[5].CLK
clk => add_in_r_b[6].CLK
clk => add_in_r_b[7].CLK
clk => add_in_r_b[8].CLK
clk => add_in_r_a[0].CLK
clk => add_in_r_a[1].CLK
clk => add_in_r_a[2].CLK
clk => add_in_r_a[3].CLK
clk => add_in_r_a[4].CLK
clk => add_in_r_a[5].CLK
clk => add_in_r_a[6].CLK
clk => add_in_r_a[7].CLK
clk => add_in_r_a[8].CLK
clk => add_in_i_d[0].CLK
clk => add_in_i_d[1].CLK
clk => add_in_i_d[2].CLK
clk => add_in_i_d[3].CLK
clk => add_in_i_d[4].CLK
clk => add_in_i_d[5].CLK
clk => add_in_i_d[6].CLK
clk => add_in_i_d[7].CLK
clk => add_in_i_d[8].CLK
clk => add_in_i_c[0].CLK
clk => add_in_i_c[1].CLK
clk => add_in_i_c[2].CLK
clk => add_in_i_c[3].CLK
clk => add_in_i_c[4].CLK
clk => add_in_i_c[5].CLK
clk => add_in_i_c[6].CLK
clk => add_in_i_c[7].CLK
clk => add_in_i_c[8].CLK
clk => add_in_r_d[0].CLK
clk => add_in_r_d[1].CLK
clk => add_in_r_d[2].CLK
clk => add_in_r_d[3].CLK
clk => add_in_r_d[4].CLK
clk => add_in_r_d[5].CLK
clk => add_in_r_d[6].CLK
clk => add_in_r_d[7].CLK
clk => add_in_r_d[8].CLK
clk => add_in_r_c[0].CLK
clk => add_in_r_c[1].CLK
clk => add_in_r_c[2].CLK
clk => add_in_r_c[3].CLK
clk => add_in_r_c[4].CLK
clk => add_in_r_c[5].CLK
clk => add_in_r_c[6].CLK
clk => add_in_r_c[7].CLK
clk => add_in_r_c[8].CLK
clk => sign_vec[0].CLK
clk => sign_vec[1].CLK
clk => sign_vec[3].CLK
clk => sgn_2i.CLK
clk => sgn_2r.CLK
clk => sign_sel[0].CLK
clk => sign_sel[1].CLK
clk => data_val_i.CLK
clk => offset_counter[0].CLK
clk => offset_counter[1].CLK
clk => offset_counter[2].CLK
clk => offset_counter[3].CLK
clk => offset_counter[4].CLK
clk => offset_counter[5].CLK
clk => asj_fft_pround:gen_full_rnd:u0.clk
clk => asj_fft_pround:gen_full_rnd:u1.clk
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => data_val_i.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => data_val_i.OUTPUTSELECT
data_1_real_i[0] => add_in_r_a[0].DATAIN
data_1_real_i[1] => add_in_r_a[1].DATAIN
data_1_real_i[2] => add_in_r_a[2].DATAIN
data_1_real_i[3] => add_in_r_a[3].DATAIN
data_1_real_i[4] => add_in_r_a[4].DATAIN
data_1_real_i[5] => add_in_r_a[5].DATAIN
data_1_real_i[6] => add_in_r_a[6].DATAIN
data_1_real_i[7] => add_in_r_a[7].DATAIN
data_1_real_i[7] => add_in_r_a[8].DATAIN
data_2_real_i[0] => add_in_r_c.DATAB
data_2_real_i[0] => add_in_i_c.DATAA
data_2_real_i[1] => add_in_r_c.DATAB
data_2_real_i[1] => add_in_i_c.DATAA
data_2_real_i[2] => add_in_r_c.DATAB
data_2_real_i[2] => add_in_i_c.DATAA
data_2_real_i[3] => add_in_r_c.DATAB
data_2_real_i[3] => add_in_i_c.DATAA
data_2_real_i[4] => add_in_r_c.DATAB
data_2_real_i[4] => add_in_i_c.DATAA
data_2_real_i[5] => add_in_r_c.DATAB
data_2_real_i[5] => add_in_i_c.DATAA
data_2_real_i[6] => add_in_r_c.DATAB
data_2_real_i[6] => add_in_i_c.DATAA
data_2_real_i[7] => add_in_r_c.DATAB
data_2_real_i[7] => add_in_i_c.DATAA
data_3_real_i[0] => add_in_r_b[0].DATAIN
data_3_real_i[1] => add_in_r_b[1].DATAIN
data_3_real_i[2] => add_in_r_b[2].DATAIN
data_3_real_i[3] => add_in_r_b[3].DATAIN
data_3_real_i[4] => add_in_r_b[4].DATAIN
data_3_real_i[5] => add_in_r_b[5].DATAIN
data_3_real_i[6] => add_in_r_b[6].DATAIN
data_3_real_i[7] => add_in_r_b[7].DATAIN
data_3_real_i[7] => add_in_r_b[8].DATAIN
data_4_real_i[0] => add_in_r_d.DATAB
data_4_real_i[0] => add_in_i_d.DATAA
data_4_real_i[1] => add_in_r_d.DATAB
data_4_real_i[1] => add_in_i_d.DATAA
data_4_real_i[2] => add_in_r_d.DATAB
data_4_real_i[2] => add_in_i_d.DATAA
data_4_real_i[3] => add_in_r_d.DATAB
data_4_real_i[3] => add_in_i_d.DATAA
data_4_real_i[4] => add_in_r_d.DATAB
data_4_real_i[4] => add_in_i_d.DATAA
data_4_real_i[5] => add_in_r_d.DATAB
data_4_real_i[5] => add_in_i_d.DATAA
data_4_real_i[6] => add_in_r_d.DATAB
data_4_real_i[6] => add_in_i_d.DATAA
data_4_real_i[7] => add_in_r_d.DATAB
data_4_real_i[7] => add_in_i_d.DATAA
data_1_imag_i[0] => add_in_i_a[0].DATAIN
data_1_imag_i[1] => add_in_i_a[1].DATAIN
data_1_imag_i[2] => add_in_i_a[2].DATAIN
data_1_imag_i[3] => add_in_i_a[3].DATAIN
data_1_imag_i[4] => add_in_i_a[4].DATAIN
data_1_imag_i[5] => add_in_i_a[5].DATAIN
data_1_imag_i[6] => add_in_i_a[6].DATAIN
data_1_imag_i[7] => add_in_i_a[7].DATAIN
data_1_imag_i[7] => add_in_i_a[8].DATAIN
data_2_imag_i[0] => add_in_r_c.DATAA
data_2_imag_i[0] => add_in_i_c.DATAB
data_2_imag_i[1] => add_in_r_c.DATAA
data_2_imag_i[1] => add_in_i_c.DATAB
data_2_imag_i[2] => add_in_r_c.DATAA
data_2_imag_i[2] => add_in_i_c.DATAB
data_2_imag_i[3] => add_in_r_c.DATAA
data_2_imag_i[3] => add_in_i_c.DATAB
data_2_imag_i[4] => add_in_r_c.DATAA
data_2_imag_i[4] => add_in_i_c.DATAB
data_2_imag_i[5] => add_in_r_c.DATAA
data_2_imag_i[5] => add_in_i_c.DATAB
data_2_imag_i[6] => add_in_r_c.DATAA
data_2_imag_i[6] => add_in_i_c.DATAB
data_2_imag_i[7] => add_in_r_c.DATAA
data_2_imag_i[7] => add_in_i_c.DATAB
data_3_imag_i[0] => add_in_i_b[0].DATAIN
data_3_imag_i[1] => add_in_i_b[1].DATAIN
data_3_imag_i[2] => add_in_i_b[2].DATAIN
data_3_imag_i[3] => add_in_i_b[3].DATAIN
data_3_imag_i[4] => add_in_i_b[4].DATAIN
data_3_imag_i[5] => add_in_i_b[5].DATAIN
data_3_imag_i[6] => add_in_i_b[6].DATAIN
data_3_imag_i[7] => add_in_i_b[7].DATAIN
data_3_imag_i[7] => add_in_i_b[8].DATAIN
data_4_imag_i[0] => add_in_r_d.DATAA
data_4_imag_i[0] => add_in_i_d.DATAB
data_4_imag_i[1] => add_in_r_d.DATAA
data_4_imag_i[1] => add_in_i_d.DATAB
data_4_imag_i[2] => add_in_r_d.DATAA
data_4_imag_i[2] => add_in_i_d.DATAB
data_4_imag_i[3] => add_in_r_d.DATAA
data_4_imag_i[3] => add_in_i_d.DATAB
data_4_imag_i[4] => add_in_r_d.DATAA
data_4_imag_i[4] => add_in_i_d.DATAB
data_4_imag_i[5] => add_in_r_d.DATAA
data_4_imag_i[5] => add_in_i_d.DATAB
data_4_imag_i[6] => add_in_r_d.DATAA
data_4_imag_i[6] => add_in_i_d.DATAB
data_4_imag_i[7] => add_in_r_d.DATAA
data_4_imag_i[7] => add_in_i_d.DATAB
data_real_o[0] <= data_real_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[1] <= data_real_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[2] <= data_real_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[3] <= data_real_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[4] <= data_real_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[5] <= data_real_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[6] <= data_real_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[7] <= data_real_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[0] <= data_imag_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[1] <= data_imag_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[2] <= data_imag_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[3] <= data_imag_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[4] <= data_imag_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[5] <= data_imag_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[6] <= data_imag_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[7] <= data_imag_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_val <= asj_fft_tdl_bit:gen_str_val:delay_val.data_out


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_lpp_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst
clk => clk.IN1
reset_n => reset_n.IN1
sink_valid => sink_valid.IN1
sink_ready <= IFFT_fft_ii_0:fft_ii_0.sink_ready
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
inverse[0] => inverse[0].IN1
source_valid <= IFFT_fft_ii_0:fft_ii_0.source_valid
source_ready => source_ready.IN1
source_error[0] <= IFFT_fft_ii_0:fft_ii_0.source_error
source_error[1] <= IFFT_fft_ii_0:fft_ii_0.source_error
source_sop <= IFFT_fft_ii_0:fft_ii_0.source_sop
source_eop <= IFFT_fft_ii_0:fft_ii_0.source_eop
source_real[0] <= IFFT_fft_ii_0:fft_ii_0.source_real
source_real[1] <= IFFT_fft_ii_0:fft_ii_0.source_real
source_real[2] <= IFFT_fft_ii_0:fft_ii_0.source_real
source_real[3] <= IFFT_fft_ii_0:fft_ii_0.source_real
source_real[4] <= IFFT_fft_ii_0:fft_ii_0.source_real
source_real[5] <= IFFT_fft_ii_0:fft_ii_0.source_real
source_real[6] <= IFFT_fft_ii_0:fft_ii_0.source_real
source_real[7] <= IFFT_fft_ii_0:fft_ii_0.source_real
source_imag[0] <= IFFT_fft_ii_0:fft_ii_0.source_imag
source_imag[1] <= IFFT_fft_ii_0:fft_ii_0.source_imag
source_imag[2] <= IFFT_fft_ii_0:fft_ii_0.source_imag
source_imag[3] <= IFFT_fft_ii_0:fft_ii_0.source_imag
source_imag[4] <= IFFT_fft_ii_0:fft_ii_0.source_imag
source_imag[5] <= IFFT_fft_ii_0:fft_ii_0.source_imag
source_imag[6] <= IFFT_fft_ii_0:fft_ii_0.source_imag
source_imag[7] <= IFFT_fft_ii_0:fft_ii_0.source_imag
source_exp[0] <= IFFT_fft_ii_0:fft_ii_0.source_exp
source_exp[1] <= IFFT_fft_ii_0:fft_ii_0.source_exp
source_exp[2] <= IFFT_fft_ii_0:fft_ii_0.source_exp
source_exp[3] <= IFFT_fft_ii_0:fft_ii_0.source_exp
source_exp[4] <= IFFT_fft_ii_0:fft_ii_0.source_exp
source_exp[5] <= IFFT_fft_ii_0:fft_ii_0.source_exp


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0
clk => clk.IN1
reset_n => reset_n.IN1
inverse[0] => inverse[0].IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
source_exp[0] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[1] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[2] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[3] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[4] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
source_exp[5] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_exp
sink_ready <= asj_fft_sglstream:asj_fft_sglstream_inst.sink_ready
source_error[0] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_error
source_error[1] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_error
source_sop <= asj_fft_sglstream:asj_fft_sglstream_inst.source_sop
source_eop <= asj_fft_sglstream:asj_fft_sglstream_inst.source_eop
source_valid <= asj_fft_sglstream:asj_fft_sglstream_inst.source_valid
source_real[0] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[1] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[2] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[3] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[4] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[5] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[6] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_real[7] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_real
source_imag[0] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[1] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[2] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[3] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[4] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[5] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[6] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag
source_imag[7] <= asj_fft_sglstream:asj_fft_sglstream_inst.source_imag


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst
clk => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn_stream.CLK
clk => fft_dirn_held_o2.CLK
clk => fft_dirn_held_o.CLK
clk => fft_dirn_held.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => dav_int.CLK
clk => load_block.CLK
clk => sample_count[0].CLK
clk => sample_count[1].CLK
clk => sample_count[2].CLK
clk => sample_count[3].CLK
clk => sample_count[4].CLK
clk => sample_count[5].CLK
clk => lpp_count[0].CLK
clk => lpp_count[1].CLK
clk => lpp_count[2].CLK
clk => lpp_count[3].CLK
clk => lpp_count[4].CLK
clk => lpp_count[5].CLK
clk => lpp_count[6].CLK
clk => val_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => blk_exp_accum[0].CLK
clk => blk_exp_accum[1].CLK
clk => blk_exp_accum[2].CLK
clk => blk_exp_accum[3].CLK
clk => blk_exp_accum[4].CLK
clk => blk_exp_accum[5].CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => lpp_sel.CLK
clk => lpp_count_offset[0].CLK
clk => lpp_count_offset[1].CLK
clk => lpp_count_offset[2].CLK
clk => lpp_count_offset[3].CLK
clk => lpp_count_offset[4].CLK
clk => lpp_count_offset[5].CLK
clk => lpp_ram_data_out[3][0].CLK
clk => lpp_ram_data_out[3][1].CLK
clk => lpp_ram_data_out[3][2].CLK
clk => lpp_ram_data_out[3][3].CLK
clk => lpp_ram_data_out[3][4].CLK
clk => lpp_ram_data_out[3][5].CLK
clk => lpp_ram_data_out[3][6].CLK
clk => lpp_ram_data_out[3][7].CLK
clk => lpp_ram_data_out[3][8].CLK
clk => lpp_ram_data_out[3][9].CLK
clk => lpp_ram_data_out[3][10].CLK
clk => lpp_ram_data_out[3][11].CLK
clk => lpp_ram_data_out[3][12].CLK
clk => lpp_ram_data_out[3][13].CLK
clk => lpp_ram_data_out[3][14].CLK
clk => lpp_ram_data_out[3][15].CLK
clk => lpp_ram_data_out[2][0].CLK
clk => lpp_ram_data_out[2][1].CLK
clk => lpp_ram_data_out[2][2].CLK
clk => lpp_ram_data_out[2][3].CLK
clk => lpp_ram_data_out[2][4].CLK
clk => lpp_ram_data_out[2][5].CLK
clk => lpp_ram_data_out[2][6].CLK
clk => lpp_ram_data_out[2][7].CLK
clk => lpp_ram_data_out[2][8].CLK
clk => lpp_ram_data_out[2][9].CLK
clk => lpp_ram_data_out[2][10].CLK
clk => lpp_ram_data_out[2][11].CLK
clk => lpp_ram_data_out[2][12].CLK
clk => lpp_ram_data_out[2][13].CLK
clk => lpp_ram_data_out[2][14].CLK
clk => lpp_ram_data_out[2][15].CLK
clk => lpp_ram_data_out[1][0].CLK
clk => lpp_ram_data_out[1][1].CLK
clk => lpp_ram_data_out[1][2].CLK
clk => lpp_ram_data_out[1][3].CLK
clk => lpp_ram_data_out[1][4].CLK
clk => lpp_ram_data_out[1][5].CLK
clk => lpp_ram_data_out[1][6].CLK
clk => lpp_ram_data_out[1][7].CLK
clk => lpp_ram_data_out[1][8].CLK
clk => lpp_ram_data_out[1][9].CLK
clk => lpp_ram_data_out[1][10].CLK
clk => lpp_ram_data_out[1][11].CLK
clk => lpp_ram_data_out[1][12].CLK
clk => lpp_ram_data_out[1][13].CLK
clk => lpp_ram_data_out[1][14].CLK
clk => lpp_ram_data_out[1][15].CLK
clk => lpp_ram_data_out[0][0].CLK
clk => lpp_ram_data_out[0][1].CLK
clk => lpp_ram_data_out[0][2].CLK
clk => lpp_ram_data_out[0][3].CLK
clk => lpp_ram_data_out[0][4].CLK
clk => lpp_ram_data_out[0][5].CLK
clk => lpp_ram_data_out[0][6].CLK
clk => lpp_ram_data_out[0][7].CLK
clk => lpp_ram_data_out[0][8].CLK
clk => lpp_ram_data_out[0][9].CLK
clk => lpp_ram_data_out[0][10].CLK
clk => lpp_ram_data_out[0][11].CLK
clk => lpp_ram_data_out[0][12].CLK
clk => lpp_ram_data_out[0][13].CLK
clk => lpp_ram_data_out[0][14].CLK
clk => lpp_ram_data_out[0][15].CLK
clk => rdaddress_c_bus[0].CLK
clk => rdaddress_c_bus[1].CLK
clk => rdaddress_c_bus[2].CLK
clk => rdaddress_c_bus[3].CLK
clk => rdaddress_c_bus[4].CLK
clk => rdaddress_c_bus[5].CLK
clk => rdaddress_c_bus[6].CLK
clk => rdaddress_c_bus[7].CLK
clk => rdaddress_c_bus[8].CLK
clk => rdaddress_c_bus[9].CLK
clk => rdaddress_c_bus[10].CLK
clk => rdaddress_c_bus[11].CLK
clk => rdaddress_c_bus[12].CLK
clk => rdaddress_c_bus[13].CLK
clk => rdaddress_c_bus[14].CLK
clk => rdaddress_c_bus[15].CLK
clk => en_slb.CLK
clk => twiddle_data[2][1][0].CLK
clk => twiddle_data[2][1][1].CLK
clk => twiddle_data[2][1][2].CLK
clk => twiddle_data[2][1][3].CLK
clk => twiddle_data[2][1][4].CLK
clk => twiddle_data[2][1][5].CLK
clk => twiddle_data[2][1][6].CLK
clk => twiddle_data[2][1][7].CLK
clk => twiddle_data[2][0][0].CLK
clk => twiddle_data[2][0][1].CLK
clk => twiddle_data[2][0][2].CLK
clk => twiddle_data[2][0][3].CLK
clk => twiddle_data[2][0][4].CLK
clk => twiddle_data[2][0][5].CLK
clk => twiddle_data[2][0][6].CLK
clk => twiddle_data[2][0][7].CLK
clk => twiddle_data[1][1][0].CLK
clk => twiddle_data[1][1][1].CLK
clk => twiddle_data[1][1][2].CLK
clk => twiddle_data[1][1][3].CLK
clk => twiddle_data[1][1][4].CLK
clk => twiddle_data[1][1][5].CLK
clk => twiddle_data[1][1][6].CLK
clk => twiddle_data[1][1][7].CLK
clk => twiddle_data[1][0][0].CLK
clk => twiddle_data[1][0][1].CLK
clk => twiddle_data[1][0][2].CLK
clk => twiddle_data[1][0][3].CLK
clk => twiddle_data[1][0][4].CLK
clk => twiddle_data[1][0][5].CLK
clk => twiddle_data[1][0][6].CLK
clk => twiddle_data[1][0][7].CLK
clk => twiddle_data[0][1][0].CLK
clk => twiddle_data[0][1][1].CLK
clk => twiddle_data[0][1][2].CLK
clk => twiddle_data[0][1][3].CLK
clk => twiddle_data[0][1][4].CLK
clk => twiddle_data[0][1][5].CLK
clk => twiddle_data[0][1][6].CLK
clk => twiddle_data[0][1][7].CLK
clk => twiddle_data[0][0][0].CLK
clk => twiddle_data[0][0][1].CLK
clk => twiddle_data[0][0][2].CLK
clk => twiddle_data[0][0][3].CLK
clk => twiddle_data[0][0][4].CLK
clk => twiddle_data[0][0][5].CLK
clk => twiddle_data[0][0][6].CLK
clk => twiddle_data[0][0][7].CLK
clk => sw_r_tdl[4][0].CLK
clk => sw_r_tdl[4][1].CLK
clk => sw_r_tdl[3][0].CLK
clk => sw_r_tdl[3][1].CLK
clk => sw_r_tdl[2][0].CLK
clk => sw_r_tdl[2][1].CLK
clk => sw_r_tdl[1][0].CLK
clk => sw_r_tdl[1][1].CLK
clk => sw_r_tdl[0][0].CLK
clk => sw_r_tdl[0][1].CLK
clk => wren_b[0].CLK
clk => wren_b[1].CLK
clk => wren_b[2].CLK
clk => wren_b[3].CLK
clk => wren_a[0].CLK
clk => wren_a[1].CLK
clk => wren_a[2].CLK
clk => wren_a[3].CLK
clk => wd_vec[0].CLK
clk => wd_vec[1].CLK
clk => wd_vec[2].CLK
clk => wd_vec[3].CLK
clk => wc_vec[0].CLK
clk => wc_vec[1].CLK
clk => wc_vec[2].CLK
clk => wc_vec[3].CLK
clk => p_cd_en[0].CLK
clk => p_cd_en[1].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[10].CLK
clk => ram_a_not_b_vec[0].CLK
clk => ram_a_not_b_vec[1].CLK
clk => ram_a_not_b_vec[2].CLK
clk => ram_a_not_b_vec[3].CLK
clk => ram_a_not_b_vec[4].CLK
clk => ram_a_not_b_vec[5].CLK
clk => ram_a_not_b_vec[6].CLK
clk => ram_a_not_b_vec[7].CLK
clk => ram_a_not_b_vec[8].CLK
clk => ram_a_not_b_vec[9].CLK
clk => ram_a_not_b_vec[10].CLK
clk => ram_a_not_b_vec[11].CLK
clk => ram_a_not_b_vec[12].CLK
clk => ram_a_not_b_vec[13].CLK
clk => ram_a_not_b_vec[14].CLK
clk => ram_a_not_b_vec[15].CLK
clk => ram_a_not_b_vec[16].CLK
clk => ram_a_not_b_vec[17].CLK
clk => ram_a_not_b_vec[18].CLK
clk => ram_a_not_b_vec[19].CLK
clk => ram_a_not_b_vec[20].CLK
clk => ram_a_not_b_vec[21].CLK
clk => ram_a_not_b_vec[22].CLK
clk => ram_a_not_b_vec[23].CLK
clk => ram_a_not_b_vec[24].CLK
clk => ram_a_not_b_vec[25].CLK
clk => ram_a_not_b_vec[26].CLK
clk => inv_i.CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => sink_in_work.CLK
clk => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter:gen_le256_mk:ctrl.clk
clk => asj_fft_tdl_bit_rst:delay_ctrl_np.clk
clk => asj_fft_tdl_bit_rst:delay_npd.clk
clk => asj_fft_tdl_bit_rst:delay_bdd.clk
clk => asj_fft_wrengen:sel_we.clk
clk => asj_fft_in_write_sgl:writer.clk
clk => asj_fft_cnt_ctrl:ccc.clk
clk => asj_fft_4dp_ram:dat_A.clk
clk => asj_fft_4dp_ram:dat_B.clk
clk => asj_fft_4dp_ram:gen_M4K_Output:dat_C.clk
clk => asj_fft_4dp_ram:gen_M4K_Output:dat_D.clk
clk => asj_fft_dataadgen:rd_adgen.clk
clk => asj_fft_cxb_addr:ram_cxb_rd.clk
clk => asj_fft_wrswgen:gen_wrsw_1:get_wr_swtiches.clk
clk => asj_fft_cxb_addr:gen_wrsw_1:ram_cxb_wr.clk
clk => asj_fft_cxb_data:ram_cxb_wr_data.clk
clk => asj_fft_cxb_data_r:ram_cxb_bfp_data.clk
clk => asj_fft_dft_bfp:gen_dft_1:bfpdft.clk
clk => asj_fft_tdl_bit_rst:gen_dft_1:delay_blk_done.clk
clk => asj_fft_bfp_ctrl:gen_dft_1:bfpc.clk
clk => asj_fft_tdl_bit_rst:gen_dft_1:delay_blk_done2.clk
clk => asj_fft_twadgen:twid_factors.clk
clk => asj_fft_3dp_rom:twrom.clk
clk => asj_fft_cxb_addr:gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp.clk
clk => asj_fft_lpprdadgen:gen_radix_4_last_pass:gen_lpp_addr.clk
clk => asj_fft_cxb_data_r:gen_radix_4_last_pass:ram_cxb_lpp_data.clk
clk => asj_fft_lpp_serial:gen_radix_4_last_pass:lpp.clk
clk => asj_fft_tdl_bit_rst:delay_lpp_en.clk
clk => fft_s2_cur~3.DATAIN
clk => fft_s1_cur~6.DATAIN
reset_n => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.reset_n
reset_n => sink_in_work.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_sel.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => sop_out.OUTPUTSELECT
reset_n => val_out.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => fft_dirn.OUTPUTSELECT
reset_n => fft_dirn_held.OUTPUTSELECT
reset_n => fft_dirn_held_o.OUTPUTSELECT
reset_n => fft_dirn_held_o2.OUTPUTSELECT
reset_n => fft_dirn_stream.OUTPUTSELECT
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => asj_fft_m_k_counter:gen_le256_mk:ctrl.reset
reset_n => asj_fft_tdl_bit_rst:delay_ctrl_np.reset
reset_n => asj_fft_tdl_bit_rst:delay_npd.reset
reset_n => asj_fft_tdl_bit_rst:delay_bdd.reset
reset_n => asj_fft_wrengen:sel_we.reset
reset_n => asj_fft_in_write_sgl:writer.reset
reset_n => asj_fft_dft_bfp:gen_dft_1:bfpdft.reset
reset_n => asj_fft_tdl_bit_rst:gen_dft_1:delay_blk_done.reset
reset_n => asj_fft_bfp_ctrl:gen_dft_1:bfpc.reset
reset_n => asj_fft_tdl_bit_rst:gen_dft_1:delay_blk_done2.reset
reset_n => asj_fft_lpprdadgen:gen_radix_4_last_pass:gen_lpp_addr.reset
reset_n => asj_fft_lpp_serial:gen_radix_4_last_pass:lpp.reset
reset_n => asj_fft_tdl_bit_rst:delay_lpp_en.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
reset_n => master_sink_ena.DATAIN
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => inv_i.DATAIN
sink_real[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_real[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_real[2] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_real[3] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[11]
sink_real[4] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_real[5] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_real[6] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_real[7] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[15]
sink_imag[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[7]
source_real[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[14]
source_real[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[15]
source_real[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[16]
source_real[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[17]
source_real[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[18]
source_real[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[19]
source_real[6] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[20]
source_real[7] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[21]
source_imag[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[6]
source_imag[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[7]
source_imag[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[8]
source_imag[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[9]
source_imag[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[10]
source_imag[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[11]
source_imag[6] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[12]
source_imag[7] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[13]
source_exp[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[0]
source_exp[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[1]
source_exp[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[2]
source_exp[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[3]
source_exp[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[4]
source_exp[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[5]
sink_sop => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_valid
sink_valid => inv_i.ENA
sink_ready <= auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_ready
sink_error[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_error[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_error[0]
source_error[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_error[1]
source_ready => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_ready
source_valid <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_valid
source_sop <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_sop
source_eop <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_eop


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= send_sop_s.DB_MAX_OUTPUT_PORT_TYPE
send_eop <= send_eop_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => packet_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_d9p1:auto_generated.data[0]
data[1] => scfifo_d9p1:auto_generated.data[1]
data[2] => scfifo_d9p1:auto_generated.data[2]
data[3] => scfifo_d9p1:auto_generated.data[3]
data[4] => scfifo_d9p1:auto_generated.data[4]
data[5] => scfifo_d9p1:auto_generated.data[5]
data[6] => scfifo_d9p1:auto_generated.data[6]
data[7] => scfifo_d9p1:auto_generated.data[7]
data[8] => scfifo_d9p1:auto_generated.data[8]
data[9] => scfifo_d9p1:auto_generated.data[9]
data[10] => scfifo_d9p1:auto_generated.data[10]
data[11] => scfifo_d9p1:auto_generated.data[11]
data[12] => scfifo_d9p1:auto_generated.data[12]
data[13] => scfifo_d9p1:auto_generated.data[13]
data[14] => scfifo_d9p1:auto_generated.data[14]
data[15] => scfifo_d9p1:auto_generated.data[15]
data[16] => scfifo_d9p1:auto_generated.data[16]
data[17] => scfifo_d9p1:auto_generated.data[17]
q[0] <= scfifo_d9p1:auto_generated.q[0]
q[1] <= scfifo_d9p1:auto_generated.q[1]
q[2] <= scfifo_d9p1:auto_generated.q[2]
q[3] <= scfifo_d9p1:auto_generated.q[3]
q[4] <= scfifo_d9p1:auto_generated.q[4]
q[5] <= scfifo_d9p1:auto_generated.q[5]
q[6] <= scfifo_d9p1:auto_generated.q[6]
q[7] <= scfifo_d9p1:auto_generated.q[7]
q[8] <= scfifo_d9p1:auto_generated.q[8]
q[9] <= scfifo_d9p1:auto_generated.q[9]
q[10] <= scfifo_d9p1:auto_generated.q[10]
q[11] <= scfifo_d9p1:auto_generated.q[11]
q[12] <= scfifo_d9p1:auto_generated.q[12]
q[13] <= scfifo_d9p1:auto_generated.q[13]
q[14] <= scfifo_d9p1:auto_generated.q[14]
q[15] <= scfifo_d9p1:auto_generated.q[15]
q[16] <= scfifo_d9p1:auto_generated.q[16]
q[17] <= scfifo_d9p1:auto_generated.q[17]
wrreq => scfifo_d9p1:auto_generated.wrreq
rdreq => scfifo_d9p1:auto_generated.rdreq
clock => scfifo_d9p1:auto_generated.clock
aclr => scfifo_d9p1:auto_generated.aclr
sclr => scfifo_d9p1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_d9p1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_d9p1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_d9p1:auto_generated.usedw[0]
usedw[1] <= scfifo_d9p1:auto_generated.usedw[1]
usedw[2] <= scfifo_d9p1:auto_generated.usedw[2]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated
aclr => a_dpfifo_1je1:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_1je1:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_1je1:dpfifo.data[0]
data[1] => a_dpfifo_1je1:dpfifo.data[1]
data[2] => a_dpfifo_1je1:dpfifo.data[2]
data[3] => a_dpfifo_1je1:dpfifo.data[3]
data[4] => a_dpfifo_1je1:dpfifo.data[4]
data[5] => a_dpfifo_1je1:dpfifo.data[5]
data[6] => a_dpfifo_1je1:dpfifo.data[6]
data[7] => a_dpfifo_1je1:dpfifo.data[7]
data[8] => a_dpfifo_1je1:dpfifo.data[8]
data[9] => a_dpfifo_1je1:dpfifo.data[9]
data[10] => a_dpfifo_1je1:dpfifo.data[10]
data[11] => a_dpfifo_1je1:dpfifo.data[11]
data[12] => a_dpfifo_1je1:dpfifo.data[12]
data[13] => a_dpfifo_1je1:dpfifo.data[13]
data[14] => a_dpfifo_1je1:dpfifo.data[14]
data[15] => a_dpfifo_1je1:dpfifo.data[15]
data[16] => a_dpfifo_1je1:dpfifo.data[16]
data[17] => a_dpfifo_1je1:dpfifo.data[17]
empty <= a_dpfifo_1je1:dpfifo.empty
q[0] <= a_dpfifo_1je1:dpfifo.q[0]
q[1] <= a_dpfifo_1je1:dpfifo.q[1]
q[2] <= a_dpfifo_1je1:dpfifo.q[2]
q[3] <= a_dpfifo_1je1:dpfifo.q[3]
q[4] <= a_dpfifo_1je1:dpfifo.q[4]
q[5] <= a_dpfifo_1je1:dpfifo.q[5]
q[6] <= a_dpfifo_1je1:dpfifo.q[6]
q[7] <= a_dpfifo_1je1:dpfifo.q[7]
q[8] <= a_dpfifo_1je1:dpfifo.q[8]
q[9] <= a_dpfifo_1je1:dpfifo.q[9]
q[10] <= a_dpfifo_1je1:dpfifo.q[10]
q[11] <= a_dpfifo_1je1:dpfifo.q[11]
q[12] <= a_dpfifo_1je1:dpfifo.q[12]
q[13] <= a_dpfifo_1je1:dpfifo.q[13]
q[14] <= a_dpfifo_1je1:dpfifo.q[14]
q[15] <= a_dpfifo_1je1:dpfifo.q[15]
q[16] <= a_dpfifo_1je1:dpfifo.q[16]
q[17] <= a_dpfifo_1je1:dpfifo.q[17]
rdreq => a_dpfifo_1je1:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_1je1:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_1je1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_1je1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_1je1:dpfifo.usedw[2]
wrreq => a_dpfifo_1je1:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_fgb:rd_ptr_msb.aclr
aclr => cntr_sg7:usedw_counter.aclr
aclr => cntr_ggb:wr_ptr.aclr
clock => altsyncram_afp1:FIFOram.clock0
clock => altsyncram_afp1:FIFOram.clock1
clock => cntr_fgb:rd_ptr_msb.clock
clock => cntr_sg7:usedw_counter.clock
clock => cntr_ggb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_afp1:FIFOram.data_a[0]
data[1] => altsyncram_afp1:FIFOram.data_a[1]
data[2] => altsyncram_afp1:FIFOram.data_a[2]
data[3] => altsyncram_afp1:FIFOram.data_a[3]
data[4] => altsyncram_afp1:FIFOram.data_a[4]
data[5] => altsyncram_afp1:FIFOram.data_a[5]
data[6] => altsyncram_afp1:FIFOram.data_a[6]
data[7] => altsyncram_afp1:FIFOram.data_a[7]
data[8] => altsyncram_afp1:FIFOram.data_a[8]
data[9] => altsyncram_afp1:FIFOram.data_a[9]
data[10] => altsyncram_afp1:FIFOram.data_a[10]
data[11] => altsyncram_afp1:FIFOram.data_a[11]
data[12] => altsyncram_afp1:FIFOram.data_a[12]
data[13] => altsyncram_afp1:FIFOram.data_a[13]
data[14] => altsyncram_afp1:FIFOram.data_a[14]
data[15] => altsyncram_afp1:FIFOram.data_a[15]
data[16] => altsyncram_afp1:FIFOram.data_a[16]
data[17] => altsyncram_afp1:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_afp1:FIFOram.q_b[0]
q[1] <= altsyncram_afp1:FIFOram.q_b[1]
q[2] <= altsyncram_afp1:FIFOram.q_b[2]
q[3] <= altsyncram_afp1:FIFOram.q_b[3]
q[4] <= altsyncram_afp1:FIFOram.q_b[4]
q[5] <= altsyncram_afp1:FIFOram.q_b[5]
q[6] <= altsyncram_afp1:FIFOram.q_b[6]
q[7] <= altsyncram_afp1:FIFOram.q_b[7]
q[8] <= altsyncram_afp1:FIFOram.q_b[8]
q[9] <= altsyncram_afp1:FIFOram.q_b[9]
q[10] <= altsyncram_afp1:FIFOram.q_b[10]
q[11] <= altsyncram_afp1:FIFOram.q_b[11]
q[12] <= altsyncram_afp1:FIFOram.q_b[12]
q[13] <= altsyncram_afp1:FIFOram.q_b[13]
q[14] <= altsyncram_afp1:FIFOram.q_b[14]
q[15] <= altsyncram_afp1:FIFOram.q_b[15]
q[16] <= altsyncram_afp1:FIFOram.q_b[16]
q[17] <= altsyncram_afp1:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_afp1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_fgb:rd_ptr_msb.sclr
sclr => cntr_sg7:usedw_counter.sclr
sclr => cntr_ggb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_sg7:usedw_counter.q[0]
usedw[1] <= cntr_sg7:usedw_counter.q[1]
usedw[2] <= cntr_sg7:usedw_counter.q[2]
wreq => altsyncram_afp1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_sg7:usedw_counter.updown
wreq => cntr_ggb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|altsyncram_afp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cmpr_2l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cmpr_2l8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cntr_fgb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cntr_sg7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cntr_ggb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => \packet_multi:source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => \packet_multi:source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_channel[1] <= <GND>
at_source_channel[2] <= <GND>
at_source_channel[3] <= <GND>
at_source_channel[4] <= <GND>
at_source_channel[5] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_le256_mk:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done_int.ENA
global_clock_enable => next_pass_id.ENA
global_clock_enable => del_npi_cnt[0].ENA
global_clock_enable => del_npi_cnt[1].ENA
global_clock_enable => del_npi_cnt[2].ENA
global_clock_enable => del_npi_cnt[3].ENA
global_clock_enable => del_npi_cnt[4].ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => next_block_d4.ENA
global_clock_enable => next_block_d3.ENA
global_clock_enable => next_block_d2.ENA
global_clock_enable => next_block_d.ENA
clk => blk_done_int.CLK
clk => next_pass_i.CLK
clk => next_pass_id.CLK
clk => del_npi_cnt[0].CLK
clk => del_npi_cnt[1].CLK
clk => del_npi_cnt[2].CLK
clk => del_npi_cnt[3].CLK
clk => del_npi_cnt[4].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => next_block_d4.CLK
clk => next_block_d3.CLK
clk => next_block_d2.CLK
clk => next_block_d.CLK
clk => k_state~1.DATAIN
reset => cnt_k.IN0
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => next_pass_i.OUTPUTSELECT
reset => blk_done_int.OUTPUTSELECT
stp => ~NO_FANOUT~
start => next_pass_en.IN1
next_block => cnt_k.IN1
next_block => next_block_d.DATAIN
p_count[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
p_count[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
k_count[0] <= k_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[1] <= k_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[2] <= k_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[3] <= k_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pass <= next_pass_i.DB_MAX_OUTPUT_PORT_TYPE
blk_done <= blk_done_int.DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we
clk => wc_i.CLK
clk => wd_i.CLK
clk => lpp_c_i.CLK
clk => lpp_d_i.CLK
global_clock_enable => wc_i.ENA
global_clock_enable => wd_i.ENA
global_clock_enable => lpp_c_i.ENA
global_clock_enable => lpp_d_i.ENA
reset => lpp_d_i.OUTPUTSELECT
reset => lpp_c_i.OUTPUTSELECT
reset => wd_i.OUTPUTSELECT
reset => wc_i.OUTPUTSELECT
p_count[0] => Equal0.IN3
p_count[1] => Equal0.IN2
anb => wd_i.DATAB
anb => lpp_c_i.DATAA
anb => lpp_d_i.DATAA
anb => wc_i.DATAB
lpp_c_en <= lpp_c_i.DB_MAX_OUTPUT_PORT_TYPE
lpp_d_en <= lpp_d_i.DB_MAX_OUTPUT_PORT_TYPE
wc <= wc_i.DB_MAX_OUTPUT_PORT_TYPE
wd <= wd_i.DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => byte_enable[0]~reg0.CLK
clk => byte_enable[1]~reg0.CLK
clk => byte_enable[2]~reg0.CLK
clk => byte_enable[3]~reg0.CLK
clk => byte_enable[4]~reg0.CLK
clk => byte_enable[5]~reg0.CLK
clk => byte_enable[6]~reg0.CLK
clk => byte_enable[7]~reg0.CLK
clk => byte_enable[8]~reg0.CLK
clk => byte_enable[9]~reg0.CLK
clk => byte_enable[10]~reg0.CLK
clk => byte_enable[11]~reg0.CLK
clk => byte_enable[12]~reg0.CLK
clk => byte_enable[13]~reg0.CLK
clk => byte_enable[14]~reg0.CLK
clk => byte_enable[15]~reg0.CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => str_count_en.CLK
clk => next_block~reg0.CLK
clk => anb.CLK
clk => data_rdy_int.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
global_clock_enable => wr_addr[3].ENA
global_clock_enable => wr_addr[2].ENA
global_clock_enable => wr_addr[1].ENA
global_clock_enable => wr_addr[0].ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => byte_enable[0]~reg0.ENA
global_clock_enable => byte_enable[1]~reg0.ENA
global_clock_enable => byte_enable[2]~reg0.ENA
global_clock_enable => byte_enable[3]~reg0.ENA
global_clock_enable => byte_enable[4]~reg0.ENA
global_clock_enable => byte_enable[5]~reg0.ENA
global_clock_enable => byte_enable[6]~reg0.ENA
global_clock_enable => byte_enable[7]~reg0.ENA
global_clock_enable => byte_enable[8]~reg0.ENA
global_clock_enable => byte_enable[9]~reg0.ENA
global_clock_enable => byte_enable[10]~reg0.ENA
global_clock_enable => byte_enable[11]~reg0.ENA
global_clock_enable => byte_enable[12]~reg0.ENA
global_clock_enable => byte_enable[13]~reg0.ENA
global_clock_enable => byte_enable[14]~reg0.ENA
global_clock_enable => byte_enable[15]~reg0.ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => str_count_en.ENA
global_clock_enable => next_block~reg0.ENA
global_clock_enable => anb.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
reset => counter_i.IN0
reset => data_rdy_int.OUTPUTSELECT
reset => anb.OUTPUTSELECT
reset => next_block.OUTPUTSELECT
reset => str_count_en.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
stp => counter_i.IN1
stp => str_count_en.OUTPUTSELECT
val => count_enable.IN1
block_done => ~NO_FANOUT~
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA
wr_address_i[0] <= wr_address_i_int[0].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[1] <= wr_address_i_int[1].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[2] <= wr_address_i_int[2].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[3] <= wr_address_i_int[3].DB_MAX_OUTPUT_PORT_TYPE
byte_enable[0] <= byte_enable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[1] <= byte_enable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[2] <= byte_enable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[3] <= byte_enable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[4] <= byte_enable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[5] <= byte_enable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[6] <= byte_enable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[7] <= byte_enable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[8] <= byte_enable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[9] <= byte_enable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[10] <= byte_enable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[11] <= byte_enable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[12] <= byte_enable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[13] <= byte_enable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[14] <= byte_enable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[15] <= byte_enable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_i[0] <= wren[0].DB_MAX_OUTPUT_PORT_TYPE
wren_i[1] <= wren[1].DB_MAX_OUTPUT_PORT_TYPE
wren_i[2] <= wren[2].DB_MAX_OUTPUT_PORT_TYPE
wren_i[3] <= wren[3].DB_MAX_OUTPUT_PORT_TYPE
data_rdy <= data_rdy_int.DB_MAX_OUTPUT_PORT_TYPE
a_not_b <= anb.DB_MAX_OUTPUT_PORT_TYPE
disable_wr <= <GND>
next_block <= next_block~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[0] <= data_in_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[1] <= data_in_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[2] <= data_in_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[3] <= data_in_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[4] <= data_in_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[5] <= data_in_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[6] <= data_in_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[7] <= data_in_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[0] <= data_in_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[1] <= data_in_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[2] <= data_in_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[3] <= data_in_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[4] <= data_in_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[5] <= data_in_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[6] <= data_in_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[7] <= data_in_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => rdaddress_a_bus[10]~reg0.CLK
clk => rdaddress_a_bus[11]~reg0.CLK
clk => rdaddress_a_bus[12]~reg0.CLK
clk => rdaddress_a_bus[13]~reg0.CLK
clk => rdaddress_a_bus[14]~reg0.CLK
clk => rdaddress_a_bus[15]~reg0.CLK
clk => rdaddress_b_bus[0]~reg0.CLK
clk => rdaddress_b_bus[1]~reg0.CLK
clk => rdaddress_b_bus[2]~reg0.CLK
clk => rdaddress_b_bus[3]~reg0.CLK
clk => rdaddress_b_bus[4]~reg0.CLK
clk => rdaddress_b_bus[5]~reg0.CLK
clk => rdaddress_b_bus[6]~reg0.CLK
clk => rdaddress_b_bus[7]~reg0.CLK
clk => rdaddress_b_bus[8]~reg0.CLK
clk => rdaddress_b_bus[9]~reg0.CLK
clk => rdaddress_b_bus[10]~reg0.CLK
clk => rdaddress_b_bus[11]~reg0.CLK
clk => rdaddress_b_bus[12]~reg0.CLK
clk => rdaddress_b_bus[13]~reg0.CLK
clk => rdaddress_b_bus[14]~reg0.CLK
clk => rdaddress_b_bus[15]~reg0.CLK
clk => ram_data_out3[0]~reg0.CLK
clk => ram_data_out3[1]~reg0.CLK
clk => ram_data_out3[2]~reg0.CLK
clk => ram_data_out3[3]~reg0.CLK
clk => ram_data_out3[4]~reg0.CLK
clk => ram_data_out3[5]~reg0.CLK
clk => ram_data_out3[6]~reg0.CLK
clk => ram_data_out3[7]~reg0.CLK
clk => ram_data_out3[8]~reg0.CLK
clk => ram_data_out3[9]~reg0.CLK
clk => ram_data_out3[10]~reg0.CLK
clk => ram_data_out3[11]~reg0.CLK
clk => ram_data_out3[12]~reg0.CLK
clk => ram_data_out3[13]~reg0.CLK
clk => ram_data_out3[14]~reg0.CLK
clk => ram_data_out3[15]~reg0.CLK
clk => ram_data_out2[0]~reg0.CLK
clk => ram_data_out2[1]~reg0.CLK
clk => ram_data_out2[2]~reg0.CLK
clk => ram_data_out2[3]~reg0.CLK
clk => ram_data_out2[4]~reg0.CLK
clk => ram_data_out2[5]~reg0.CLK
clk => ram_data_out2[6]~reg0.CLK
clk => ram_data_out2[7]~reg0.CLK
clk => ram_data_out2[8]~reg0.CLK
clk => ram_data_out2[9]~reg0.CLK
clk => ram_data_out2[10]~reg0.CLK
clk => ram_data_out2[11]~reg0.CLK
clk => ram_data_out2[12]~reg0.CLK
clk => ram_data_out2[13]~reg0.CLK
clk => ram_data_out2[14]~reg0.CLK
clk => ram_data_out2[15]~reg0.CLK
clk => ram_data_out1[0]~reg0.CLK
clk => ram_data_out1[1]~reg0.CLK
clk => ram_data_out1[2]~reg0.CLK
clk => ram_data_out1[3]~reg0.CLK
clk => ram_data_out1[4]~reg0.CLK
clk => ram_data_out1[5]~reg0.CLK
clk => ram_data_out1[6]~reg0.CLK
clk => ram_data_out1[7]~reg0.CLK
clk => ram_data_out1[8]~reg0.CLK
clk => ram_data_out1[9]~reg0.CLK
clk => ram_data_out1[10]~reg0.CLK
clk => ram_data_out1[11]~reg0.CLK
clk => ram_data_out1[12]~reg0.CLK
clk => ram_data_out1[13]~reg0.CLK
clk => ram_data_out1[14]~reg0.CLK
clk => ram_data_out1[15]~reg0.CLK
clk => ram_data_out0[0]~reg0.CLK
clk => ram_data_out0[1]~reg0.CLK
clk => ram_data_out0[2]~reg0.CLK
clk => ram_data_out0[3]~reg0.CLK
clk => ram_data_out0[4]~reg0.CLK
clk => ram_data_out0[5]~reg0.CLK
clk => ram_data_out0[6]~reg0.CLK
clk => ram_data_out0[7]~reg0.CLK
clk => ram_data_out0[8]~reg0.CLK
clk => ram_data_out0[9]~reg0.CLK
clk => ram_data_out0[10]~reg0.CLK
clk => ram_data_out0[11]~reg0.CLK
clk => ram_data_out0[12]~reg0.CLK
clk => ram_data_out0[13]~reg0.CLK
clk => ram_data_out0[14]~reg0.CLK
clk => ram_data_out0[15]~reg0.CLK
clk => b_ram_data_in_bus[0]~reg0.CLK
clk => b_ram_data_in_bus[1]~reg0.CLK
clk => b_ram_data_in_bus[2]~reg0.CLK
clk => b_ram_data_in_bus[3]~reg0.CLK
clk => b_ram_data_in_bus[4]~reg0.CLK
clk => b_ram_data_in_bus[5]~reg0.CLK
clk => b_ram_data_in_bus[6]~reg0.CLK
clk => b_ram_data_in_bus[7]~reg0.CLK
clk => b_ram_data_in_bus[8]~reg0.CLK
clk => b_ram_data_in_bus[9]~reg0.CLK
clk => b_ram_data_in_bus[10]~reg0.CLK
clk => b_ram_data_in_bus[11]~reg0.CLK
clk => b_ram_data_in_bus[12]~reg0.CLK
clk => b_ram_data_in_bus[13]~reg0.CLK
clk => b_ram_data_in_bus[14]~reg0.CLK
clk => b_ram_data_in_bus[15]~reg0.CLK
clk => b_ram_data_in_bus[16]~reg0.CLK
clk => b_ram_data_in_bus[17]~reg0.CLK
clk => b_ram_data_in_bus[18]~reg0.CLK
clk => b_ram_data_in_bus[19]~reg0.CLK
clk => b_ram_data_in_bus[20]~reg0.CLK
clk => b_ram_data_in_bus[21]~reg0.CLK
clk => b_ram_data_in_bus[22]~reg0.CLK
clk => b_ram_data_in_bus[23]~reg0.CLK
clk => b_ram_data_in_bus[24]~reg0.CLK
clk => b_ram_data_in_bus[25]~reg0.CLK
clk => b_ram_data_in_bus[26]~reg0.CLK
clk => b_ram_data_in_bus[27]~reg0.CLK
clk => b_ram_data_in_bus[28]~reg0.CLK
clk => b_ram_data_in_bus[29]~reg0.CLK
clk => b_ram_data_in_bus[30]~reg0.CLK
clk => b_ram_data_in_bus[31]~reg0.CLK
clk => b_ram_data_in_bus[32]~reg0.CLK
clk => b_ram_data_in_bus[33]~reg0.CLK
clk => b_ram_data_in_bus[34]~reg0.CLK
clk => b_ram_data_in_bus[35]~reg0.CLK
clk => b_ram_data_in_bus[36]~reg0.CLK
clk => b_ram_data_in_bus[37]~reg0.CLK
clk => b_ram_data_in_bus[38]~reg0.CLK
clk => b_ram_data_in_bus[39]~reg0.CLK
clk => b_ram_data_in_bus[40]~reg0.CLK
clk => b_ram_data_in_bus[41]~reg0.CLK
clk => b_ram_data_in_bus[42]~reg0.CLK
clk => b_ram_data_in_bus[43]~reg0.CLK
clk => b_ram_data_in_bus[44]~reg0.CLK
clk => b_ram_data_in_bus[45]~reg0.CLK
clk => b_ram_data_in_bus[46]~reg0.CLK
clk => b_ram_data_in_bus[47]~reg0.CLK
clk => b_ram_data_in_bus[48]~reg0.CLK
clk => b_ram_data_in_bus[49]~reg0.CLK
clk => b_ram_data_in_bus[50]~reg0.CLK
clk => b_ram_data_in_bus[51]~reg0.CLK
clk => b_ram_data_in_bus[52]~reg0.CLK
clk => b_ram_data_in_bus[53]~reg0.CLK
clk => b_ram_data_in_bus[54]~reg0.CLK
clk => b_ram_data_in_bus[55]~reg0.CLK
clk => b_ram_data_in_bus[56]~reg0.CLK
clk => b_ram_data_in_bus[57]~reg0.CLK
clk => b_ram_data_in_bus[58]~reg0.CLK
clk => b_ram_data_in_bus[59]~reg0.CLK
clk => b_ram_data_in_bus[60]~reg0.CLK
clk => b_ram_data_in_bus[61]~reg0.CLK
clk => b_ram_data_in_bus[62]~reg0.CLK
clk => b_ram_data_in_bus[63]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => a_ram_data_in_bus[16]~reg0.CLK
clk => a_ram_data_in_bus[17]~reg0.CLK
clk => a_ram_data_in_bus[18]~reg0.CLK
clk => a_ram_data_in_bus[19]~reg0.CLK
clk => a_ram_data_in_bus[20]~reg0.CLK
clk => a_ram_data_in_bus[21]~reg0.CLK
clk => a_ram_data_in_bus[22]~reg0.CLK
clk => a_ram_data_in_bus[23]~reg0.CLK
clk => a_ram_data_in_bus[24]~reg0.CLK
clk => a_ram_data_in_bus[25]~reg0.CLK
clk => a_ram_data_in_bus[26]~reg0.CLK
clk => a_ram_data_in_bus[27]~reg0.CLK
clk => a_ram_data_in_bus[28]~reg0.CLK
clk => a_ram_data_in_bus[29]~reg0.CLK
clk => a_ram_data_in_bus[30]~reg0.CLK
clk => a_ram_data_in_bus[31]~reg0.CLK
clk => a_ram_data_in_bus[32]~reg0.CLK
clk => a_ram_data_in_bus[33]~reg0.CLK
clk => a_ram_data_in_bus[34]~reg0.CLK
clk => a_ram_data_in_bus[35]~reg0.CLK
clk => a_ram_data_in_bus[36]~reg0.CLK
clk => a_ram_data_in_bus[37]~reg0.CLK
clk => a_ram_data_in_bus[38]~reg0.CLK
clk => a_ram_data_in_bus[39]~reg0.CLK
clk => a_ram_data_in_bus[40]~reg0.CLK
clk => a_ram_data_in_bus[41]~reg0.CLK
clk => a_ram_data_in_bus[42]~reg0.CLK
clk => a_ram_data_in_bus[43]~reg0.CLK
clk => a_ram_data_in_bus[44]~reg0.CLK
clk => a_ram_data_in_bus[45]~reg0.CLK
clk => a_ram_data_in_bus[46]~reg0.CLK
clk => a_ram_data_in_bus[47]~reg0.CLK
clk => a_ram_data_in_bus[48]~reg0.CLK
clk => a_ram_data_in_bus[49]~reg0.CLK
clk => a_ram_data_in_bus[50]~reg0.CLK
clk => a_ram_data_in_bus[51]~reg0.CLK
clk => a_ram_data_in_bus[52]~reg0.CLK
clk => a_ram_data_in_bus[53]~reg0.CLK
clk => a_ram_data_in_bus[54]~reg0.CLK
clk => a_ram_data_in_bus[55]~reg0.CLK
clk => a_ram_data_in_bus[56]~reg0.CLK
clk => a_ram_data_in_bus[57]~reg0.CLK
clk => a_ram_data_in_bus[58]~reg0.CLK
clk => a_ram_data_in_bus[59]~reg0.CLK
clk => a_ram_data_in_bus[60]~reg0.CLK
clk => a_ram_data_in_bus[61]~reg0.CLK
clk => a_ram_data_in_bus[62]~reg0.CLK
clk => a_ram_data_in_bus[63]~reg0.CLK
clk => wraddress_b_bus[0]~reg0.CLK
clk => wraddress_b_bus[1]~reg0.CLK
clk => wraddress_b_bus[2]~reg0.CLK
clk => wraddress_b_bus[3]~reg0.CLK
clk => wraddress_b_bus[4]~reg0.CLK
clk => wraddress_b_bus[5]~reg0.CLK
clk => wraddress_b_bus[6]~reg0.CLK
clk => wraddress_b_bus[7]~reg0.CLK
clk => wraddress_b_bus[8]~reg0.CLK
clk => wraddress_b_bus[9]~reg0.CLK
clk => wraddress_b_bus[10]~reg0.CLK
clk => wraddress_b_bus[11]~reg0.CLK
clk => wraddress_b_bus[12]~reg0.CLK
clk => wraddress_b_bus[13]~reg0.CLK
clk => wraddress_b_bus[14]~reg0.CLK
clk => wraddress_b_bus[15]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[9]~reg0.CLK
clk => wraddress_a_bus[10]~reg0.CLK
clk => wraddress_a_bus[11]~reg0.CLK
clk => wraddress_a_bus[12]~reg0.CLK
clk => wraddress_a_bus[13]~reg0.CLK
clk => wraddress_a_bus[14]~reg0.CLK
clk => wraddress_a_bus[15]~reg0.CLK
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => rdaddress_a_bus[8]~reg0.ENA
global_clock_enable => rdaddress_a_bus[9]~reg0.ENA
global_clock_enable => rdaddress_a_bus[10]~reg0.ENA
global_clock_enable => rdaddress_a_bus[11]~reg0.ENA
global_clock_enable => rdaddress_a_bus[12]~reg0.ENA
global_clock_enable => rdaddress_a_bus[13]~reg0.ENA
global_clock_enable => rdaddress_a_bus[14]~reg0.ENA
global_clock_enable => rdaddress_a_bus[15]~reg0.ENA
global_clock_enable => rdaddress_b_bus[0]~reg0.ENA
global_clock_enable => rdaddress_b_bus[1]~reg0.ENA
global_clock_enable => rdaddress_b_bus[2]~reg0.ENA
global_clock_enable => rdaddress_b_bus[3]~reg0.ENA
global_clock_enable => rdaddress_b_bus[4]~reg0.ENA
global_clock_enable => rdaddress_b_bus[5]~reg0.ENA
global_clock_enable => rdaddress_b_bus[6]~reg0.ENA
global_clock_enable => rdaddress_b_bus[7]~reg0.ENA
global_clock_enable => rdaddress_b_bus[8]~reg0.ENA
global_clock_enable => rdaddress_b_bus[9]~reg0.ENA
global_clock_enable => rdaddress_b_bus[10]~reg0.ENA
global_clock_enable => rdaddress_b_bus[11]~reg0.ENA
global_clock_enable => rdaddress_b_bus[12]~reg0.ENA
global_clock_enable => rdaddress_b_bus[13]~reg0.ENA
global_clock_enable => rdaddress_b_bus[14]~reg0.ENA
global_clock_enable => rdaddress_b_bus[15]~reg0.ENA
global_clock_enable => ram_data_out3[0]~reg0.ENA
global_clock_enable => ram_data_out3[1]~reg0.ENA
global_clock_enable => ram_data_out3[2]~reg0.ENA
global_clock_enable => ram_data_out3[3]~reg0.ENA
global_clock_enable => ram_data_out3[4]~reg0.ENA
global_clock_enable => ram_data_out3[5]~reg0.ENA
global_clock_enable => ram_data_out3[6]~reg0.ENA
global_clock_enable => ram_data_out3[7]~reg0.ENA
global_clock_enable => ram_data_out3[8]~reg0.ENA
global_clock_enable => ram_data_out3[9]~reg0.ENA
global_clock_enable => ram_data_out3[10]~reg0.ENA
global_clock_enable => ram_data_out3[11]~reg0.ENA
global_clock_enable => ram_data_out3[12]~reg0.ENA
global_clock_enable => ram_data_out3[13]~reg0.ENA
global_clock_enable => ram_data_out3[14]~reg0.ENA
global_clock_enable => ram_data_out3[15]~reg0.ENA
global_clock_enable => ram_data_out2[0]~reg0.ENA
global_clock_enable => ram_data_out2[1]~reg0.ENA
global_clock_enable => ram_data_out2[2]~reg0.ENA
global_clock_enable => ram_data_out2[3]~reg0.ENA
global_clock_enable => ram_data_out2[4]~reg0.ENA
global_clock_enable => ram_data_out2[5]~reg0.ENA
global_clock_enable => ram_data_out2[6]~reg0.ENA
global_clock_enable => ram_data_out2[7]~reg0.ENA
global_clock_enable => ram_data_out2[8]~reg0.ENA
global_clock_enable => ram_data_out2[9]~reg0.ENA
global_clock_enable => ram_data_out2[10]~reg0.ENA
global_clock_enable => ram_data_out2[11]~reg0.ENA
global_clock_enable => ram_data_out2[12]~reg0.ENA
global_clock_enable => ram_data_out2[13]~reg0.ENA
global_clock_enable => ram_data_out2[14]~reg0.ENA
global_clock_enable => ram_data_out2[15]~reg0.ENA
global_clock_enable => ram_data_out1[0]~reg0.ENA
global_clock_enable => ram_data_out1[1]~reg0.ENA
global_clock_enable => ram_data_out1[2]~reg0.ENA
global_clock_enable => ram_data_out1[3]~reg0.ENA
global_clock_enable => ram_data_out1[4]~reg0.ENA
global_clock_enable => ram_data_out1[5]~reg0.ENA
global_clock_enable => ram_data_out1[6]~reg0.ENA
global_clock_enable => ram_data_out1[7]~reg0.ENA
global_clock_enable => ram_data_out1[8]~reg0.ENA
global_clock_enable => ram_data_out1[9]~reg0.ENA
global_clock_enable => ram_data_out1[10]~reg0.ENA
global_clock_enable => ram_data_out1[11]~reg0.ENA
global_clock_enable => ram_data_out1[12]~reg0.ENA
global_clock_enable => ram_data_out1[13]~reg0.ENA
global_clock_enable => ram_data_out1[14]~reg0.ENA
global_clock_enable => ram_data_out1[15]~reg0.ENA
global_clock_enable => ram_data_out0[0]~reg0.ENA
global_clock_enable => ram_data_out0[1]~reg0.ENA
global_clock_enable => ram_data_out0[2]~reg0.ENA
global_clock_enable => ram_data_out0[3]~reg0.ENA
global_clock_enable => ram_data_out0[4]~reg0.ENA
global_clock_enable => ram_data_out0[5]~reg0.ENA
global_clock_enable => ram_data_out0[6]~reg0.ENA
global_clock_enable => ram_data_out0[7]~reg0.ENA
global_clock_enable => ram_data_out0[8]~reg0.ENA
global_clock_enable => ram_data_out0[9]~reg0.ENA
global_clock_enable => ram_data_out0[10]~reg0.ENA
global_clock_enable => ram_data_out0[11]~reg0.ENA
global_clock_enable => ram_data_out0[12]~reg0.ENA
global_clock_enable => ram_data_out0[13]~reg0.ENA
global_clock_enable => ram_data_out0[14]~reg0.ENA
global_clock_enable => ram_data_out0[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => wraddress_b_bus[0]~reg0.ENA
global_clock_enable => wraddress_b_bus[1]~reg0.ENA
global_clock_enable => wraddress_b_bus[2]~reg0.ENA
global_clock_enable => wraddress_b_bus[3]~reg0.ENA
global_clock_enable => wraddress_b_bus[4]~reg0.ENA
global_clock_enable => wraddress_b_bus[5]~reg0.ENA
global_clock_enable => wraddress_b_bus[6]~reg0.ENA
global_clock_enable => wraddress_b_bus[7]~reg0.ENA
global_clock_enable => wraddress_b_bus[8]~reg0.ENA
global_clock_enable => wraddress_b_bus[9]~reg0.ENA
global_clock_enable => wraddress_b_bus[10]~reg0.ENA
global_clock_enable => wraddress_b_bus[11]~reg0.ENA
global_clock_enable => wraddress_b_bus[12]~reg0.ENA
global_clock_enable => wraddress_b_bus[13]~reg0.ENA
global_clock_enable => wraddress_b_bus[14]~reg0.ENA
global_clock_enable => wraddress_b_bus[15]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
global_clock_enable => wraddress_a_bus[8]~reg0.ENA
global_clock_enable => wraddress_a_bus[9]~reg0.ENA
global_clock_enable => wraddress_a_bus[10]~reg0.ENA
global_clock_enable => wraddress_a_bus[11]~reg0.ENA
global_clock_enable => wraddress_a_bus[12]~reg0.ENA
global_clock_enable => wraddress_a_bus[13]~reg0.ENA
global_clock_enable => wraddress_a_bus[14]~reg0.ENA
global_clock_enable => wraddress_a_bus[15]~reg0.ENA
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
data_rdy => ~NO_FANOUT~
wraddr_i0_sw[0] => wraddress_a_bus.DATAB
wraddr_i0_sw[0] => wraddress_b_bus.DATAA
wraddr_i0_sw[1] => wraddress_a_bus.DATAB
wraddr_i0_sw[1] => wraddress_b_bus.DATAA
wraddr_i0_sw[2] => wraddress_a_bus.DATAB
wraddr_i0_sw[2] => wraddress_b_bus.DATAA
wraddr_i0_sw[3] => wraddress_a_bus.DATAB
wraddr_i0_sw[3] => wraddress_b_bus.DATAA
wraddr_i1_sw[0] => wraddress_a_bus.DATAB
wraddr_i1_sw[0] => wraddress_b_bus.DATAA
wraddr_i1_sw[1] => wraddress_a_bus.DATAB
wraddr_i1_sw[1] => wraddress_b_bus.DATAA
wraddr_i1_sw[2] => wraddress_a_bus.DATAB
wraddr_i1_sw[2] => wraddress_b_bus.DATAA
wraddr_i1_sw[3] => wraddress_a_bus.DATAB
wraddr_i1_sw[3] => wraddress_b_bus.DATAA
wraddr_i2_sw[0] => wraddress_a_bus.DATAB
wraddr_i2_sw[0] => wraddress_b_bus.DATAA
wraddr_i2_sw[1] => wraddress_a_bus.DATAB
wraddr_i2_sw[1] => wraddress_b_bus.DATAA
wraddr_i2_sw[2] => wraddress_a_bus.DATAB
wraddr_i2_sw[2] => wraddress_b_bus.DATAA
wraddr_i2_sw[3] => wraddress_a_bus.DATAB
wraddr_i2_sw[3] => wraddress_b_bus.DATAA
wraddr_i3_sw[0] => wraddress_a_bus.DATAB
wraddr_i3_sw[0] => wraddress_b_bus.DATAA
wraddr_i3_sw[1] => wraddress_a_bus.DATAB
wraddr_i3_sw[1] => wraddress_b_bus.DATAA
wraddr_i3_sw[2] => wraddress_a_bus.DATAB
wraddr_i3_sw[2] => wraddress_b_bus.DATAA
wraddr_i3_sw[3] => wraddress_a_bus.DATAB
wraddr_i3_sw[3] => wraddress_b_bus.DATAA
wraddr0_sw[0] => wraddress_a_bus.DATAA
wraddr0_sw[0] => wraddress_b_bus.DATAB
wraddr0_sw[1] => wraddress_a_bus.DATAA
wraddr0_sw[1] => wraddress_b_bus.DATAB
wraddr0_sw[2] => wraddress_a_bus.DATAA
wraddr0_sw[2] => wraddress_b_bus.DATAB
wraddr0_sw[3] => wraddress_a_bus.DATAA
wraddr0_sw[3] => wraddress_b_bus.DATAB
wraddr1_sw[0] => wraddress_a_bus.DATAA
wraddr1_sw[0] => wraddress_b_bus.DATAB
wraddr1_sw[1] => wraddress_a_bus.DATAA
wraddr1_sw[1] => wraddress_b_bus.DATAB
wraddr1_sw[2] => wraddress_a_bus.DATAA
wraddr1_sw[2] => wraddress_b_bus.DATAB
wraddr1_sw[3] => wraddress_a_bus.DATAA
wraddr1_sw[3] => wraddress_b_bus.DATAB
wraddr2_sw[0] => wraddress_a_bus.DATAA
wraddr2_sw[0] => wraddress_b_bus.DATAB
wraddr2_sw[1] => wraddress_a_bus.DATAA
wraddr2_sw[1] => wraddress_b_bus.DATAB
wraddr2_sw[2] => wraddress_a_bus.DATAA
wraddr2_sw[2] => wraddress_b_bus.DATAB
wraddr2_sw[3] => wraddress_a_bus.DATAA
wraddr2_sw[3] => wraddress_b_bus.DATAB
wraddr3_sw[0] => wraddress_a_bus.DATAA
wraddr3_sw[0] => wraddress_b_bus.DATAB
wraddr3_sw[1] => wraddress_a_bus.DATAA
wraddr3_sw[1] => wraddress_b_bus.DATAB
wraddr3_sw[2] => wraddress_a_bus.DATAA
wraddr3_sw[2] => wraddress_b_bus.DATAB
wraddr3_sw[3] => wraddress_a_bus.DATAA
wraddr3_sw[3] => wraddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_a_bus.DATAA
rdaddr0_sw[1] => rdaddress_b_bus.DATAB
rdaddr0_sw[1] => rdaddress_a_bus.DATAA
rdaddr0_sw[2] => rdaddress_b_bus.DATAB
rdaddr0_sw[2] => rdaddress_a_bus.DATAA
rdaddr0_sw[3] => rdaddress_b_bus.DATAB
rdaddr0_sw[3] => rdaddress_a_bus.DATAA
rdaddr1_sw[0] => rdaddress_b_bus.DATAB
rdaddr1_sw[0] => rdaddress_a_bus.DATAA
rdaddr1_sw[1] => rdaddress_b_bus.DATAB
rdaddr1_sw[1] => rdaddress_a_bus.DATAA
rdaddr1_sw[2] => rdaddress_b_bus.DATAB
rdaddr1_sw[2] => rdaddress_a_bus.DATAA
rdaddr1_sw[3] => rdaddress_b_bus.DATAB
rdaddr1_sw[3] => rdaddress_a_bus.DATAA
rdaddr2_sw[0] => rdaddress_b_bus.DATAB
rdaddr2_sw[0] => rdaddress_a_bus.DATAA
rdaddr2_sw[1] => rdaddress_b_bus.DATAB
rdaddr2_sw[1] => rdaddress_a_bus.DATAA
rdaddr2_sw[2] => rdaddress_b_bus.DATAB
rdaddr2_sw[2] => rdaddress_a_bus.DATAA
rdaddr2_sw[3] => rdaddress_b_bus.DATAB
rdaddr2_sw[3] => rdaddress_a_bus.DATAA
rdaddr3_sw[0] => rdaddress_b_bus.DATAB
rdaddr3_sw[0] => rdaddress_a_bus.DATAA
rdaddr3_sw[1] => rdaddress_b_bus.DATAB
rdaddr3_sw[1] => rdaddress_a_bus.DATAA
rdaddr3_sw[2] => rdaddress_b_bus.DATAB
rdaddr3_sw[2] => rdaddress_a_bus.DATAA
rdaddr3_sw[3] => rdaddress_b_bus.DATAB
rdaddr3_sw[3] => rdaddress_a_bus.DATAA
ram_data_in0_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[15] => b_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[15] => b_ram_data_in_bus.DATAA
a_ram_data_out_bus[0] => ram_data_out3.DATAA
a_ram_data_out_bus[1] => ram_data_out3.DATAA
a_ram_data_out_bus[2] => ram_data_out3.DATAA
a_ram_data_out_bus[3] => ram_data_out3.DATAA
a_ram_data_out_bus[4] => ram_data_out3.DATAA
a_ram_data_out_bus[5] => ram_data_out3.DATAA
a_ram_data_out_bus[6] => ram_data_out3.DATAA
a_ram_data_out_bus[7] => ram_data_out3.DATAA
a_ram_data_out_bus[8] => ram_data_out3.DATAA
a_ram_data_out_bus[9] => ram_data_out3.DATAA
a_ram_data_out_bus[10] => ram_data_out3.DATAA
a_ram_data_out_bus[11] => ram_data_out3.DATAA
a_ram_data_out_bus[12] => ram_data_out3.DATAA
a_ram_data_out_bus[13] => ram_data_out3.DATAA
a_ram_data_out_bus[14] => ram_data_out3.DATAA
a_ram_data_out_bus[15] => ram_data_out3.DATAA
a_ram_data_out_bus[16] => ram_data_out2.DATAA
a_ram_data_out_bus[17] => ram_data_out2.DATAA
a_ram_data_out_bus[18] => ram_data_out2.DATAA
a_ram_data_out_bus[19] => ram_data_out2.DATAA
a_ram_data_out_bus[20] => ram_data_out2.DATAA
a_ram_data_out_bus[21] => ram_data_out2.DATAA
a_ram_data_out_bus[22] => ram_data_out2.DATAA
a_ram_data_out_bus[23] => ram_data_out2.DATAA
a_ram_data_out_bus[24] => ram_data_out2.DATAA
a_ram_data_out_bus[25] => ram_data_out2.DATAA
a_ram_data_out_bus[26] => ram_data_out2.DATAA
a_ram_data_out_bus[27] => ram_data_out2.DATAA
a_ram_data_out_bus[28] => ram_data_out2.DATAA
a_ram_data_out_bus[29] => ram_data_out2.DATAA
a_ram_data_out_bus[30] => ram_data_out2.DATAA
a_ram_data_out_bus[31] => ram_data_out2.DATAA
a_ram_data_out_bus[32] => ram_data_out1.DATAA
a_ram_data_out_bus[33] => ram_data_out1.DATAA
a_ram_data_out_bus[34] => ram_data_out1.DATAA
a_ram_data_out_bus[35] => ram_data_out1.DATAA
a_ram_data_out_bus[36] => ram_data_out1.DATAA
a_ram_data_out_bus[37] => ram_data_out1.DATAA
a_ram_data_out_bus[38] => ram_data_out1.DATAA
a_ram_data_out_bus[39] => ram_data_out1.DATAA
a_ram_data_out_bus[40] => ram_data_out1.DATAA
a_ram_data_out_bus[41] => ram_data_out1.DATAA
a_ram_data_out_bus[42] => ram_data_out1.DATAA
a_ram_data_out_bus[43] => ram_data_out1.DATAA
a_ram_data_out_bus[44] => ram_data_out1.DATAA
a_ram_data_out_bus[45] => ram_data_out1.DATAA
a_ram_data_out_bus[46] => ram_data_out1.DATAA
a_ram_data_out_bus[47] => ram_data_out1.DATAA
a_ram_data_out_bus[48] => ram_data_out0.DATAA
a_ram_data_out_bus[49] => ram_data_out0.DATAA
a_ram_data_out_bus[50] => ram_data_out0.DATAA
a_ram_data_out_bus[51] => ram_data_out0.DATAA
a_ram_data_out_bus[52] => ram_data_out0.DATAA
a_ram_data_out_bus[53] => ram_data_out0.DATAA
a_ram_data_out_bus[54] => ram_data_out0.DATAA
a_ram_data_out_bus[55] => ram_data_out0.DATAA
a_ram_data_out_bus[56] => ram_data_out0.DATAA
a_ram_data_out_bus[57] => ram_data_out0.DATAA
a_ram_data_out_bus[58] => ram_data_out0.DATAA
a_ram_data_out_bus[59] => ram_data_out0.DATAA
a_ram_data_out_bus[60] => ram_data_out0.DATAA
a_ram_data_out_bus[61] => ram_data_out0.DATAA
a_ram_data_out_bus[62] => ram_data_out0.DATAA
a_ram_data_out_bus[63] => ram_data_out0.DATAA
b_ram_data_out_bus[0] => ram_data_out3.DATAB
b_ram_data_out_bus[1] => ram_data_out3.DATAB
b_ram_data_out_bus[2] => ram_data_out3.DATAB
b_ram_data_out_bus[3] => ram_data_out3.DATAB
b_ram_data_out_bus[4] => ram_data_out3.DATAB
b_ram_data_out_bus[5] => ram_data_out3.DATAB
b_ram_data_out_bus[6] => ram_data_out3.DATAB
b_ram_data_out_bus[7] => ram_data_out3.DATAB
b_ram_data_out_bus[8] => ram_data_out3.DATAB
b_ram_data_out_bus[9] => ram_data_out3.DATAB
b_ram_data_out_bus[10] => ram_data_out3.DATAB
b_ram_data_out_bus[11] => ram_data_out3.DATAB
b_ram_data_out_bus[12] => ram_data_out3.DATAB
b_ram_data_out_bus[13] => ram_data_out3.DATAB
b_ram_data_out_bus[14] => ram_data_out3.DATAB
b_ram_data_out_bus[15] => ram_data_out3.DATAB
b_ram_data_out_bus[16] => ram_data_out2.DATAB
b_ram_data_out_bus[17] => ram_data_out2.DATAB
b_ram_data_out_bus[18] => ram_data_out2.DATAB
b_ram_data_out_bus[19] => ram_data_out2.DATAB
b_ram_data_out_bus[20] => ram_data_out2.DATAB
b_ram_data_out_bus[21] => ram_data_out2.DATAB
b_ram_data_out_bus[22] => ram_data_out2.DATAB
b_ram_data_out_bus[23] => ram_data_out2.DATAB
b_ram_data_out_bus[24] => ram_data_out2.DATAB
b_ram_data_out_bus[25] => ram_data_out2.DATAB
b_ram_data_out_bus[26] => ram_data_out2.DATAB
b_ram_data_out_bus[27] => ram_data_out2.DATAB
b_ram_data_out_bus[28] => ram_data_out2.DATAB
b_ram_data_out_bus[29] => ram_data_out2.DATAB
b_ram_data_out_bus[30] => ram_data_out2.DATAB
b_ram_data_out_bus[31] => ram_data_out2.DATAB
b_ram_data_out_bus[32] => ram_data_out1.DATAB
b_ram_data_out_bus[33] => ram_data_out1.DATAB
b_ram_data_out_bus[34] => ram_data_out1.DATAB
b_ram_data_out_bus[35] => ram_data_out1.DATAB
b_ram_data_out_bus[36] => ram_data_out1.DATAB
b_ram_data_out_bus[37] => ram_data_out1.DATAB
b_ram_data_out_bus[38] => ram_data_out1.DATAB
b_ram_data_out_bus[39] => ram_data_out1.DATAB
b_ram_data_out_bus[40] => ram_data_out1.DATAB
b_ram_data_out_bus[41] => ram_data_out1.DATAB
b_ram_data_out_bus[42] => ram_data_out1.DATAB
b_ram_data_out_bus[43] => ram_data_out1.DATAB
b_ram_data_out_bus[44] => ram_data_out1.DATAB
b_ram_data_out_bus[45] => ram_data_out1.DATAB
b_ram_data_out_bus[46] => ram_data_out1.DATAB
b_ram_data_out_bus[47] => ram_data_out1.DATAB
b_ram_data_out_bus[48] => ram_data_out0.DATAB
b_ram_data_out_bus[49] => ram_data_out0.DATAB
b_ram_data_out_bus[50] => ram_data_out0.DATAB
b_ram_data_out_bus[51] => ram_data_out0.DATAB
b_ram_data_out_bus[52] => ram_data_out0.DATAB
b_ram_data_out_bus[53] => ram_data_out0.DATAB
b_ram_data_out_bus[54] => ram_data_out0.DATAB
b_ram_data_out_bus[55] => ram_data_out0.DATAB
b_ram_data_out_bus[56] => ram_data_out0.DATAB
b_ram_data_out_bus[57] => ram_data_out0.DATAB
b_ram_data_out_bus[58] => ram_data_out0.DATAB
b_ram_data_out_bus[59] => ram_data_out0.DATAB
b_ram_data_out_bus[60] => ram_data_out0.DATAB
b_ram_data_out_bus[61] => ram_data_out0.DATAB
b_ram_data_out_bus[62] => ram_data_out0.DATAB
b_ram_data_out_bus[63] => ram_data_out0.DATAB
a_ram_data_in_bus[0] <= a_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[1] <= a_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[2] <= a_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[3] <= a_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[4] <= a_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[5] <= a_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[6] <= a_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[7] <= a_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[8] <= a_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[9] <= a_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[10] <= a_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[11] <= a_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[12] <= a_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[13] <= a_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[14] <= a_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[15] <= a_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[16] <= a_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[17] <= a_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[18] <= a_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[19] <= a_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[20] <= a_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[21] <= a_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[22] <= a_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[23] <= a_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[24] <= a_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[25] <= a_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[26] <= a_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[27] <= a_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[28] <= a_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[29] <= a_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[30] <= a_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[31] <= a_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[32] <= a_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[33] <= a_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[34] <= a_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[35] <= a_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[36] <= a_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[37] <= a_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[38] <= a_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[39] <= a_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[40] <= a_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[41] <= a_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[42] <= a_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[43] <= a_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[44] <= a_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[45] <= a_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[46] <= a_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[47] <= a_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[48] <= a_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[49] <= a_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[50] <= a_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[51] <= a_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[52] <= a_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[53] <= a_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[54] <= a_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[55] <= a_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[56] <= a_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[57] <= a_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[58] <= a_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[59] <= a_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[60] <= a_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[61] <= a_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[62] <= a_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[63] <= a_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[0] <= b_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[1] <= b_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[2] <= b_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[3] <= b_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[4] <= b_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[5] <= b_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[6] <= b_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[7] <= b_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[8] <= b_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[9] <= b_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[10] <= b_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[11] <= b_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[12] <= b_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[13] <= b_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[14] <= b_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[15] <= b_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[16] <= b_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[17] <= b_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[18] <= b_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[19] <= b_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[20] <= b_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[21] <= b_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[22] <= b_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[23] <= b_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[24] <= b_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[25] <= b_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[26] <= b_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[27] <= b_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[28] <= b_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[29] <= b_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[30] <= b_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[31] <= b_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[32] <= b_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[33] <= b_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[34] <= b_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[35] <= b_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[36] <= b_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[37] <= b_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[38] <= b_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[39] <= b_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[40] <= b_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[41] <= b_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[42] <= b_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[43] <= b_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[44] <= b_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[45] <= b_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[46] <= b_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[47] <= b_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[48] <= b_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[49] <= b_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[50] <= b_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[51] <= b_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[52] <= b_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[53] <= b_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[54] <= b_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[55] <= b_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[56] <= b_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[57] <= b_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[58] <= b_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[59] <= b_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[60] <= b_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[61] <= b_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[62] <= b_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[63] <= b_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[0] <= wraddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[1] <= wraddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[2] <= wraddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[3] <= wraddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[4] <= wraddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[5] <= wraddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[6] <= wraddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[7] <= wraddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[8] <= wraddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[9] <= wraddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[10] <= wraddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[11] <= wraddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[12] <= wraddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[13] <= wraddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[14] <= wraddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[15] <= wraddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[0] <= wraddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[1] <= wraddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[2] <= wraddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[3] <= wraddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[4] <= wraddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[5] <= wraddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[6] <= wraddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[7] <= wraddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[8] <= wraddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[9] <= wraddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[10] <= wraddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[11] <= wraddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[12] <= wraddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[13] <= wraddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[14] <= wraddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[15] <= wraddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[0] <= rdaddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[1] <= rdaddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[2] <= rdaddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[3] <= rdaddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[4] <= rdaddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[5] <= rdaddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[6] <= rdaddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[7] <= rdaddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[8] <= rdaddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[9] <= rdaddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[10] <= rdaddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[11] <= rdaddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[12] <= rdaddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[13] <= rdaddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[14] <= rdaddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[15] <= rdaddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[0] <= rdaddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[1] <= rdaddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[2] <= rdaddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[3] <= rdaddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[4] <= rdaddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[5] <= rdaddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[6] <= rdaddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[7] <= rdaddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[8] <= rdaddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[9] <= rdaddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[10] <= rdaddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[11] <= rdaddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[12] <= rdaddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[13] <= rdaddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[14] <= rdaddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[15] <= rdaddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[0] <= ram_data_out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[1] <= ram_data_out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[2] <= ram_data_out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[3] <= ram_data_out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[4] <= ram_data_out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[5] <= ram_data_out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[6] <= ram_data_out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[7] <= ram_data_out0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[8] <= ram_data_out0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[9] <= ram_data_out0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[10] <= ram_data_out0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[11] <= ram_data_out0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[12] <= ram_data_out0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[13] <= ram_data_out0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[14] <= ram_data_out0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[15] <= ram_data_out0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[0] <= ram_data_out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[1] <= ram_data_out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[2] <= ram_data_out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[3] <= ram_data_out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[4] <= ram_data_out1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[5] <= ram_data_out1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[6] <= ram_data_out1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[7] <= ram_data_out1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[8] <= ram_data_out1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[9] <= ram_data_out1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[10] <= ram_data_out1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[11] <= ram_data_out1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[12] <= ram_data_out1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[13] <= ram_data_out1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[14] <= ram_data_out1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[15] <= ram_data_out1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[0] <= ram_data_out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[1] <= ram_data_out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[2] <= ram_data_out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[3] <= ram_data_out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[4] <= ram_data_out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[5] <= ram_data_out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[6] <= ram_data_out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[7] <= ram_data_out2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[8] <= ram_data_out2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[9] <= ram_data_out2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[10] <= ram_data_out2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[11] <= ram_data_out2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[12] <= ram_data_out2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[13] <= ram_data_out2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[14] <= ram_data_out2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[15] <= ram_data_out2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[0] <= ram_data_out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[1] <= ram_data_out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[2] <= ram_data_out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[3] <= ram_data_out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[4] <= ram_data_out3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[5] <= ram_data_out3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[6] <= ram_data_out3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[7] <= ram_data_out3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[8] <= ram_data_out3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[9] <= ram_data_out3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[10] <= ram_data_out3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[11] <= ram_data_out3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[12] <= ram_data_out3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[13] <= ram_data_out3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[14] <= ram_data_out3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[15] <= ram_data_out3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[5] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[6] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[7] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[8] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[13] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[14] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[15] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_j304:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_j304:auto_generated.rden_b
data_a[0] => altsyncram_j304:auto_generated.data_a[0]
data_a[1] => altsyncram_j304:auto_generated.data_a[1]
data_a[2] => altsyncram_j304:auto_generated.data_a[2]
data_a[3] => altsyncram_j304:auto_generated.data_a[3]
data_a[4] => altsyncram_j304:auto_generated.data_a[4]
data_a[5] => altsyncram_j304:auto_generated.data_a[5]
data_a[6] => altsyncram_j304:auto_generated.data_a[6]
data_a[7] => altsyncram_j304:auto_generated.data_a[7]
data_a[8] => altsyncram_j304:auto_generated.data_a[8]
data_a[9] => altsyncram_j304:auto_generated.data_a[9]
data_a[10] => altsyncram_j304:auto_generated.data_a[10]
data_a[11] => altsyncram_j304:auto_generated.data_a[11]
data_a[12] => altsyncram_j304:auto_generated.data_a[12]
data_a[13] => altsyncram_j304:auto_generated.data_a[13]
data_a[14] => altsyncram_j304:auto_generated.data_a[14]
data_a[15] => altsyncram_j304:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_j304:auto_generated.address_a[0]
address_a[1] => altsyncram_j304:auto_generated.address_a[1]
address_a[2] => altsyncram_j304:auto_generated.address_a[2]
address_a[3] => altsyncram_j304:auto_generated.address_a[3]
address_b[0] => altsyncram_j304:auto_generated.address_b[0]
address_b[1] => altsyncram_j304:auto_generated.address_b[1]
address_b[2] => altsyncram_j304:auto_generated.address_b[2]
address_b[3] => altsyncram_j304:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j304:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j304:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j304:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_j304:auto_generated.q_b[0]
q_b[1] <= altsyncram_j304:auto_generated.q_b[1]
q_b[2] <= altsyncram_j304:auto_generated.q_b[2]
q_b[3] <= altsyncram_j304:auto_generated.q_b[3]
q_b[4] <= altsyncram_j304:auto_generated.q_b[4]
q_b[5] <= altsyncram_j304:auto_generated.q_b[5]
q_b[6] <= altsyncram_j304:auto_generated.q_b[6]
q_b[7] <= altsyncram_j304:auto_generated.q_b[7]
q_b[8] <= altsyncram_j304:auto_generated.q_b[8]
q_b[9] <= altsyncram_j304:auto_generated.q_b[9]
q_b[10] <= altsyncram_j304:auto_generated.q_b[10]
q_b[11] <= altsyncram_j304:auto_generated.q_b[11]
q_b[12] <= altsyncram_j304:auto_generated.q_b[12]
q_b[13] <= altsyncram_j304:auto_generated.q_b[13]
q_b[14] <= altsyncram_j304:auto_generated.q_b[14]
q_b[15] <= altsyncram_j304:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
k_count[0] => Mux1.IN3
k_count[0] => Mux3.IN1
k_count[0] => Mux3.IN2
k_count[0] => Mux3.IN3
k_count[0] => Mux4.IN1
k_count[0] => Mux4.IN2
k_count[0] => Mux4.IN3
k_count[1] => Mux0.IN3
k_count[1] => Mux2.IN1
k_count[1] => Mux2.IN2
k_count[1] => Mux2.IN3
k_count[1] => Mux5.IN1
k_count[1] => Mux5.IN2
k_count[1] => Mux5.IN3
k_count[2] => Mux1.IN2
k_count[2] => rd_addr_d[2]~reg0.DATAIN
k_count[2] => rd_addr_c[2]~reg0.DATAIN
k_count[2] => rd_addr_b[2]~reg0.DATAIN
k_count[2] => rd_addr_a[2]~reg0.DATAIN
k_count[3] => Mux0.IN2
k_count[3] => rd_addr_d[3]~reg0.DATAIN
k_count[3] => rd_addr_c[3]~reg0.DATAIN
k_count[3] => rd_addr_b[3]~reg0.DATAIN
k_count[3] => rd_addr_a[3]~reg0.DATAIN
p_count[0] => Mux0.IN5
p_count[0] => Mux1.IN5
p_count[0] => Mux2.IN5
p_count[0] => Mux3.IN5
p_count[0] => Mux4.IN5
p_count[0] => Mux5.IN5
p_count[1] => Mux0.IN4
p_count[1] => Mux1.IN4
p_count[1] => Mux2.IN4
p_count[1] => Mux3.IN4
p_count[1] => Mux4.IN4
p_count[1] => Mux5.IN4
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
sw_0_in[0] => Mux3.IN2
sw_0_in[0] => Mux7.IN2
sw_0_in[0] => Mux11.IN2
sw_0_in[0] => Mux15.IN2
sw_0_in[1] => Mux2.IN2
sw_0_in[1] => Mux6.IN2
sw_0_in[1] => Mux10.IN2
sw_0_in[1] => Mux14.IN2
sw_0_in[2] => Mux1.IN2
sw_0_in[2] => Mux5.IN2
sw_0_in[2] => Mux9.IN2
sw_0_in[2] => Mux13.IN2
sw_0_in[3] => Mux0.IN2
sw_0_in[3] => Mux4.IN2
sw_0_in[3] => Mux8.IN2
sw_0_in[3] => Mux12.IN2
sw_1_in[0] => Mux3.IN3
sw_1_in[0] => Mux7.IN3
sw_1_in[0] => Mux11.IN3
sw_1_in[0] => Mux15.IN3
sw_1_in[1] => Mux2.IN3
sw_1_in[1] => Mux6.IN3
sw_1_in[1] => Mux10.IN3
sw_1_in[1] => Mux14.IN3
sw_1_in[2] => Mux1.IN3
sw_1_in[2] => Mux5.IN3
sw_1_in[2] => Mux9.IN3
sw_1_in[2] => Mux13.IN3
sw_1_in[3] => Mux0.IN3
sw_1_in[3] => Mux4.IN3
sw_1_in[3] => Mux8.IN3
sw_1_in[3] => Mux12.IN3
sw_2_in[0] => Mux3.IN4
sw_2_in[0] => Mux7.IN4
sw_2_in[0] => Mux11.IN4
sw_2_in[0] => Mux15.IN4
sw_2_in[1] => Mux2.IN4
sw_2_in[1] => Mux6.IN4
sw_2_in[1] => Mux10.IN4
sw_2_in[1] => Mux14.IN4
sw_2_in[2] => Mux1.IN4
sw_2_in[2] => Mux5.IN4
sw_2_in[2] => Mux9.IN4
sw_2_in[2] => Mux13.IN4
sw_2_in[3] => Mux0.IN4
sw_2_in[3] => Mux4.IN4
sw_2_in[3] => Mux8.IN4
sw_2_in[3] => Mux12.IN4
sw_3_in[0] => Mux3.IN5
sw_3_in[0] => Mux7.IN5
sw_3_in[0] => Mux11.IN5
sw_3_in[0] => Mux15.IN5
sw_3_in[1] => Mux2.IN5
sw_3_in[1] => Mux6.IN5
sw_3_in[1] => Mux10.IN5
sw_3_in[1] => Mux14.IN5
sw_3_in[2] => Mux1.IN5
sw_3_in[2] => Mux5.IN5
sw_3_in[2] => Mux9.IN5
sw_3_in[2] => Mux13.IN5
sw_3_in[3] => Mux0.IN5
sw_3_in[3] => Mux4.IN5
sw_3_in[3] => Mux8.IN5
sw_3_in[3] => Mux12.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_1:get_wr_swtiches
clk => swa[0].CLK
clk => swa[1].CLK
clk => swd[0].CLK
clk => swd[1].CLK
clk => swa_tdl[16][0].CLK
clk => swa_tdl[16][1].CLK
clk => swa_tdl[15][0].CLK
clk => swa_tdl[15][1].CLK
clk => swa_tdl[14][0].CLK
clk => swa_tdl[14][1].CLK
clk => swa_tdl[13][0].CLK
clk => swa_tdl[13][1].CLK
clk => swa_tdl[12][0].CLK
clk => swa_tdl[12][1].CLK
clk => swa_tdl[11][0].CLK
clk => swa_tdl[11][1].CLK
clk => swa_tdl[10][0].CLK
clk => swa_tdl[10][1].CLK
clk => swa_tdl[9][0].CLK
clk => swa_tdl[9][1].CLK
clk => swa_tdl[8][0].CLK
clk => swa_tdl[8][1].CLK
clk => swa_tdl[7][0].CLK
clk => swa_tdl[7][1].CLK
clk => swa_tdl[6][0].CLK
clk => swa_tdl[6][1].CLK
clk => swa_tdl[5][0].CLK
clk => swa_tdl[5][1].CLK
clk => swa_tdl[4][0].CLK
clk => swa_tdl[4][1].CLK
clk => swa_tdl[3][0].CLK
clk => swa_tdl[3][1].CLK
clk => swa_tdl[2][0].CLK
clk => swa_tdl[2][1].CLK
clk => swa_tdl[1][0].CLK
clk => swa_tdl[1][1].CLK
clk => swa_tdl[0][0].CLK
clk => swa_tdl[0][1].CLK
clk => swd_tdl[16][0].CLK
clk => swd_tdl[16][1].CLK
clk => swd_tdl[15][0].CLK
clk => swd_tdl[15][1].CLK
clk => swd_tdl[14][0].CLK
clk => swd_tdl[14][1].CLK
clk => swd_tdl[13][0].CLK
clk => swd_tdl[13][1].CLK
clk => swd_tdl[12][0].CLK
clk => swd_tdl[12][1].CLK
clk => swd_tdl[11][0].CLK
clk => swd_tdl[11][1].CLK
clk => swd_tdl[10][0].CLK
clk => swd_tdl[10][1].CLK
clk => swd_tdl[9][0].CLK
clk => swd_tdl[9][1].CLK
clk => swd_tdl[8][0].CLK
clk => swd_tdl[8][1].CLK
clk => swd_tdl[7][0].CLK
clk => swd_tdl[7][1].CLK
clk => swd_tdl[6][0].CLK
clk => swd_tdl[6][1].CLK
clk => swd_tdl[5][0].CLK
clk => swd_tdl[5][1].CLK
clk => swd_tdl[4][0].CLK
clk => swd_tdl[4][1].CLK
clk => swd_tdl[3][0].CLK
clk => swd_tdl[3][1].CLK
clk => swd_tdl[2][0].CLK
clk => swd_tdl[2][1].CLK
clk => swd_tdl[1][0].CLK
clk => swd_tdl[1][1].CLK
clk => swd_tdl[0][0].CLK
clk => swd_tdl[0][1].CLK
global_clock_enable => swa[0].ENA
global_clock_enable => swa[1].ENA
global_clock_enable => swd[0].ENA
global_clock_enable => swd[1].ENA
global_clock_enable => swa_tdl[16][0].ENA
global_clock_enable => swa_tdl[16][1].ENA
global_clock_enable => swa_tdl[15][0].ENA
global_clock_enable => swa_tdl[15][1].ENA
global_clock_enable => swa_tdl[14][0].ENA
global_clock_enable => swa_tdl[14][1].ENA
global_clock_enable => swa_tdl[13][0].ENA
global_clock_enable => swa_tdl[13][1].ENA
global_clock_enable => swa_tdl[12][0].ENA
global_clock_enable => swa_tdl[12][1].ENA
global_clock_enable => swa_tdl[11][0].ENA
global_clock_enable => swa_tdl[11][1].ENA
global_clock_enable => swa_tdl[10][0].ENA
global_clock_enable => swa_tdl[10][1].ENA
global_clock_enable => swa_tdl[9][0].ENA
global_clock_enable => swa_tdl[9][1].ENA
global_clock_enable => swa_tdl[8][0].ENA
global_clock_enable => swa_tdl[8][1].ENA
global_clock_enable => swa_tdl[7][0].ENA
global_clock_enable => swa_tdl[7][1].ENA
global_clock_enable => swa_tdl[6][0].ENA
global_clock_enable => swa_tdl[6][1].ENA
global_clock_enable => swa_tdl[5][0].ENA
global_clock_enable => swa_tdl[5][1].ENA
global_clock_enable => swa_tdl[4][0].ENA
global_clock_enable => swa_tdl[4][1].ENA
global_clock_enable => swa_tdl[3][0].ENA
global_clock_enable => swa_tdl[3][1].ENA
global_clock_enable => swa_tdl[2][0].ENA
global_clock_enable => swa_tdl[2][1].ENA
global_clock_enable => swa_tdl[1][0].ENA
global_clock_enable => swa_tdl[1][1].ENA
global_clock_enable => swa_tdl[0][0].ENA
global_clock_enable => swa_tdl[0][1].ENA
global_clock_enable => swd_tdl[16][0].ENA
global_clock_enable => swd_tdl[16][1].ENA
global_clock_enable => swd_tdl[15][0].ENA
global_clock_enable => swd_tdl[15][1].ENA
global_clock_enable => swd_tdl[14][0].ENA
global_clock_enable => swd_tdl[14][1].ENA
global_clock_enable => swd_tdl[13][0].ENA
global_clock_enable => swd_tdl[13][1].ENA
global_clock_enable => swd_tdl[12][0].ENA
global_clock_enable => swd_tdl[12][1].ENA
global_clock_enable => swd_tdl[11][0].ENA
global_clock_enable => swd_tdl[11][1].ENA
global_clock_enable => swd_tdl[10][0].ENA
global_clock_enable => swd_tdl[10][1].ENA
global_clock_enable => swd_tdl[9][0].ENA
global_clock_enable => swd_tdl[9][1].ENA
global_clock_enable => swd_tdl[8][0].ENA
global_clock_enable => swd_tdl[8][1].ENA
global_clock_enable => swd_tdl[7][0].ENA
global_clock_enable => swd_tdl[7][1].ENA
global_clock_enable => swd_tdl[6][0].ENA
global_clock_enable => swd_tdl[6][1].ENA
global_clock_enable => swd_tdl[5][0].ENA
global_clock_enable => swd_tdl[5][1].ENA
global_clock_enable => swd_tdl[4][0].ENA
global_clock_enable => swd_tdl[4][1].ENA
global_clock_enable => swd_tdl[3][0].ENA
global_clock_enable => swd_tdl[3][1].ENA
global_clock_enable => swd_tdl[2][0].ENA
global_clock_enable => swd_tdl[2][1].ENA
global_clock_enable => swd_tdl[1][0].ENA
global_clock_enable => swd_tdl[1][1].ENA
global_clock_enable => swd_tdl[0][0].ENA
global_clock_enable => swd_tdl[0][1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN3
k_count[0] => Mux3.IN3
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN3
k_count[1] => Mux2.IN3
k_count[2] => Add0.IN2
k_count[2] => Mux3.IN2
k_count[3] => Add0.IN1
k_count[3] => Mux2.IN2
p_count[0] => Mux0.IN5
p_count[0] => Mux1.IN5
p_count[0] => Mux2.IN5
p_count[0] => Mux3.IN5
p_count[1] => Mux0.IN4
p_count[1] => Mux1.IN4
p_count[1] => Mux2.IN4
p_count[1] => Mux3.IN4
sw_data_write[0] <= swd_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_write[1] <= swd_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[0] <= swa_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[1] <= swa_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_1:ram_cxb_wr
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => sw_3_arr[15][0].CLK
clk => sw_3_arr[15][1].CLK
clk => sw_3_arr[15][2].CLK
clk => sw_3_arr[15][3].CLK
clk => sw_3_arr[14][0].CLK
clk => sw_3_arr[14][1].CLK
clk => sw_3_arr[14][2].CLK
clk => sw_3_arr[14][3].CLK
clk => sw_3_arr[13][0].CLK
clk => sw_3_arr[13][1].CLK
clk => sw_3_arr[13][2].CLK
clk => sw_3_arr[13][3].CLK
clk => sw_3_arr[12][0].CLK
clk => sw_3_arr[12][1].CLK
clk => sw_3_arr[12][2].CLK
clk => sw_3_arr[12][3].CLK
clk => sw_3_arr[11][0].CLK
clk => sw_3_arr[11][1].CLK
clk => sw_3_arr[11][2].CLK
clk => sw_3_arr[11][3].CLK
clk => sw_3_arr[10][0].CLK
clk => sw_3_arr[10][1].CLK
clk => sw_3_arr[10][2].CLK
clk => sw_3_arr[10][3].CLK
clk => sw_3_arr[9][0].CLK
clk => sw_3_arr[9][1].CLK
clk => sw_3_arr[9][2].CLK
clk => sw_3_arr[9][3].CLK
clk => sw_3_arr[8][0].CLK
clk => sw_3_arr[8][1].CLK
clk => sw_3_arr[8][2].CLK
clk => sw_3_arr[8][3].CLK
clk => sw_3_arr[7][0].CLK
clk => sw_3_arr[7][1].CLK
clk => sw_3_arr[7][2].CLK
clk => sw_3_arr[7][3].CLK
clk => sw_3_arr[6][0].CLK
clk => sw_3_arr[6][1].CLK
clk => sw_3_arr[6][2].CLK
clk => sw_3_arr[6][3].CLK
clk => sw_3_arr[5][0].CLK
clk => sw_3_arr[5][1].CLK
clk => sw_3_arr[5][2].CLK
clk => sw_3_arr[5][3].CLK
clk => sw_3_arr[4][0].CLK
clk => sw_3_arr[4][1].CLK
clk => sw_3_arr[4][2].CLK
clk => sw_3_arr[4][3].CLK
clk => sw_3_arr[3][0].CLK
clk => sw_3_arr[3][1].CLK
clk => sw_3_arr[3][2].CLK
clk => sw_3_arr[3][3].CLK
clk => sw_3_arr[2][0].CLK
clk => sw_3_arr[2][1].CLK
clk => sw_3_arr[2][2].CLK
clk => sw_3_arr[2][3].CLK
clk => sw_3_arr[1][0].CLK
clk => sw_3_arr[1][1].CLK
clk => sw_3_arr[1][2].CLK
clk => sw_3_arr[1][3].CLK
clk => sw_3_arr[0][0].CLK
clk => sw_3_arr[0][1].CLK
clk => sw_3_arr[0][2].CLK
clk => sw_3_arr[0][3].CLK
clk => sw_2_arr[15][0].CLK
clk => sw_2_arr[15][1].CLK
clk => sw_2_arr[15][2].CLK
clk => sw_2_arr[15][3].CLK
clk => sw_2_arr[14][0].CLK
clk => sw_2_arr[14][1].CLK
clk => sw_2_arr[14][2].CLK
clk => sw_2_arr[14][3].CLK
clk => sw_2_arr[13][0].CLK
clk => sw_2_arr[13][1].CLK
clk => sw_2_arr[13][2].CLK
clk => sw_2_arr[13][3].CLK
clk => sw_2_arr[12][0].CLK
clk => sw_2_arr[12][1].CLK
clk => sw_2_arr[12][2].CLK
clk => sw_2_arr[12][3].CLK
clk => sw_2_arr[11][0].CLK
clk => sw_2_arr[11][1].CLK
clk => sw_2_arr[11][2].CLK
clk => sw_2_arr[11][3].CLK
clk => sw_2_arr[10][0].CLK
clk => sw_2_arr[10][1].CLK
clk => sw_2_arr[10][2].CLK
clk => sw_2_arr[10][3].CLK
clk => sw_2_arr[9][0].CLK
clk => sw_2_arr[9][1].CLK
clk => sw_2_arr[9][2].CLK
clk => sw_2_arr[9][3].CLK
clk => sw_2_arr[8][0].CLK
clk => sw_2_arr[8][1].CLK
clk => sw_2_arr[8][2].CLK
clk => sw_2_arr[8][3].CLK
clk => sw_2_arr[7][0].CLK
clk => sw_2_arr[7][1].CLK
clk => sw_2_arr[7][2].CLK
clk => sw_2_arr[7][3].CLK
clk => sw_2_arr[6][0].CLK
clk => sw_2_arr[6][1].CLK
clk => sw_2_arr[6][2].CLK
clk => sw_2_arr[6][3].CLK
clk => sw_2_arr[5][0].CLK
clk => sw_2_arr[5][1].CLK
clk => sw_2_arr[5][2].CLK
clk => sw_2_arr[5][3].CLK
clk => sw_2_arr[4][0].CLK
clk => sw_2_arr[4][1].CLK
clk => sw_2_arr[4][2].CLK
clk => sw_2_arr[4][3].CLK
clk => sw_2_arr[3][0].CLK
clk => sw_2_arr[3][1].CLK
clk => sw_2_arr[3][2].CLK
clk => sw_2_arr[3][3].CLK
clk => sw_2_arr[2][0].CLK
clk => sw_2_arr[2][1].CLK
clk => sw_2_arr[2][2].CLK
clk => sw_2_arr[2][3].CLK
clk => sw_2_arr[1][0].CLK
clk => sw_2_arr[1][1].CLK
clk => sw_2_arr[1][2].CLK
clk => sw_2_arr[1][3].CLK
clk => sw_2_arr[0][0].CLK
clk => sw_2_arr[0][1].CLK
clk => sw_2_arr[0][2].CLK
clk => sw_2_arr[0][3].CLK
clk => sw_1_arr[15][0].CLK
clk => sw_1_arr[15][1].CLK
clk => sw_1_arr[15][2].CLK
clk => sw_1_arr[15][3].CLK
clk => sw_1_arr[14][0].CLK
clk => sw_1_arr[14][1].CLK
clk => sw_1_arr[14][2].CLK
clk => sw_1_arr[14][3].CLK
clk => sw_1_arr[13][0].CLK
clk => sw_1_arr[13][1].CLK
clk => sw_1_arr[13][2].CLK
clk => sw_1_arr[13][3].CLK
clk => sw_1_arr[12][0].CLK
clk => sw_1_arr[12][1].CLK
clk => sw_1_arr[12][2].CLK
clk => sw_1_arr[12][3].CLK
clk => sw_1_arr[11][0].CLK
clk => sw_1_arr[11][1].CLK
clk => sw_1_arr[11][2].CLK
clk => sw_1_arr[11][3].CLK
clk => sw_1_arr[10][0].CLK
clk => sw_1_arr[10][1].CLK
clk => sw_1_arr[10][2].CLK
clk => sw_1_arr[10][3].CLK
clk => sw_1_arr[9][0].CLK
clk => sw_1_arr[9][1].CLK
clk => sw_1_arr[9][2].CLK
clk => sw_1_arr[9][3].CLK
clk => sw_1_arr[8][0].CLK
clk => sw_1_arr[8][1].CLK
clk => sw_1_arr[8][2].CLK
clk => sw_1_arr[8][3].CLK
clk => sw_1_arr[7][0].CLK
clk => sw_1_arr[7][1].CLK
clk => sw_1_arr[7][2].CLK
clk => sw_1_arr[7][3].CLK
clk => sw_1_arr[6][0].CLK
clk => sw_1_arr[6][1].CLK
clk => sw_1_arr[6][2].CLK
clk => sw_1_arr[6][3].CLK
clk => sw_1_arr[5][0].CLK
clk => sw_1_arr[5][1].CLK
clk => sw_1_arr[5][2].CLK
clk => sw_1_arr[5][3].CLK
clk => sw_1_arr[4][0].CLK
clk => sw_1_arr[4][1].CLK
clk => sw_1_arr[4][2].CLK
clk => sw_1_arr[4][3].CLK
clk => sw_1_arr[3][0].CLK
clk => sw_1_arr[3][1].CLK
clk => sw_1_arr[3][2].CLK
clk => sw_1_arr[3][3].CLK
clk => sw_1_arr[2][0].CLK
clk => sw_1_arr[2][1].CLK
clk => sw_1_arr[2][2].CLK
clk => sw_1_arr[2][3].CLK
clk => sw_1_arr[1][0].CLK
clk => sw_1_arr[1][1].CLK
clk => sw_1_arr[1][2].CLK
clk => sw_1_arr[1][3].CLK
clk => sw_1_arr[0][0].CLK
clk => sw_1_arr[0][1].CLK
clk => sw_1_arr[0][2].CLK
clk => sw_1_arr[0][3].CLK
clk => sw_0_arr[15][0].CLK
clk => sw_0_arr[15][1].CLK
clk => sw_0_arr[15][2].CLK
clk => sw_0_arr[15][3].CLK
clk => sw_0_arr[14][0].CLK
clk => sw_0_arr[14][1].CLK
clk => sw_0_arr[14][2].CLK
clk => sw_0_arr[14][3].CLK
clk => sw_0_arr[13][0].CLK
clk => sw_0_arr[13][1].CLK
clk => sw_0_arr[13][2].CLK
clk => sw_0_arr[13][3].CLK
clk => sw_0_arr[12][0].CLK
clk => sw_0_arr[12][1].CLK
clk => sw_0_arr[12][2].CLK
clk => sw_0_arr[12][3].CLK
clk => sw_0_arr[11][0].CLK
clk => sw_0_arr[11][1].CLK
clk => sw_0_arr[11][2].CLK
clk => sw_0_arr[11][3].CLK
clk => sw_0_arr[10][0].CLK
clk => sw_0_arr[10][1].CLK
clk => sw_0_arr[10][2].CLK
clk => sw_0_arr[10][3].CLK
clk => sw_0_arr[9][0].CLK
clk => sw_0_arr[9][1].CLK
clk => sw_0_arr[9][2].CLK
clk => sw_0_arr[9][3].CLK
clk => sw_0_arr[8][0].CLK
clk => sw_0_arr[8][1].CLK
clk => sw_0_arr[8][2].CLK
clk => sw_0_arr[8][3].CLK
clk => sw_0_arr[7][0].CLK
clk => sw_0_arr[7][1].CLK
clk => sw_0_arr[7][2].CLK
clk => sw_0_arr[7][3].CLK
clk => sw_0_arr[6][0].CLK
clk => sw_0_arr[6][1].CLK
clk => sw_0_arr[6][2].CLK
clk => sw_0_arr[6][3].CLK
clk => sw_0_arr[5][0].CLK
clk => sw_0_arr[5][1].CLK
clk => sw_0_arr[5][2].CLK
clk => sw_0_arr[5][3].CLK
clk => sw_0_arr[4][0].CLK
clk => sw_0_arr[4][1].CLK
clk => sw_0_arr[4][2].CLK
clk => sw_0_arr[4][3].CLK
clk => sw_0_arr[3][0].CLK
clk => sw_0_arr[3][1].CLK
clk => sw_0_arr[3][2].CLK
clk => sw_0_arr[3][3].CLK
clk => sw_0_arr[2][0].CLK
clk => sw_0_arr[2][1].CLK
clk => sw_0_arr[2][2].CLK
clk => sw_0_arr[2][3].CLK
clk => sw_0_arr[1][0].CLK
clk => sw_0_arr[1][1].CLK
clk => sw_0_arr[1][2].CLK
clk => sw_0_arr[1][3].CLK
clk => sw_0_arr[0][0].CLK
clk => sw_0_arr[0][1].CLK
clk => sw_0_arr[0][2].CLK
clk => sw_0_arr[0][3].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => sw_3_arr[15][0].ENA
global_clock_enable => sw_3_arr[15][1].ENA
global_clock_enable => sw_3_arr[15][2].ENA
global_clock_enable => sw_3_arr[15][3].ENA
global_clock_enable => sw_3_arr[14][0].ENA
global_clock_enable => sw_3_arr[14][1].ENA
global_clock_enable => sw_3_arr[14][2].ENA
global_clock_enable => sw_3_arr[14][3].ENA
global_clock_enable => sw_3_arr[13][0].ENA
global_clock_enable => sw_3_arr[13][1].ENA
global_clock_enable => sw_3_arr[13][2].ENA
global_clock_enable => sw_3_arr[13][3].ENA
global_clock_enable => sw_3_arr[12][0].ENA
global_clock_enable => sw_3_arr[12][1].ENA
global_clock_enable => sw_3_arr[12][2].ENA
global_clock_enable => sw_3_arr[12][3].ENA
global_clock_enable => sw_3_arr[11][0].ENA
global_clock_enable => sw_3_arr[11][1].ENA
global_clock_enable => sw_3_arr[11][2].ENA
global_clock_enable => sw_3_arr[11][3].ENA
global_clock_enable => sw_3_arr[10][0].ENA
global_clock_enable => sw_3_arr[10][1].ENA
global_clock_enable => sw_3_arr[10][2].ENA
global_clock_enable => sw_3_arr[10][3].ENA
global_clock_enable => sw_3_arr[9][0].ENA
global_clock_enable => sw_3_arr[9][1].ENA
global_clock_enable => sw_3_arr[9][2].ENA
global_clock_enable => sw_3_arr[9][3].ENA
global_clock_enable => sw_3_arr[8][0].ENA
global_clock_enable => sw_3_arr[8][1].ENA
global_clock_enable => sw_3_arr[8][2].ENA
global_clock_enable => sw_3_arr[8][3].ENA
global_clock_enable => sw_3_arr[7][0].ENA
global_clock_enable => sw_3_arr[7][1].ENA
global_clock_enable => sw_3_arr[7][2].ENA
global_clock_enable => sw_3_arr[7][3].ENA
global_clock_enable => sw_3_arr[6][0].ENA
global_clock_enable => sw_3_arr[6][1].ENA
global_clock_enable => sw_3_arr[6][2].ENA
global_clock_enable => sw_3_arr[6][3].ENA
global_clock_enable => sw_3_arr[5][0].ENA
global_clock_enable => sw_3_arr[5][1].ENA
global_clock_enable => sw_3_arr[5][2].ENA
global_clock_enable => sw_3_arr[5][3].ENA
global_clock_enable => sw_3_arr[4][0].ENA
global_clock_enable => sw_3_arr[4][1].ENA
global_clock_enable => sw_3_arr[4][2].ENA
global_clock_enable => sw_3_arr[4][3].ENA
global_clock_enable => sw_3_arr[3][0].ENA
global_clock_enable => sw_3_arr[3][1].ENA
global_clock_enable => sw_3_arr[3][2].ENA
global_clock_enable => sw_3_arr[3][3].ENA
global_clock_enable => sw_3_arr[2][0].ENA
global_clock_enable => sw_3_arr[2][1].ENA
global_clock_enable => sw_3_arr[2][2].ENA
global_clock_enable => sw_3_arr[2][3].ENA
global_clock_enable => sw_3_arr[1][0].ENA
global_clock_enable => sw_3_arr[1][1].ENA
global_clock_enable => sw_3_arr[1][2].ENA
global_clock_enable => sw_3_arr[1][3].ENA
global_clock_enable => sw_3_arr[0][0].ENA
global_clock_enable => sw_3_arr[0][1].ENA
global_clock_enable => sw_3_arr[0][2].ENA
global_clock_enable => sw_3_arr[0][3].ENA
global_clock_enable => sw_2_arr[15][0].ENA
global_clock_enable => sw_2_arr[15][1].ENA
global_clock_enable => sw_2_arr[15][2].ENA
global_clock_enable => sw_2_arr[15][3].ENA
global_clock_enable => sw_2_arr[14][0].ENA
global_clock_enable => sw_2_arr[14][1].ENA
global_clock_enable => sw_2_arr[14][2].ENA
global_clock_enable => sw_2_arr[14][3].ENA
global_clock_enable => sw_2_arr[13][0].ENA
global_clock_enable => sw_2_arr[13][1].ENA
global_clock_enable => sw_2_arr[13][2].ENA
global_clock_enable => sw_2_arr[13][3].ENA
global_clock_enable => sw_2_arr[12][0].ENA
global_clock_enable => sw_2_arr[12][1].ENA
global_clock_enable => sw_2_arr[12][2].ENA
global_clock_enable => sw_2_arr[12][3].ENA
global_clock_enable => sw_2_arr[11][0].ENA
global_clock_enable => sw_2_arr[11][1].ENA
global_clock_enable => sw_2_arr[11][2].ENA
global_clock_enable => sw_2_arr[11][3].ENA
global_clock_enable => sw_2_arr[10][0].ENA
global_clock_enable => sw_2_arr[10][1].ENA
global_clock_enable => sw_2_arr[10][2].ENA
global_clock_enable => sw_2_arr[10][3].ENA
global_clock_enable => sw_2_arr[9][0].ENA
global_clock_enable => sw_2_arr[9][1].ENA
global_clock_enable => sw_2_arr[9][2].ENA
global_clock_enable => sw_2_arr[9][3].ENA
global_clock_enable => sw_2_arr[8][0].ENA
global_clock_enable => sw_2_arr[8][1].ENA
global_clock_enable => sw_2_arr[8][2].ENA
global_clock_enable => sw_2_arr[8][3].ENA
global_clock_enable => sw_2_arr[7][0].ENA
global_clock_enable => sw_2_arr[7][1].ENA
global_clock_enable => sw_2_arr[7][2].ENA
global_clock_enable => sw_2_arr[7][3].ENA
global_clock_enable => sw_2_arr[6][0].ENA
global_clock_enable => sw_2_arr[6][1].ENA
global_clock_enable => sw_2_arr[6][2].ENA
global_clock_enable => sw_2_arr[6][3].ENA
global_clock_enable => sw_2_arr[5][0].ENA
global_clock_enable => sw_2_arr[5][1].ENA
global_clock_enable => sw_2_arr[5][2].ENA
global_clock_enable => sw_2_arr[5][3].ENA
global_clock_enable => sw_2_arr[4][0].ENA
global_clock_enable => sw_2_arr[4][1].ENA
global_clock_enable => sw_2_arr[4][2].ENA
global_clock_enable => sw_2_arr[4][3].ENA
global_clock_enable => sw_2_arr[3][0].ENA
global_clock_enable => sw_2_arr[3][1].ENA
global_clock_enable => sw_2_arr[3][2].ENA
global_clock_enable => sw_2_arr[3][3].ENA
global_clock_enable => sw_2_arr[2][0].ENA
global_clock_enable => sw_2_arr[2][1].ENA
global_clock_enable => sw_2_arr[2][2].ENA
global_clock_enable => sw_2_arr[2][3].ENA
global_clock_enable => sw_2_arr[1][0].ENA
global_clock_enable => sw_2_arr[1][1].ENA
global_clock_enable => sw_2_arr[1][2].ENA
global_clock_enable => sw_2_arr[1][3].ENA
global_clock_enable => sw_2_arr[0][0].ENA
global_clock_enable => sw_2_arr[0][1].ENA
global_clock_enable => sw_2_arr[0][2].ENA
global_clock_enable => sw_2_arr[0][3].ENA
global_clock_enable => sw_1_arr[15][0].ENA
global_clock_enable => sw_1_arr[15][1].ENA
global_clock_enable => sw_1_arr[15][2].ENA
global_clock_enable => sw_1_arr[15][3].ENA
global_clock_enable => sw_1_arr[14][0].ENA
global_clock_enable => sw_1_arr[14][1].ENA
global_clock_enable => sw_1_arr[14][2].ENA
global_clock_enable => sw_1_arr[14][3].ENA
global_clock_enable => sw_1_arr[13][0].ENA
global_clock_enable => sw_1_arr[13][1].ENA
global_clock_enable => sw_1_arr[13][2].ENA
global_clock_enable => sw_1_arr[13][3].ENA
global_clock_enable => sw_1_arr[12][0].ENA
global_clock_enable => sw_1_arr[12][1].ENA
global_clock_enable => sw_1_arr[12][2].ENA
global_clock_enable => sw_1_arr[12][3].ENA
global_clock_enable => sw_1_arr[11][0].ENA
global_clock_enable => sw_1_arr[11][1].ENA
global_clock_enable => sw_1_arr[11][2].ENA
global_clock_enable => sw_1_arr[11][3].ENA
global_clock_enable => sw_1_arr[10][0].ENA
global_clock_enable => sw_1_arr[10][1].ENA
global_clock_enable => sw_1_arr[10][2].ENA
global_clock_enable => sw_1_arr[10][3].ENA
global_clock_enable => sw_1_arr[9][0].ENA
global_clock_enable => sw_1_arr[9][1].ENA
global_clock_enable => sw_1_arr[9][2].ENA
global_clock_enable => sw_1_arr[9][3].ENA
global_clock_enable => sw_1_arr[8][0].ENA
global_clock_enable => sw_1_arr[8][1].ENA
global_clock_enable => sw_1_arr[8][2].ENA
global_clock_enable => sw_1_arr[8][3].ENA
global_clock_enable => sw_1_arr[7][0].ENA
global_clock_enable => sw_1_arr[7][1].ENA
global_clock_enable => sw_1_arr[7][2].ENA
global_clock_enable => sw_1_arr[7][3].ENA
global_clock_enable => sw_1_arr[6][0].ENA
global_clock_enable => sw_1_arr[6][1].ENA
global_clock_enable => sw_1_arr[6][2].ENA
global_clock_enable => sw_1_arr[6][3].ENA
global_clock_enable => sw_1_arr[5][0].ENA
global_clock_enable => sw_1_arr[5][1].ENA
global_clock_enable => sw_1_arr[5][2].ENA
global_clock_enable => sw_1_arr[5][3].ENA
global_clock_enable => sw_1_arr[4][0].ENA
global_clock_enable => sw_1_arr[4][1].ENA
global_clock_enable => sw_1_arr[4][2].ENA
global_clock_enable => sw_1_arr[4][3].ENA
global_clock_enable => sw_1_arr[3][0].ENA
global_clock_enable => sw_1_arr[3][1].ENA
global_clock_enable => sw_1_arr[3][2].ENA
global_clock_enable => sw_1_arr[3][3].ENA
global_clock_enable => sw_1_arr[2][0].ENA
global_clock_enable => sw_1_arr[2][1].ENA
global_clock_enable => sw_1_arr[2][2].ENA
global_clock_enable => sw_1_arr[2][3].ENA
global_clock_enable => sw_1_arr[1][0].ENA
global_clock_enable => sw_1_arr[1][1].ENA
global_clock_enable => sw_1_arr[1][2].ENA
global_clock_enable => sw_1_arr[1][3].ENA
global_clock_enable => sw_1_arr[0][0].ENA
global_clock_enable => sw_1_arr[0][1].ENA
global_clock_enable => sw_1_arr[0][2].ENA
global_clock_enable => sw_1_arr[0][3].ENA
global_clock_enable => sw_0_arr[15][0].ENA
global_clock_enable => sw_0_arr[15][1].ENA
global_clock_enable => sw_0_arr[15][2].ENA
global_clock_enable => sw_0_arr[15][3].ENA
global_clock_enable => sw_0_arr[14][0].ENA
global_clock_enable => sw_0_arr[14][1].ENA
global_clock_enable => sw_0_arr[14][2].ENA
global_clock_enable => sw_0_arr[14][3].ENA
global_clock_enable => sw_0_arr[13][0].ENA
global_clock_enable => sw_0_arr[13][1].ENA
global_clock_enable => sw_0_arr[13][2].ENA
global_clock_enable => sw_0_arr[13][3].ENA
global_clock_enable => sw_0_arr[12][0].ENA
global_clock_enable => sw_0_arr[12][1].ENA
global_clock_enable => sw_0_arr[12][2].ENA
global_clock_enable => sw_0_arr[12][3].ENA
global_clock_enable => sw_0_arr[11][0].ENA
global_clock_enable => sw_0_arr[11][1].ENA
global_clock_enable => sw_0_arr[11][2].ENA
global_clock_enable => sw_0_arr[11][3].ENA
global_clock_enable => sw_0_arr[10][0].ENA
global_clock_enable => sw_0_arr[10][1].ENA
global_clock_enable => sw_0_arr[10][2].ENA
global_clock_enable => sw_0_arr[10][3].ENA
global_clock_enable => sw_0_arr[9][0].ENA
global_clock_enable => sw_0_arr[9][1].ENA
global_clock_enable => sw_0_arr[9][2].ENA
global_clock_enable => sw_0_arr[9][3].ENA
global_clock_enable => sw_0_arr[8][0].ENA
global_clock_enable => sw_0_arr[8][1].ENA
global_clock_enable => sw_0_arr[8][2].ENA
global_clock_enable => sw_0_arr[8][3].ENA
global_clock_enable => sw_0_arr[7][0].ENA
global_clock_enable => sw_0_arr[7][1].ENA
global_clock_enable => sw_0_arr[7][2].ENA
global_clock_enable => sw_0_arr[7][3].ENA
global_clock_enable => sw_0_arr[6][0].ENA
global_clock_enable => sw_0_arr[6][1].ENA
global_clock_enable => sw_0_arr[6][2].ENA
global_clock_enable => sw_0_arr[6][3].ENA
global_clock_enable => sw_0_arr[5][0].ENA
global_clock_enable => sw_0_arr[5][1].ENA
global_clock_enable => sw_0_arr[5][2].ENA
global_clock_enable => sw_0_arr[5][3].ENA
global_clock_enable => sw_0_arr[4][0].ENA
global_clock_enable => sw_0_arr[4][1].ENA
global_clock_enable => sw_0_arr[4][2].ENA
global_clock_enable => sw_0_arr[4][3].ENA
global_clock_enable => sw_0_arr[3][0].ENA
global_clock_enable => sw_0_arr[3][1].ENA
global_clock_enable => sw_0_arr[3][2].ENA
global_clock_enable => sw_0_arr[3][3].ENA
global_clock_enable => sw_0_arr[2][0].ENA
global_clock_enable => sw_0_arr[2][1].ENA
global_clock_enable => sw_0_arr[2][2].ENA
global_clock_enable => sw_0_arr[2][3].ENA
global_clock_enable => sw_0_arr[1][0].ENA
global_clock_enable => sw_0_arr[1][1].ENA
global_clock_enable => sw_0_arr[1][2].ENA
global_clock_enable => sw_0_arr[1][3].ENA
global_clock_enable => sw_0_arr[0][0].ENA
global_clock_enable => sw_0_arr[0][1].ENA
global_clock_enable => sw_0_arr[0][2].ENA
global_clock_enable => sw_0_arr[0][3].ENA
sw_0_in[0] => sw_0_arr[0][0].DATAIN
sw_0_in[1] => sw_0_arr[0][1].DATAIN
sw_0_in[2] => sw_0_arr[0][2].DATAIN
sw_0_in[3] => sw_0_arr[0][3].DATAIN
sw_1_in[0] => sw_1_arr[0][0].DATAIN
sw_1_in[1] => sw_1_arr[0][1].DATAIN
sw_1_in[2] => sw_1_arr[0][2].DATAIN
sw_1_in[3] => sw_1_arr[0][3].DATAIN
sw_2_in[0] => sw_2_arr[0][0].DATAIN
sw_2_in[1] => sw_2_arr[0][1].DATAIN
sw_2_in[2] => sw_2_arr[0][2].DATAIN
sw_2_in[3] => sw_2_arr[0][3].DATAIN
sw_3_in[0] => sw_3_arr[0][0].DATAIN
sw_3_in[1] => sw_3_arr[0][1].DATAIN
sw_3_in[2] => sw_3_arr[0][2].DATAIN
sw_3_in[3] => sw_3_arr[0][3].DATAIN
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u1.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u1.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u1.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_bit:gen_disc:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_bfp_o:gen_disc:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i:gen_disc:bfp_scale.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2:gen_da2:cm1.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2:gen_da2:cm2.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2:gen_da2:cm3.global_clock_enable
global_clock_enable => reg_no_twiddle[6][1][7].ENA
global_clock_enable => reg_no_twiddle[6][1][6].ENA
global_clock_enable => reg_no_twiddle[6][1][5].ENA
global_clock_enable => reg_no_twiddle[6][1][4].ENA
global_clock_enable => reg_no_twiddle[6][1][3].ENA
global_clock_enable => reg_no_twiddle[6][1][2].ENA
global_clock_enable => reg_no_twiddle[6][1][1].ENA
global_clock_enable => reg_no_twiddle[6][1][0].ENA
global_clock_enable => reg_no_twiddle[6][0][0].ENA
global_clock_enable => reg_no_twiddle[6][0][1].ENA
global_clock_enable => reg_no_twiddle[6][0][2].ENA
global_clock_enable => reg_no_twiddle[6][0][3].ENA
global_clock_enable => reg_no_twiddle[6][0][4].ENA
global_clock_enable => reg_no_twiddle[6][0][5].ENA
global_clock_enable => reg_no_twiddle[6][0][6].ENA
global_clock_enable => reg_no_twiddle[6][0][7].ENA
global_clock_enable => reg_no_twiddle[5][1][0].ENA
global_clock_enable => reg_no_twiddle[5][1][1].ENA
global_clock_enable => reg_no_twiddle[5][1][2].ENA
global_clock_enable => reg_no_twiddle[5][1][3].ENA
global_clock_enable => reg_no_twiddle[5][1][4].ENA
global_clock_enable => reg_no_twiddle[5][1][5].ENA
global_clock_enable => reg_no_twiddle[5][1][6].ENA
global_clock_enable => reg_no_twiddle[5][1][7].ENA
global_clock_enable => reg_no_twiddle[5][0][0].ENA
global_clock_enable => reg_no_twiddle[5][0][1].ENA
global_clock_enable => reg_no_twiddle[5][0][2].ENA
global_clock_enable => reg_no_twiddle[5][0][3].ENA
global_clock_enable => reg_no_twiddle[5][0][4].ENA
global_clock_enable => reg_no_twiddle[5][0][5].ENA
global_clock_enable => reg_no_twiddle[5][0][6].ENA
global_clock_enable => reg_no_twiddle[5][0][7].ENA
global_clock_enable => reg_no_twiddle[4][1][0].ENA
global_clock_enable => reg_no_twiddle[4][1][1].ENA
global_clock_enable => reg_no_twiddle[4][1][2].ENA
global_clock_enable => reg_no_twiddle[4][1][3].ENA
global_clock_enable => reg_no_twiddle[4][1][4].ENA
global_clock_enable => reg_no_twiddle[4][1][5].ENA
global_clock_enable => reg_no_twiddle[4][1][6].ENA
global_clock_enable => reg_no_twiddle[4][1][7].ENA
global_clock_enable => reg_no_twiddle[4][0][0].ENA
global_clock_enable => reg_no_twiddle[4][0][1].ENA
global_clock_enable => reg_no_twiddle[4][0][2].ENA
global_clock_enable => reg_no_twiddle[4][0][3].ENA
global_clock_enable => reg_no_twiddle[4][0][4].ENA
global_clock_enable => reg_no_twiddle[4][0][5].ENA
global_clock_enable => reg_no_twiddle[4][0][6].ENA
global_clock_enable => reg_no_twiddle[4][0][7].ENA
global_clock_enable => reg_no_twiddle[3][1][0].ENA
global_clock_enable => reg_no_twiddle[3][1][1].ENA
global_clock_enable => reg_no_twiddle[3][1][2].ENA
global_clock_enable => reg_no_twiddle[3][1][3].ENA
global_clock_enable => reg_no_twiddle[3][1][4].ENA
global_clock_enable => reg_no_twiddle[3][1][5].ENA
global_clock_enable => reg_no_twiddle[3][1][6].ENA
global_clock_enable => reg_no_twiddle[3][1][7].ENA
global_clock_enable => reg_no_twiddle[3][0][0].ENA
global_clock_enable => reg_no_twiddle[3][0][1].ENA
global_clock_enable => reg_no_twiddle[3][0][2].ENA
global_clock_enable => reg_no_twiddle[3][0][3].ENA
global_clock_enable => reg_no_twiddle[3][0][4].ENA
global_clock_enable => reg_no_twiddle[3][0][5].ENA
global_clock_enable => reg_no_twiddle[3][0][6].ENA
global_clock_enable => reg_no_twiddle[3][0][7].ENA
global_clock_enable => reg_no_twiddle[2][1][0].ENA
global_clock_enable => reg_no_twiddle[2][1][1].ENA
global_clock_enable => reg_no_twiddle[2][1][2].ENA
global_clock_enable => reg_no_twiddle[2][1][3].ENA
global_clock_enable => reg_no_twiddle[2][1][4].ENA
global_clock_enable => reg_no_twiddle[2][1][5].ENA
global_clock_enable => reg_no_twiddle[2][1][6].ENA
global_clock_enable => reg_no_twiddle[2][1][7].ENA
global_clock_enable => reg_no_twiddle[2][0][0].ENA
global_clock_enable => reg_no_twiddle[2][0][1].ENA
global_clock_enable => reg_no_twiddle[2][0][2].ENA
global_clock_enable => reg_no_twiddle[2][0][3].ENA
global_clock_enable => reg_no_twiddle[2][0][4].ENA
global_clock_enable => reg_no_twiddle[2][0][5].ENA
global_clock_enable => reg_no_twiddle[2][0][6].ENA
global_clock_enable => reg_no_twiddle[2][0][7].ENA
global_clock_enable => reg_no_twiddle[1][1][0].ENA
global_clock_enable => reg_no_twiddle[1][1][1].ENA
global_clock_enable => reg_no_twiddle[1][1][2].ENA
global_clock_enable => reg_no_twiddle[1][1][3].ENA
global_clock_enable => reg_no_twiddle[1][1][4].ENA
global_clock_enable => reg_no_twiddle[1][1][5].ENA
global_clock_enable => reg_no_twiddle[1][1][6].ENA
global_clock_enable => reg_no_twiddle[1][1][7].ENA
global_clock_enable => reg_no_twiddle[1][0][0].ENA
global_clock_enable => reg_no_twiddle[1][0][1].ENA
global_clock_enable => reg_no_twiddle[1][0][2].ENA
global_clock_enable => reg_no_twiddle[1][0][3].ENA
global_clock_enable => reg_no_twiddle[1][0][4].ENA
global_clock_enable => reg_no_twiddle[1][0][5].ENA
global_clock_enable => reg_no_twiddle[1][0][6].ENA
global_clock_enable => reg_no_twiddle[1][0][7].ENA
global_clock_enable => reg_no_twiddle[0][1][0].ENA
global_clock_enable => reg_no_twiddle[0][1][1].ENA
global_clock_enable => reg_no_twiddle[0][1][2].ENA
global_clock_enable => reg_no_twiddle[0][1][3].ENA
global_clock_enable => reg_no_twiddle[0][1][4].ENA
global_clock_enable => reg_no_twiddle[0][1][5].ENA
global_clock_enable => reg_no_twiddle[0][1][6].ENA
global_clock_enable => reg_no_twiddle[0][1][7].ENA
global_clock_enable => reg_no_twiddle[0][0][0].ENA
global_clock_enable => reg_no_twiddle[0][0][1].ENA
global_clock_enable => reg_no_twiddle[0][0][2].ENA
global_clock_enable => reg_no_twiddle[0][0][3].ENA
global_clock_enable => reg_no_twiddle[0][0][4].ENA
global_clock_enable => reg_no_twiddle[0][0][5].ENA
global_clock_enable => reg_no_twiddle[0][0][6].ENA
global_clock_enable => reg_no_twiddle[0][0][7].ENA
global_clock_enable => butterfly_st2[3][1][0].ENA
global_clock_enable => butterfly_st2[3][1][1].ENA
global_clock_enable => butterfly_st2[3][1][2].ENA
global_clock_enable => butterfly_st2[3][1][3].ENA
global_clock_enable => butterfly_st2[3][1][4].ENA
global_clock_enable => butterfly_st2[3][1][5].ENA
global_clock_enable => butterfly_st2[3][1][6].ENA
global_clock_enable => butterfly_st2[3][1][7].ENA
global_clock_enable => butterfly_st2[3][1][8].ENA
global_clock_enable => butterfly_st2[3][1][9].ENA
global_clock_enable => butterfly_st2[3][0][0].ENA
global_clock_enable => butterfly_st2[3][0][1].ENA
global_clock_enable => butterfly_st2[3][0][2].ENA
global_clock_enable => butterfly_st2[3][0][3].ENA
global_clock_enable => butterfly_st2[3][0][4].ENA
global_clock_enable => butterfly_st2[3][0][5].ENA
global_clock_enable => butterfly_st2[3][0][6].ENA
global_clock_enable => butterfly_st2[3][0][7].ENA
global_clock_enable => butterfly_st2[3][0][8].ENA
global_clock_enable => butterfly_st2[3][0][9].ENA
global_clock_enable => butterfly_st2[2][1][0].ENA
global_clock_enable => butterfly_st2[2][1][1].ENA
global_clock_enable => butterfly_st2[2][1][2].ENA
global_clock_enable => butterfly_st2[2][1][3].ENA
global_clock_enable => butterfly_st2[2][1][4].ENA
global_clock_enable => butterfly_st2[2][1][5].ENA
global_clock_enable => butterfly_st2[2][1][6].ENA
global_clock_enable => butterfly_st2[2][1][7].ENA
global_clock_enable => butterfly_st2[2][1][8].ENA
global_clock_enable => butterfly_st2[2][1][9].ENA
global_clock_enable => butterfly_st2[2][0][0].ENA
global_clock_enable => butterfly_st2[2][0][1].ENA
global_clock_enable => butterfly_st2[2][0][2].ENA
global_clock_enable => butterfly_st2[2][0][3].ENA
global_clock_enable => butterfly_st2[2][0][4].ENA
global_clock_enable => butterfly_st2[2][0][5].ENA
global_clock_enable => butterfly_st2[2][0][6].ENA
global_clock_enable => butterfly_st2[2][0][7].ENA
global_clock_enable => butterfly_st2[2][0][8].ENA
global_clock_enable => butterfly_st2[2][0][9].ENA
global_clock_enable => butterfly_st2[1][1][0].ENA
global_clock_enable => butterfly_st2[1][1][1].ENA
global_clock_enable => butterfly_st2[1][1][2].ENA
global_clock_enable => butterfly_st2[1][1][3].ENA
global_clock_enable => butterfly_st2[1][1][4].ENA
global_clock_enable => butterfly_st2[1][1][5].ENA
global_clock_enable => butterfly_st2[1][1][6].ENA
global_clock_enable => butterfly_st2[1][1][7].ENA
global_clock_enable => butterfly_st2[1][1][8].ENA
global_clock_enable => butterfly_st2[1][1][9].ENA
global_clock_enable => butterfly_st2[1][0][0].ENA
global_clock_enable => butterfly_st2[1][0][1].ENA
global_clock_enable => butterfly_st2[1][0][2].ENA
global_clock_enable => butterfly_st2[1][0][3].ENA
global_clock_enable => butterfly_st2[1][0][4].ENA
global_clock_enable => butterfly_st2[1][0][5].ENA
global_clock_enable => butterfly_st2[1][0][6].ENA
global_clock_enable => butterfly_st2[1][0][7].ENA
global_clock_enable => butterfly_st2[1][0][8].ENA
global_clock_enable => butterfly_st2[1][0][9].ENA
global_clock_enable => butterfly_st2[0][1][0].ENA
global_clock_enable => butterfly_st2[0][1][1].ENA
global_clock_enable => butterfly_st2[0][1][2].ENA
global_clock_enable => butterfly_st2[0][1][3].ENA
global_clock_enable => butterfly_st2[0][1][4].ENA
global_clock_enable => butterfly_st2[0][1][5].ENA
global_clock_enable => butterfly_st2[0][1][6].ENA
global_clock_enable => butterfly_st2[0][1][7].ENA
global_clock_enable => butterfly_st2[0][1][8].ENA
global_clock_enable => butterfly_st2[0][1][9].ENA
global_clock_enable => butterfly_st2[0][0][0].ENA
global_clock_enable => butterfly_st2[0][0][1].ENA
global_clock_enable => butterfly_st2[0][0][2].ENA
global_clock_enable => butterfly_st2[0][0][3].ENA
global_clock_enable => butterfly_st2[0][0][4].ENA
global_clock_enable => butterfly_st2[0][0][5].ENA
global_clock_enable => butterfly_st2[0][0][6].ENA
global_clock_enable => butterfly_st2[0][0][7].ENA
global_clock_enable => butterfly_st2[0][0][8].ENA
global_clock_enable => butterfly_st2[0][0][9].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u0.clk
clk => reg_no_twiddle[6][1][0].CLK
clk => reg_no_twiddle[6][1][1].CLK
clk => reg_no_twiddle[6][1][2].CLK
clk => reg_no_twiddle[6][1][3].CLK
clk => reg_no_twiddle[6][1][4].CLK
clk => reg_no_twiddle[6][1][5].CLK
clk => reg_no_twiddle[6][1][6].CLK
clk => reg_no_twiddle[6][1][7].CLK
clk => reg_no_twiddle[6][0][0].CLK
clk => reg_no_twiddle[6][0][1].CLK
clk => reg_no_twiddle[6][0][2].CLK
clk => reg_no_twiddle[6][0][3].CLK
clk => reg_no_twiddle[6][0][4].CLK
clk => reg_no_twiddle[6][0][5].CLK
clk => reg_no_twiddle[6][0][6].CLK
clk => reg_no_twiddle[6][0][7].CLK
clk => reg_no_twiddle[5][1][0].CLK
clk => reg_no_twiddle[5][1][1].CLK
clk => reg_no_twiddle[5][1][2].CLK
clk => reg_no_twiddle[5][1][3].CLK
clk => reg_no_twiddle[5][1][4].CLK
clk => reg_no_twiddle[5][1][5].CLK
clk => reg_no_twiddle[5][1][6].CLK
clk => reg_no_twiddle[5][1][7].CLK
clk => reg_no_twiddle[5][0][0].CLK
clk => reg_no_twiddle[5][0][1].CLK
clk => reg_no_twiddle[5][0][2].CLK
clk => reg_no_twiddle[5][0][3].CLK
clk => reg_no_twiddle[5][0][4].CLK
clk => reg_no_twiddle[5][0][5].CLK
clk => reg_no_twiddle[5][0][6].CLK
clk => reg_no_twiddle[5][0][7].CLK
clk => reg_no_twiddle[4][1][0].CLK
clk => reg_no_twiddle[4][1][1].CLK
clk => reg_no_twiddle[4][1][2].CLK
clk => reg_no_twiddle[4][1][3].CLK
clk => reg_no_twiddle[4][1][4].CLK
clk => reg_no_twiddle[4][1][5].CLK
clk => reg_no_twiddle[4][1][6].CLK
clk => reg_no_twiddle[4][1][7].CLK
clk => reg_no_twiddle[4][0][0].CLK
clk => reg_no_twiddle[4][0][1].CLK
clk => reg_no_twiddle[4][0][2].CLK
clk => reg_no_twiddle[4][0][3].CLK
clk => reg_no_twiddle[4][0][4].CLK
clk => reg_no_twiddle[4][0][5].CLK
clk => reg_no_twiddle[4][0][6].CLK
clk => reg_no_twiddle[4][0][7].CLK
clk => reg_no_twiddle[3][1][0].CLK
clk => reg_no_twiddle[3][1][1].CLK
clk => reg_no_twiddle[3][1][2].CLK
clk => reg_no_twiddle[3][1][3].CLK
clk => reg_no_twiddle[3][1][4].CLK
clk => reg_no_twiddle[3][1][5].CLK
clk => reg_no_twiddle[3][1][6].CLK
clk => reg_no_twiddle[3][1][7].CLK
clk => reg_no_twiddle[3][0][0].CLK
clk => reg_no_twiddle[3][0][1].CLK
clk => reg_no_twiddle[3][0][2].CLK
clk => reg_no_twiddle[3][0][3].CLK
clk => reg_no_twiddle[3][0][4].CLK
clk => reg_no_twiddle[3][0][5].CLK
clk => reg_no_twiddle[3][0][6].CLK
clk => reg_no_twiddle[3][0][7].CLK
clk => reg_no_twiddle[2][1][0].CLK
clk => reg_no_twiddle[2][1][1].CLK
clk => reg_no_twiddle[2][1][2].CLK
clk => reg_no_twiddle[2][1][3].CLK
clk => reg_no_twiddle[2][1][4].CLK
clk => reg_no_twiddle[2][1][5].CLK
clk => reg_no_twiddle[2][1][6].CLK
clk => reg_no_twiddle[2][1][7].CLK
clk => reg_no_twiddle[2][0][0].CLK
clk => reg_no_twiddle[2][0][1].CLK
clk => reg_no_twiddle[2][0][2].CLK
clk => reg_no_twiddle[2][0][3].CLK
clk => reg_no_twiddle[2][0][4].CLK
clk => reg_no_twiddle[2][0][5].CLK
clk => reg_no_twiddle[2][0][6].CLK
clk => reg_no_twiddle[2][0][7].CLK
clk => reg_no_twiddle[1][1][0].CLK
clk => reg_no_twiddle[1][1][1].CLK
clk => reg_no_twiddle[1][1][2].CLK
clk => reg_no_twiddle[1][1][3].CLK
clk => reg_no_twiddle[1][1][4].CLK
clk => reg_no_twiddle[1][1][5].CLK
clk => reg_no_twiddle[1][1][6].CLK
clk => reg_no_twiddle[1][1][7].CLK
clk => reg_no_twiddle[1][0][0].CLK
clk => reg_no_twiddle[1][0][1].CLK
clk => reg_no_twiddle[1][0][2].CLK
clk => reg_no_twiddle[1][0][3].CLK
clk => reg_no_twiddle[1][0][4].CLK
clk => reg_no_twiddle[1][0][5].CLK
clk => reg_no_twiddle[1][0][6].CLK
clk => reg_no_twiddle[1][0][7].CLK
clk => reg_no_twiddle[0][1][0].CLK
clk => reg_no_twiddle[0][1][1].CLK
clk => reg_no_twiddle[0][1][2].CLK
clk => reg_no_twiddle[0][1][3].CLK
clk => reg_no_twiddle[0][1][4].CLK
clk => reg_no_twiddle[0][1][5].CLK
clk => reg_no_twiddle[0][1][6].CLK
clk => reg_no_twiddle[0][1][7].CLK
clk => reg_no_twiddle[0][0][0].CLK
clk => reg_no_twiddle[0][0][1].CLK
clk => reg_no_twiddle[0][0][2].CLK
clk => reg_no_twiddle[0][0][3].CLK
clk => reg_no_twiddle[0][0][4].CLK
clk => reg_no_twiddle[0][0][5].CLK
clk => reg_no_twiddle[0][0][6].CLK
clk => reg_no_twiddle[0][0][7].CLK
clk => butterfly_st2[3][1][0].CLK
clk => butterfly_st2[3][1][1].CLK
clk => butterfly_st2[3][1][2].CLK
clk => butterfly_st2[3][1][3].CLK
clk => butterfly_st2[3][1][4].CLK
clk => butterfly_st2[3][1][5].CLK
clk => butterfly_st2[3][1][6].CLK
clk => butterfly_st2[3][1][7].CLK
clk => butterfly_st2[3][1][8].CLK
clk => butterfly_st2[3][1][9].CLK
clk => butterfly_st2[3][0][0].CLK
clk => butterfly_st2[3][0][1].CLK
clk => butterfly_st2[3][0][2].CLK
clk => butterfly_st2[3][0][3].CLK
clk => butterfly_st2[3][0][4].CLK
clk => butterfly_st2[3][0][5].CLK
clk => butterfly_st2[3][0][6].CLK
clk => butterfly_st2[3][0][7].CLK
clk => butterfly_st2[3][0][8].CLK
clk => butterfly_st2[3][0][9].CLK
clk => butterfly_st2[2][1][0].CLK
clk => butterfly_st2[2][1][1].CLK
clk => butterfly_st2[2][1][2].CLK
clk => butterfly_st2[2][1][3].CLK
clk => butterfly_st2[2][1][4].CLK
clk => butterfly_st2[2][1][5].CLK
clk => butterfly_st2[2][1][6].CLK
clk => butterfly_st2[2][1][7].CLK
clk => butterfly_st2[2][1][8].CLK
clk => butterfly_st2[2][1][9].CLK
clk => butterfly_st2[2][0][0].CLK
clk => butterfly_st2[2][0][1].CLK
clk => butterfly_st2[2][0][2].CLK
clk => butterfly_st2[2][0][3].CLK
clk => butterfly_st2[2][0][4].CLK
clk => butterfly_st2[2][0][5].CLK
clk => butterfly_st2[2][0][6].CLK
clk => butterfly_st2[2][0][7].CLK
clk => butterfly_st2[2][0][8].CLK
clk => butterfly_st2[2][0][9].CLK
clk => butterfly_st2[1][1][0].CLK
clk => butterfly_st2[1][1][1].CLK
clk => butterfly_st2[1][1][2].CLK
clk => butterfly_st2[1][1][3].CLK
clk => butterfly_st2[1][1][4].CLK
clk => butterfly_st2[1][1][5].CLK
clk => butterfly_st2[1][1][6].CLK
clk => butterfly_st2[1][1][7].CLK
clk => butterfly_st2[1][1][8].CLK
clk => butterfly_st2[1][1][9].CLK
clk => butterfly_st2[1][0][0].CLK
clk => butterfly_st2[1][0][1].CLK
clk => butterfly_st2[1][0][2].CLK
clk => butterfly_st2[1][0][3].CLK
clk => butterfly_st2[1][0][4].CLK
clk => butterfly_st2[1][0][5].CLK
clk => butterfly_st2[1][0][6].CLK
clk => butterfly_st2[1][0][7].CLK
clk => butterfly_st2[1][0][8].CLK
clk => butterfly_st2[1][0][9].CLK
clk => butterfly_st2[0][1][0].CLK
clk => butterfly_st2[0][1][1].CLK
clk => butterfly_st2[0][1][2].CLK
clk => butterfly_st2[0][1][3].CLK
clk => butterfly_st2[0][1][4].CLK
clk => butterfly_st2[0][1][5].CLK
clk => butterfly_st2[0][1][6].CLK
clk => butterfly_st2[0][1][7].CLK
clk => butterfly_st2[0][1][8].CLK
clk => butterfly_st2[0][1][9].CLK
clk => butterfly_st2[0][0][0].CLK
clk => butterfly_st2[0][0][1].CLK
clk => butterfly_st2[0][0][2].CLK
clk => butterfly_st2[0][0][3].CLK
clk => butterfly_st2[0][0][4].CLK
clk => butterfly_st2[0][0][5].CLK
clk => butterfly_st2[0][0][6].CLK
clk => butterfly_st2[0][0][7].CLK
clk => butterfly_st2[0][0][8].CLK
clk => butterfly_st2[0][0][9].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u1.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u0.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u1.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u0.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u1.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u0.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u1.clk
clk => asj_fft_tdl_bit:gen_disc:delay_next_pass.clk
clk => asj_fft_bfp_o:gen_disc:bfp_detect.clk
clk => asj_fft_bfp_i:gen_disc:bfp_scale.clk
clk => apn_fft_cmult_cpx2:gen_da2:cm1.clk
clk => apn_fft_cmult_cpx2:gen_da2:cm2.clk
clk => apn_fft_cmult_cpx2:gen_da2:cm3.clk
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u1.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u1.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u1.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u1.clken
clken => asj_fft_bfp_o:gen_disc:bfp_detect.data_rdy
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => asj_fft_bfp_o:gen_disc:bfp_detect.reset
reset => apn_fft_cmult_cpx2:gen_da2:cm1.reset
reset => apn_fft_cmult_cpx2:gen_da2:cm2.reset
reset => apn_fft_cmult_cpx2:gen_da2:cm3.reset
next_pass => asj_fft_tdl_bit:gen_disc:delay_next_pass.data_in
next_pass => asj_fft_bfp_o:gen_disc:bfp_detect.next_pass
next_blk => asj_fft_bfp_o:gen_disc:bfp_detect.next_blk
blk_done => ~NO_FANOUT~
alt_slb_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.bfp_factor[2]
data_1_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[0]
data_1_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[1]
data_1_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[2]
data_1_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[3]
data_1_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[4]
data_1_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[5]
data_1_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[6]
data_1_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[7]
data_2_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[0]
data_2_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[1]
data_2_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[2]
data_2_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[3]
data_2_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[4]
data_2_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[5]
data_2_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[6]
data_2_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[7]
data_3_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[0]
data_3_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[1]
data_3_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[2]
data_3_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[3]
data_3_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[4]
data_3_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[5]
data_3_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[6]
data_3_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[7]
data_4_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[0]
data_4_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[1]
data_4_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[2]
data_4_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[3]
data_4_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[4]
data_4_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[5]
data_4_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[6]
data_4_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[7]
data_1_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[0]
data_1_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[1]
data_1_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[2]
data_1_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[3]
data_1_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[4]
data_1_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[5]
data_1_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[6]
data_1_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[7]
data_2_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[0]
data_2_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[1]
data_2_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[2]
data_2_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[3]
data_2_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[4]
data_2_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[5]
data_2_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[6]
data_2_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[7]
data_3_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[0]
data_3_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[1]
data_3_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[2]
data_3_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[3]
data_3_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[4]
data_3_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[5]
data_3_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[6]
data_3_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[7]
data_4_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[0]
data_4_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[1]
data_4_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[2]
data_4_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[3]
data_4_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[4]
data_4_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[5]
data_4_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[6]
data_4_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[7]
twid_1_real[0] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[0]
twid_1_real[1] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[1]
twid_1_real[2] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[2]
twid_1_real[3] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[3]
twid_1_real[4] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[4]
twid_1_real[5] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[5]
twid_1_real[6] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[6]
twid_1_real[7] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[7]
twid_2_real[0] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[0]
twid_2_real[1] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[1]
twid_2_real[2] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[2]
twid_2_real[3] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[3]
twid_2_real[4] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[4]
twid_2_real[5] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[5]
twid_2_real[6] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[6]
twid_2_real[7] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[7]
twid_3_real[0] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[0]
twid_3_real[1] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[1]
twid_3_real[2] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[2]
twid_3_real[3] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[3]
twid_3_real[4] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[4]
twid_3_real[5] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[5]
twid_3_real[6] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[6]
twid_3_real[7] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[7]
twid_1_imag[0] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[0]
twid_1_imag[1] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[1]
twid_1_imag[2] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[2]
twid_1_imag[3] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[3]
twid_1_imag[4] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[4]
twid_1_imag[5] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[5]
twid_1_imag[6] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[6]
twid_1_imag[7] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[7]
twid_2_imag[0] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[0]
twid_2_imag[1] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[1]
twid_2_imag[2] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[2]
twid_2_imag[3] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[3]
twid_2_imag[4] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[4]
twid_2_imag[5] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[5]
twid_2_imag[6] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[6]
twid_2_imag[7] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[7]
twid_3_imag[0] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[0]
twid_3_imag[1] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[1]
twid_3_imag[2] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[2]
twid_3_imag[3] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[3]
twid_3_imag[4] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[4]
twid_3_imag[5] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[5]
twid_3_imag[6] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[6]
twid_3_imag[7] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[7]
data_1_real_o[0] <= reg_no_twiddle[6][0][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[1] <= reg_no_twiddle[6][0][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[2] <= reg_no_twiddle[6][0][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[3] <= reg_no_twiddle[6][0][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[4] <= reg_no_twiddle[6][0][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[5] <= reg_no_twiddle[6][0][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[6] <= reg_no_twiddle[6][0][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[7] <= reg_no_twiddle[6][0][7].DB_MAX_OUTPUT_PORT_TYPE
data_2_real_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[0]
data_2_real_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[1]
data_2_real_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[2]
data_2_real_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[3]
data_2_real_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[4]
data_2_real_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[5]
data_2_real_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[6]
data_2_real_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[7]
data_3_real_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[0]
data_3_real_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[1]
data_3_real_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[2]
data_3_real_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[3]
data_3_real_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[4]
data_3_real_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[5]
data_3_real_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[6]
data_3_real_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[7]
data_4_real_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[0]
data_4_real_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[1]
data_4_real_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[2]
data_4_real_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[3]
data_4_real_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[4]
data_4_real_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[5]
data_4_real_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[6]
data_4_real_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[7]
data_1_imag_o[0] <= reg_no_twiddle[6][1][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[1] <= reg_no_twiddle[6][1][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[2] <= reg_no_twiddle[6][1][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[3] <= reg_no_twiddle[6][1][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[4] <= reg_no_twiddle[6][1][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[5] <= reg_no_twiddle[6][1][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[6] <= reg_no_twiddle[6][1][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[7] <= reg_no_twiddle[6][1][7].DB_MAX_OUTPUT_PORT_TYPE
data_2_imag_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[0]
data_2_imag_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[1]
data_2_imag_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[2]
data_2_imag_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[3]
data_2_imag_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[4]
data_2_imag_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[5]
data_2_imag_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[6]
data_2_imag_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[7]
data_3_imag_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[0]
data_3_imag_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[1]
data_3_imag_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[2]
data_3_imag_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[3]
data_3_imag_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[4]
data_3_imag_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[5]
data_3_imag_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[6]
data_3_imag_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[7]
data_4_imag_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[0]
data_4_imag_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[1]
data_4_imag_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[2]
data_4_imag_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[3]
data_4_imag_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[4]
data_4_imag_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[5]
data_4_imag_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[6]
data_4_imag_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[7]
alt_slb_o[0] <= asj_fft_bfp_o:gen_disc:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o:gen_disc:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o:gen_disc:bfp_detect.lut_out[2]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect
global_clock_enable => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.global_clock_enable
global_clock_enable => sdetd.DISABLE.OUTPUTSELECT
global_clock_enable => sdetd.SLBI.OUTPUTSELECT
global_clock_enable => sdetd.GBLK.OUTPUTSELECT
global_clock_enable => sdetd.ENABLE.OUTPUTSELECT
global_clock_enable => sdetd.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdetd.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit:gen_blk_float:gen_streaming:gen_disc:delay_next_pass3.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
global_clock_enable => lut_out_tmp[2].ENA
global_clock_enable => lut_out_tmp[1].ENA
global_clock_enable => lut_out_tmp[0].ENA
clk => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.clk
clk => lut_out_tmp[0].CLK
clk => lut_out_tmp[1].CLK
clk => lut_out_tmp[2].CLK
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit:gen_blk_float:gen_streaming:gen_disc:delay_next_pass3.clk
clk => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass.clk
clk => sdetd~1.DATAIN
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.reset
reset => sdetd.IDLE.DATAB
reset => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass.reset
next_pass => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => asj_fft_tdl_bit_rst:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.data_in
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => rail_p_r[0][0].IN0
real_bfp_0_in[3] => rail_n_r[0][0].IN0
real_bfp_0_in[4] => rail_p_r[0][1].IN0
real_bfp_0_in[4] => rail_n_r[0][1].IN0
real_bfp_0_in[5] => rail_p_r[0][2].IN0
real_bfp_0_in[5] => rail_n_r[0][2].IN0
real_bfp_0_in[6] => rail_p_r[0][3].IN0
real_bfp_0_in[6] => rail_n_r[0][3].IN0
real_bfp_0_in[7] => rail_p_r[0][3].IN1
real_bfp_0_in[7] => rail_n_r[0][3].IN1
real_bfp_0_in[7] => rail_p_r[0][2].IN1
real_bfp_0_in[7] => rail_n_r[0][2].IN1
real_bfp_0_in[7] => rail_p_r[0][1].IN1
real_bfp_0_in[7] => rail_n_r[0][1].IN1
real_bfp_0_in[7] => rail_p_r[0][0].IN1
real_bfp_0_in[7] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => rail_p_r[1][0].IN0
real_bfp_1_in[3] => rail_n_r[1][0].IN0
real_bfp_1_in[4] => rail_p_r[1][1].IN0
real_bfp_1_in[4] => rail_n_r[1][1].IN0
real_bfp_1_in[5] => rail_p_r[1][2].IN0
real_bfp_1_in[5] => rail_n_r[1][2].IN0
real_bfp_1_in[6] => rail_p_r[1][3].IN0
real_bfp_1_in[6] => rail_n_r[1][3].IN0
real_bfp_1_in[7] => rail_p_r[1][3].IN1
real_bfp_1_in[7] => rail_n_r[1][3].IN1
real_bfp_1_in[7] => rail_p_r[1][2].IN1
real_bfp_1_in[7] => rail_n_r[1][2].IN1
real_bfp_1_in[7] => rail_p_r[1][1].IN1
real_bfp_1_in[7] => rail_n_r[1][1].IN1
real_bfp_1_in[7] => rail_p_r[1][0].IN1
real_bfp_1_in[7] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => rail_p_r[2][0].IN0
real_bfp_2_in[3] => rail_n_r[2][0].IN0
real_bfp_2_in[4] => rail_p_r[2][1].IN0
real_bfp_2_in[4] => rail_n_r[2][1].IN0
real_bfp_2_in[5] => rail_p_r[2][2].IN0
real_bfp_2_in[5] => rail_n_r[2][2].IN0
real_bfp_2_in[6] => rail_p_r[2][3].IN0
real_bfp_2_in[6] => rail_n_r[2][3].IN0
real_bfp_2_in[7] => rail_p_r[2][3].IN1
real_bfp_2_in[7] => rail_n_r[2][3].IN1
real_bfp_2_in[7] => rail_p_r[2][2].IN1
real_bfp_2_in[7] => rail_n_r[2][2].IN1
real_bfp_2_in[7] => rail_p_r[2][1].IN1
real_bfp_2_in[7] => rail_n_r[2][1].IN1
real_bfp_2_in[7] => rail_p_r[2][0].IN1
real_bfp_2_in[7] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => rail_p_r[3][0].IN0
real_bfp_3_in[3] => rail_n_r[3][0].IN0
real_bfp_3_in[4] => rail_p_r[3][1].IN0
real_bfp_3_in[4] => rail_n_r[3][1].IN0
real_bfp_3_in[5] => rail_p_r[3][2].IN0
real_bfp_3_in[5] => rail_n_r[3][2].IN0
real_bfp_3_in[6] => rail_p_r[3][3].IN0
real_bfp_3_in[6] => rail_n_r[3][3].IN0
real_bfp_3_in[7] => rail_p_r[3][3].IN1
real_bfp_3_in[7] => rail_n_r[3][3].IN1
real_bfp_3_in[7] => rail_p_r[3][2].IN1
real_bfp_3_in[7] => rail_n_r[3][2].IN1
real_bfp_3_in[7] => rail_p_r[3][1].IN1
real_bfp_3_in[7] => rail_n_r[3][1].IN1
real_bfp_3_in[7] => rail_p_r[3][0].IN1
real_bfp_3_in[7] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => rail_p_i[0][0].IN0
imag_bfp_0_in[3] => rail_n_i[0][0].IN0
imag_bfp_0_in[4] => rail_p_i[0][1].IN0
imag_bfp_0_in[4] => rail_n_i[0][1].IN0
imag_bfp_0_in[5] => rail_p_i[0][2].IN0
imag_bfp_0_in[5] => rail_n_i[0][2].IN0
imag_bfp_0_in[6] => rail_p_i[0][3].IN0
imag_bfp_0_in[6] => rail_n_i[0][3].IN0
imag_bfp_0_in[7] => rail_p_i[0][3].IN1
imag_bfp_0_in[7] => rail_n_i[0][3].IN1
imag_bfp_0_in[7] => rail_p_i[0][2].IN1
imag_bfp_0_in[7] => rail_n_i[0][2].IN1
imag_bfp_0_in[7] => rail_p_i[0][1].IN1
imag_bfp_0_in[7] => rail_n_i[0][1].IN1
imag_bfp_0_in[7] => rail_p_i[0][0].IN1
imag_bfp_0_in[7] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => rail_p_i[1][0].IN0
imag_bfp_1_in[3] => rail_n_i[1][0].IN0
imag_bfp_1_in[4] => rail_p_i[1][1].IN0
imag_bfp_1_in[4] => rail_n_i[1][1].IN0
imag_bfp_1_in[5] => rail_p_i[1][2].IN0
imag_bfp_1_in[5] => rail_n_i[1][2].IN0
imag_bfp_1_in[6] => rail_p_i[1][3].IN0
imag_bfp_1_in[6] => rail_n_i[1][3].IN0
imag_bfp_1_in[7] => rail_p_i[1][3].IN1
imag_bfp_1_in[7] => rail_n_i[1][3].IN1
imag_bfp_1_in[7] => rail_p_i[1][2].IN1
imag_bfp_1_in[7] => rail_n_i[1][2].IN1
imag_bfp_1_in[7] => rail_p_i[1][1].IN1
imag_bfp_1_in[7] => rail_n_i[1][1].IN1
imag_bfp_1_in[7] => rail_p_i[1][0].IN1
imag_bfp_1_in[7] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => rail_p_i[2][0].IN0
imag_bfp_2_in[3] => rail_n_i[2][0].IN0
imag_bfp_2_in[4] => rail_p_i[2][1].IN0
imag_bfp_2_in[4] => rail_n_i[2][1].IN0
imag_bfp_2_in[5] => rail_p_i[2][2].IN0
imag_bfp_2_in[5] => rail_n_i[2][2].IN0
imag_bfp_2_in[6] => rail_p_i[2][3].IN0
imag_bfp_2_in[6] => rail_n_i[2][3].IN0
imag_bfp_2_in[7] => rail_p_i[2][3].IN1
imag_bfp_2_in[7] => rail_n_i[2][3].IN1
imag_bfp_2_in[7] => rail_p_i[2][2].IN1
imag_bfp_2_in[7] => rail_n_i[2][2].IN1
imag_bfp_2_in[7] => rail_p_i[2][1].IN1
imag_bfp_2_in[7] => rail_n_i[2][1].IN1
imag_bfp_2_in[7] => rail_p_i[2][0].IN1
imag_bfp_2_in[7] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => rail_p_i[3][0].IN0
imag_bfp_3_in[3] => rail_n_i[3][0].IN0
imag_bfp_3_in[4] => rail_p_i[3][1].IN0
imag_bfp_3_in[4] => rail_n_i[3][1].IN0
imag_bfp_3_in[5] => rail_p_i[3][2].IN0
imag_bfp_3_in[5] => rail_n_i[3][2].IN0
imag_bfp_3_in[6] => rail_p_i[3][3].IN0
imag_bfp_3_in[6] => rail_n_i[3][3].IN0
imag_bfp_3_in[7] => rail_p_i[3][3].IN1
imag_bfp_3_in[7] => rail_n_i[3][3].IN1
imag_bfp_3_in[7] => rail_p_i[3][2].IN1
imag_bfp_3_in[7] => rail_n_i[3][2].IN1
imag_bfp_3_in[7] => rail_p_i[3][1].IN1
imag_bfp_3_in[7] => rail_n_i[3][1].IN1
imag_bfp_3_in[7] => rail_p_i[3][0].IN1
imag_bfp_3_in[7] => rail_n_i[3][0].IN1
lut_out[0] <= lut_out_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp[2].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[6].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
real_bfp_0_in[0] => Mux3.IN10
real_bfp_0_in[0] => Mux4.IN10
real_bfp_0_in[0] => Mux5.IN10
real_bfp_0_in[0] => Mux6.IN10
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[1] => Mux2.IN10
real_bfp_0_in[1] => Mux3.IN9
real_bfp_0_in[1] => Mux4.IN9
real_bfp_0_in[1] => Mux5.IN9
real_bfp_0_in[1] => Mux6.IN9
real_bfp_0_in[2] => Mux1.IN10
real_bfp_0_in[2] => Mux2.IN9
real_bfp_0_in[2] => Mux3.IN8
real_bfp_0_in[2] => Mux4.IN8
real_bfp_0_in[2] => Mux5.IN8
real_bfp_0_in[3] => Mux0.IN10
real_bfp_0_in[3] => Mux1.IN9
real_bfp_0_in[3] => Mux2.IN8
real_bfp_0_in[3] => Mux3.IN7
real_bfp_0_in[3] => Mux4.IN7
real_bfp_0_in[4] => Mux0.IN9
real_bfp_0_in[4] => Mux1.IN8
real_bfp_0_in[4] => Mux2.IN7
real_bfp_0_in[4] => Mux3.IN6
real_bfp_0_in[5] => Mux0.IN8
real_bfp_0_in[5] => Mux1.IN7
real_bfp_0_in[5] => Mux2.IN6
real_bfp_0_in[6] => Mux0.IN7
real_bfp_0_in[6] => Mux1.IN6
real_bfp_0_in[7] => Mux0.IN6
real_bfp_1_in[0] => Mux11.IN10
real_bfp_1_in[0] => Mux12.IN10
real_bfp_1_in[0] => Mux13.IN10
real_bfp_1_in[0] => Mux14.IN10
real_bfp_1_in[0] => Mux15.IN10
real_bfp_1_in[1] => Mux10.IN10
real_bfp_1_in[1] => Mux11.IN9
real_bfp_1_in[1] => Mux12.IN9
real_bfp_1_in[1] => Mux13.IN9
real_bfp_1_in[1] => Mux14.IN9
real_bfp_1_in[2] => Mux9.IN10
real_bfp_1_in[2] => Mux10.IN9
real_bfp_1_in[2] => Mux11.IN8
real_bfp_1_in[2] => Mux12.IN8
real_bfp_1_in[2] => Mux13.IN8
real_bfp_1_in[3] => Mux8.IN10
real_bfp_1_in[3] => Mux9.IN9
real_bfp_1_in[3] => Mux10.IN8
real_bfp_1_in[3] => Mux11.IN7
real_bfp_1_in[3] => Mux12.IN7
real_bfp_1_in[4] => Mux8.IN9
real_bfp_1_in[4] => Mux9.IN8
real_bfp_1_in[4] => Mux10.IN7
real_bfp_1_in[4] => Mux11.IN6
real_bfp_1_in[5] => Mux8.IN8
real_bfp_1_in[5] => Mux9.IN7
real_bfp_1_in[5] => Mux10.IN6
real_bfp_1_in[6] => Mux8.IN7
real_bfp_1_in[6] => Mux9.IN6
real_bfp_1_in[7] => Mux8.IN6
real_bfp_2_in[0] => Mux19.IN10
real_bfp_2_in[0] => Mux20.IN10
real_bfp_2_in[0] => Mux21.IN10
real_bfp_2_in[0] => Mux22.IN10
real_bfp_2_in[0] => Mux23.IN10
real_bfp_2_in[1] => Mux18.IN10
real_bfp_2_in[1] => Mux19.IN9
real_bfp_2_in[1] => Mux20.IN9
real_bfp_2_in[1] => Mux21.IN9
real_bfp_2_in[1] => Mux22.IN9
real_bfp_2_in[2] => Mux17.IN10
real_bfp_2_in[2] => Mux18.IN9
real_bfp_2_in[2] => Mux19.IN8
real_bfp_2_in[2] => Mux20.IN8
real_bfp_2_in[2] => Mux21.IN8
real_bfp_2_in[3] => Mux16.IN10
real_bfp_2_in[3] => Mux17.IN9
real_bfp_2_in[3] => Mux18.IN8
real_bfp_2_in[3] => Mux19.IN7
real_bfp_2_in[3] => Mux20.IN7
real_bfp_2_in[4] => Mux16.IN9
real_bfp_2_in[4] => Mux17.IN8
real_bfp_2_in[4] => Mux18.IN7
real_bfp_2_in[4] => Mux19.IN6
real_bfp_2_in[5] => Mux16.IN8
real_bfp_2_in[5] => Mux17.IN7
real_bfp_2_in[5] => Mux18.IN6
real_bfp_2_in[6] => Mux16.IN7
real_bfp_2_in[6] => Mux17.IN6
real_bfp_2_in[7] => Mux16.IN6
real_bfp_3_in[0] => Mux27.IN10
real_bfp_3_in[0] => Mux28.IN10
real_bfp_3_in[0] => Mux29.IN10
real_bfp_3_in[0] => Mux30.IN10
real_bfp_3_in[0] => Mux31.IN10
real_bfp_3_in[1] => Mux26.IN10
real_bfp_3_in[1] => Mux27.IN9
real_bfp_3_in[1] => Mux28.IN9
real_bfp_3_in[1] => Mux29.IN9
real_bfp_3_in[1] => Mux30.IN9
real_bfp_3_in[2] => Mux25.IN10
real_bfp_3_in[2] => Mux26.IN9
real_bfp_3_in[2] => Mux27.IN8
real_bfp_3_in[2] => Mux28.IN8
real_bfp_3_in[2] => Mux29.IN8
real_bfp_3_in[3] => Mux24.IN10
real_bfp_3_in[3] => Mux25.IN9
real_bfp_3_in[3] => Mux26.IN8
real_bfp_3_in[3] => Mux27.IN7
real_bfp_3_in[3] => Mux28.IN7
real_bfp_3_in[4] => Mux24.IN9
real_bfp_3_in[4] => Mux25.IN8
real_bfp_3_in[4] => Mux26.IN7
real_bfp_3_in[4] => Mux27.IN6
real_bfp_3_in[5] => Mux24.IN8
real_bfp_3_in[5] => Mux25.IN7
real_bfp_3_in[5] => Mux26.IN6
real_bfp_3_in[6] => Mux24.IN7
real_bfp_3_in[6] => Mux25.IN6
real_bfp_3_in[7] => Mux24.IN6
imag_bfp_0_in[0] => Mux35.IN10
imag_bfp_0_in[0] => Mux36.IN10
imag_bfp_0_in[0] => Mux37.IN10
imag_bfp_0_in[0] => Mux38.IN10
imag_bfp_0_in[0] => Mux39.IN10
imag_bfp_0_in[1] => Mux34.IN10
imag_bfp_0_in[1] => Mux35.IN9
imag_bfp_0_in[1] => Mux36.IN9
imag_bfp_0_in[1] => Mux37.IN9
imag_bfp_0_in[1] => Mux38.IN9
imag_bfp_0_in[2] => Mux33.IN10
imag_bfp_0_in[2] => Mux34.IN9
imag_bfp_0_in[2] => Mux35.IN8
imag_bfp_0_in[2] => Mux36.IN8
imag_bfp_0_in[2] => Mux37.IN8
imag_bfp_0_in[3] => Mux32.IN10
imag_bfp_0_in[3] => Mux33.IN9
imag_bfp_0_in[3] => Mux34.IN8
imag_bfp_0_in[3] => Mux35.IN7
imag_bfp_0_in[3] => Mux36.IN7
imag_bfp_0_in[4] => Mux32.IN9
imag_bfp_0_in[4] => Mux33.IN8
imag_bfp_0_in[4] => Mux34.IN7
imag_bfp_0_in[4] => Mux35.IN6
imag_bfp_0_in[5] => Mux32.IN8
imag_bfp_0_in[5] => Mux33.IN7
imag_bfp_0_in[5] => Mux34.IN6
imag_bfp_0_in[6] => Mux32.IN7
imag_bfp_0_in[6] => Mux33.IN6
imag_bfp_0_in[7] => Mux32.IN6
imag_bfp_1_in[0] => Mux43.IN10
imag_bfp_1_in[0] => Mux44.IN10
imag_bfp_1_in[0] => Mux45.IN10
imag_bfp_1_in[0] => Mux46.IN10
imag_bfp_1_in[0] => Mux47.IN10
imag_bfp_1_in[1] => Mux42.IN10
imag_bfp_1_in[1] => Mux43.IN9
imag_bfp_1_in[1] => Mux44.IN9
imag_bfp_1_in[1] => Mux45.IN9
imag_bfp_1_in[1] => Mux46.IN9
imag_bfp_1_in[2] => Mux41.IN10
imag_bfp_1_in[2] => Mux42.IN9
imag_bfp_1_in[2] => Mux43.IN8
imag_bfp_1_in[2] => Mux44.IN8
imag_bfp_1_in[2] => Mux45.IN8
imag_bfp_1_in[3] => Mux40.IN10
imag_bfp_1_in[3] => Mux41.IN9
imag_bfp_1_in[3] => Mux42.IN8
imag_bfp_1_in[3] => Mux43.IN7
imag_bfp_1_in[3] => Mux44.IN7
imag_bfp_1_in[4] => Mux40.IN9
imag_bfp_1_in[4] => Mux41.IN8
imag_bfp_1_in[4] => Mux42.IN7
imag_bfp_1_in[4] => Mux43.IN6
imag_bfp_1_in[5] => Mux40.IN8
imag_bfp_1_in[5] => Mux41.IN7
imag_bfp_1_in[5] => Mux42.IN6
imag_bfp_1_in[6] => Mux40.IN7
imag_bfp_1_in[6] => Mux41.IN6
imag_bfp_1_in[7] => Mux40.IN6
imag_bfp_2_in[0] => Mux51.IN10
imag_bfp_2_in[0] => Mux52.IN10
imag_bfp_2_in[0] => Mux53.IN10
imag_bfp_2_in[0] => Mux54.IN10
imag_bfp_2_in[0] => Mux55.IN10
imag_bfp_2_in[1] => Mux50.IN10
imag_bfp_2_in[1] => Mux51.IN9
imag_bfp_2_in[1] => Mux52.IN9
imag_bfp_2_in[1] => Mux53.IN9
imag_bfp_2_in[1] => Mux54.IN9
imag_bfp_2_in[2] => Mux49.IN10
imag_bfp_2_in[2] => Mux50.IN9
imag_bfp_2_in[2] => Mux51.IN8
imag_bfp_2_in[2] => Mux52.IN8
imag_bfp_2_in[2] => Mux53.IN8
imag_bfp_2_in[3] => Mux48.IN10
imag_bfp_2_in[3] => Mux49.IN9
imag_bfp_2_in[3] => Mux50.IN8
imag_bfp_2_in[3] => Mux51.IN7
imag_bfp_2_in[3] => Mux52.IN7
imag_bfp_2_in[4] => Mux48.IN9
imag_bfp_2_in[4] => Mux49.IN8
imag_bfp_2_in[4] => Mux50.IN7
imag_bfp_2_in[4] => Mux51.IN6
imag_bfp_2_in[5] => Mux48.IN8
imag_bfp_2_in[5] => Mux49.IN7
imag_bfp_2_in[5] => Mux50.IN6
imag_bfp_2_in[6] => Mux48.IN7
imag_bfp_2_in[6] => Mux49.IN6
imag_bfp_2_in[7] => Mux48.IN6
imag_bfp_3_in[0] => Mux59.IN10
imag_bfp_3_in[0] => Mux60.IN10
imag_bfp_3_in[0] => Mux61.IN10
imag_bfp_3_in[0] => Mux62.IN10
imag_bfp_3_in[0] => Mux63.IN10
imag_bfp_3_in[1] => Mux58.IN10
imag_bfp_3_in[1] => Mux59.IN9
imag_bfp_3_in[1] => Mux60.IN9
imag_bfp_3_in[1] => Mux61.IN9
imag_bfp_3_in[1] => Mux62.IN9
imag_bfp_3_in[2] => Mux57.IN10
imag_bfp_3_in[2] => Mux58.IN9
imag_bfp_3_in[2] => Mux59.IN8
imag_bfp_3_in[2] => Mux60.IN8
imag_bfp_3_in[2] => Mux61.IN8
imag_bfp_3_in[3] => Mux56.IN10
imag_bfp_3_in[3] => Mux57.IN9
imag_bfp_3_in[3] => Mux58.IN8
imag_bfp_3_in[3] => Mux59.IN7
imag_bfp_3_in[3] => Mux60.IN7
imag_bfp_3_in[4] => Mux56.IN9
imag_bfp_3_in[4] => Mux57.IN8
imag_bfp_3_in[4] => Mux58.IN7
imag_bfp_3_in[4] => Mux59.IN6
imag_bfp_3_in[5] => Mux56.IN8
imag_bfp_3_in[5] => Mux57.IN7
imag_bfp_3_in[5] => Mux58.IN6
imag_bfp_3_in[6] => Mux56.IN7
imag_bfp_3_in[6] => Mux57.IN6
imag_bfp_3_in[7] => Mux56.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN6
bfp_factor[0] => Mux5.IN7
bfp_factor[0] => Mux6.IN8
bfp_factor[0] => Mux7.IN9
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN6
bfp_factor[0] => Mux21.IN7
bfp_factor[0] => Mux22.IN8
bfp_factor[0] => Mux23.IN9
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN6
bfp_factor[0] => Mux37.IN7
bfp_factor[0] => Mux38.IN8
bfp_factor[0] => Mux39.IN9
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN6
bfp_factor[0] => Mux53.IN7
bfp_factor[0] => Mux54.IN8
bfp_factor[0] => Mux55.IN9
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN5
bfp_factor[1] => Mux5.IN6
bfp_factor[1] => Mux6.IN7
bfp_factor[1] => Mux7.IN8
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN5
bfp_factor[1] => Mux21.IN6
bfp_factor[1] => Mux22.IN7
bfp_factor[1] => Mux23.IN8
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN5
bfp_factor[1] => Mux37.IN6
bfp_factor[1] => Mux38.IN7
bfp_factor[1] => Mux39.IN8
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN5
bfp_factor[1] => Mux53.IN6
bfp_factor[1] => Mux54.IN7
bfp_factor[1] => Mux55.IN8
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN4
bfp_factor[2] => Mux5.IN5
bfp_factor[2] => Mux6.IN6
bfp_factor[2] => Mux7.IN7
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN4
bfp_factor[2] => Mux21.IN5
bfp_factor[2] => Mux22.IN6
bfp_factor[2] => Mux23.IN7
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN4
bfp_factor[2] => Mux37.IN5
bfp_factor[2] => Mux38.IN6
bfp_factor[2] => Mux39.IN7
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN4
bfp_factor[2] => Mux53.IN5
bfp_factor[2] => Mux54.IN6
bfp_factor[2] => Mux55.IN7
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= r_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[1] <= r_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[2] <= r_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[3] <= r_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[4] <= r_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[5] <= r_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[6] <= r_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[7] <= r_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[0] <= r_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[1] <= r_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[2] <= r_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[3] <= r_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[4] <= r_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[5] <= r_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[6] <= r_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[7] <= r_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[0] <= r_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[1] <= r_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[2] <= r_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[3] <= r_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[4] <= r_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[5] <= r_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[6] <= r_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[7] <= r_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= i_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[1] <= i_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[2] <= i_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[3] <= i_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[4] <= i_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[5] <= i_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[6] <= i_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[7] <= i_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[0] <= i_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[1] <= i_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[2] <= i_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[3] <= i_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[4] <= i_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[5] <= i_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[6] <= i_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[7] <= i_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[0] <= i_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[1] <= i_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[2] <= i_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[3] <= i_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[4] <= i_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[5] <= i_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[6] <= i_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[7] <= i_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1
clk => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_pround:u0.clk
clk => asj_fft_pround:u1.clk
clk => asj_fft_tdl:real_delay.clk
clk => asj_fft_tdl:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround:u0.global_clock_enable
global_clock_enable => asj_fft_pround:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
dataa[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[7]
datab[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[7]
datac[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[7]
datad[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[7]
real_out[0] <= asj_fft_tdl:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:real_delay.data_out[7]
imag_out[0] <= asj_fft_tdl:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:imag_delay.data_out[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2
clk => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_pround:u0.clk
clk => asj_fft_pround:u1.clk
clk => asj_fft_tdl:real_delay.clk
clk => asj_fft_tdl:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround:u0.global_clock_enable
global_clock_enable => asj_fft_pround:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
dataa[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[7]
datab[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[7]
datac[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[7]
datad[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[7]
real_out[0] <= asj_fft_tdl:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:real_delay.data_out[7]
imag_out[0] <= asj_fft_tdl:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:imag_delay.data_out[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3
clk => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_pround:u0.clk
clk => asj_fft_pround:u1.clk
clk => asj_fft_tdl:real_delay.clk
clk => asj_fft_tdl:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround:u0.global_clock_enable
global_clock_enable => asj_fft_pround:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
dataa[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[7]
datab[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[7]
datac[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[7]
datad[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[7]
real_out[0] <= asj_fft_tdl:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:real_delay.data_out[7]
imag_out[0] <= asj_fft_tdl:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:imag_delay.data_out[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_8gj:auto_generated.dataa[0]
dataa[1] => add_sub_8gj:auto_generated.dataa[1]
dataa[2] => add_sub_8gj:auto_generated.dataa[2]
dataa[3] => add_sub_8gj:auto_generated.dataa[3]
dataa[4] => add_sub_8gj:auto_generated.dataa[4]
dataa[5] => add_sub_8gj:auto_generated.dataa[5]
dataa[6] => add_sub_8gj:auto_generated.dataa[6]
dataa[7] => add_sub_8gj:auto_generated.dataa[7]
dataa[8] => add_sub_8gj:auto_generated.dataa[8]
dataa[9] => add_sub_8gj:auto_generated.dataa[9]
dataa[10] => add_sub_8gj:auto_generated.dataa[10]
dataa[11] => add_sub_8gj:auto_generated.dataa[11]
dataa[12] => add_sub_8gj:auto_generated.dataa[12]
dataa[13] => add_sub_8gj:auto_generated.dataa[13]
dataa[14] => add_sub_8gj:auto_generated.dataa[14]
dataa[15] => add_sub_8gj:auto_generated.dataa[15]
dataa[16] => add_sub_8gj:auto_generated.dataa[16]
datab[0] => add_sub_8gj:auto_generated.datab[0]
datab[1] => add_sub_8gj:auto_generated.datab[1]
datab[2] => add_sub_8gj:auto_generated.datab[2]
datab[3] => add_sub_8gj:auto_generated.datab[3]
datab[4] => add_sub_8gj:auto_generated.datab[4]
datab[5] => add_sub_8gj:auto_generated.datab[5]
datab[6] => add_sub_8gj:auto_generated.datab[6]
datab[7] => add_sub_8gj:auto_generated.datab[7]
datab[8] => add_sub_8gj:auto_generated.datab[8]
datab[9] => add_sub_8gj:auto_generated.datab[9]
datab[10] => add_sub_8gj:auto_generated.datab[10]
datab[11] => add_sub_8gj:auto_generated.datab[11]
datab[12] => add_sub_8gj:auto_generated.datab[12]
datab[13] => add_sub_8gj:auto_generated.datab[13]
datab[14] => add_sub_8gj:auto_generated.datab[14]
datab[15] => add_sub_8gj:auto_generated.datab[15]
datab[16] => add_sub_8gj:auto_generated.datab[16]
cin => add_sub_8gj:auto_generated.cin
add_sub => add_sub_8gj:auto_generated.add_sub
clock => add_sub_8gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_8gj:auto_generated.clken
result[0] <= add_sub_8gj:auto_generated.result[0]
result[1] <= add_sub_8gj:auto_generated.result[1]
result[2] <= add_sub_8gj:auto_generated.result[2]
result[3] <= add_sub_8gj:auto_generated.result[3]
result[4] <= add_sub_8gj:auto_generated.result[4]
result[5] <= add_sub_8gj:auto_generated.result[5]
result[6] <= add_sub_8gj:auto_generated.result[6]
result[7] <= add_sub_8gj:auto_generated.result[7]
result[8] <= add_sub_8gj:auto_generated.result[8]
result[9] <= add_sub_8gj:auto_generated.result[9]
result[10] <= add_sub_8gj:auto_generated.result[10]
result[11] <= add_sub_8gj:auto_generated.result[11]
result[12] <= add_sub_8gj:auto_generated.result[12]
result[13] <= add_sub_8gj:auto_generated.result[13]
result[14] <= add_sub_8gj:auto_generated.result[14]
result[15] <= add_sub_8gj:auto_generated.result[15]
result[16] <= add_sub_8gj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[11].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc
global_clock_enable => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2.global_clock_enable
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
clk => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.clk
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clk => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2.clk
clken => ~NO_FANOUT~
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.reset
reset => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2.reset
next_pass => asj_fft_tdl_bit_rst:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.data_in
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
alt_slb_i[0] => slb_last.DATAB
alt_slb_i[1] => slb_last.DATAB
alt_slb_i[2] => slb_last.DATAB
alt_slb_o[0] <= slb_last[0].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[1] <= slb_last[1].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[2] <= slb_last[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[0] <= blk_exp[0].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[1] <= blk_exp[1].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[2] <= blk_exp[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[3] <= blk_exp[3].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[4] <= blk_exp[4].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[5] <= blk_exp[5].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[8].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done2
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[19].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors
clk => twad_temp[0].CLK
clk => twad_temp[1].CLK
clk => twad_temp[2].CLK
clk => twad_temp[3].CLK
clk => twad_tdl[6][0].CLK
clk => twad_tdl[6][1].CLK
clk => twad_tdl[6][2].CLK
clk => twad_tdl[6][3].CLK
clk => twad_tdl[5][0].CLK
clk => twad_tdl[5][1].CLK
clk => twad_tdl[5][2].CLK
clk => twad_tdl[5][3].CLK
clk => twad_tdl[4][0].CLK
clk => twad_tdl[4][1].CLK
clk => twad_tdl[4][2].CLK
clk => twad_tdl[4][3].CLK
clk => twad_tdl[3][0].CLK
clk => twad_tdl[3][1].CLK
clk => twad_tdl[3][2].CLK
clk => twad_tdl[3][3].CLK
clk => twad_tdl[2][0].CLK
clk => twad_tdl[2][1].CLK
clk => twad_tdl[2][2].CLK
clk => twad_tdl[2][3].CLK
clk => twad_tdl[1][0].CLK
clk => twad_tdl[1][1].CLK
clk => twad_tdl[1][2].CLK
clk => twad_tdl[1][3].CLK
clk => twad_tdl[0][0].CLK
clk => twad_tdl[0][1].CLK
clk => twad_tdl[0][2].CLK
clk => twad_tdl[0][3].CLK
global_clock_enable => twad_temp[0].ENA
global_clock_enable => twad_temp[1].ENA
global_clock_enable => twad_temp[2].ENA
global_clock_enable => twad_temp[3].ENA
global_clock_enable => twad_tdl[6][0].ENA
global_clock_enable => twad_tdl[6][1].ENA
global_clock_enable => twad_tdl[6][2].ENA
global_clock_enable => twad_tdl[6][3].ENA
global_clock_enable => twad_tdl[5][0].ENA
global_clock_enable => twad_tdl[5][1].ENA
global_clock_enable => twad_tdl[5][2].ENA
global_clock_enable => twad_tdl[5][3].ENA
global_clock_enable => twad_tdl[4][0].ENA
global_clock_enable => twad_tdl[4][1].ENA
global_clock_enable => twad_tdl[4][2].ENA
global_clock_enable => twad_tdl[4][3].ENA
global_clock_enable => twad_tdl[3][0].ENA
global_clock_enable => twad_tdl[3][1].ENA
global_clock_enable => twad_tdl[3][2].ENA
global_clock_enable => twad_tdl[3][3].ENA
global_clock_enable => twad_tdl[2][0].ENA
global_clock_enable => twad_tdl[2][1].ENA
global_clock_enable => twad_tdl[2][2].ENA
global_clock_enable => twad_tdl[2][3].ENA
global_clock_enable => twad_tdl[1][0].ENA
global_clock_enable => twad_tdl[1][1].ENA
global_clock_enable => twad_tdl[1][2].ENA
global_clock_enable => twad_tdl[1][3].ENA
global_clock_enable => twad_tdl[0][0].ENA
global_clock_enable => twad_tdl[0][1].ENA
global_clock_enable => twad_tdl[0][2].ENA
global_clock_enable => twad_tdl[0][3].ENA
k_count[0] => twad_temp.DATAB
k_count[1] => twad_temp.DATAB
k_count[2] => twad_temp.DATAA
k_count[2] => twad_temp.DATAB
k_count[3] => twad_temp.DATAA
k_count[3] => twad_temp.DATAB
p_count[0] => twad_temp.OUTPUTSELECT
p_count[0] => twad_temp.OUTPUTSELECT
p_count[0] => twad_temp.OUTPUTSELECT
p_count[0] => twad_temp.OUTPUTSELECT
p_count[1] => ~NO_FANOUT~
tw_addr[0] <= twad_tdl[6][0].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[1] <= twad_tdl[6][1].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[2] <= twad_tdl[6][2].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[3] <= twad_tdl[6][3].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom
clk => twid_rom:gen_M4K:sin_1n.clock
clk => twid_rom:gen_M4K:sin_2n.clock
clk => twid_rom:gen_M4K:sin_3n.clock
clk => twid_rom:gen_M4K:cos_1n.clock
clk => twid_rom:gen_M4K:cos_2n.clock
clk => twid_rom:gen_M4K:cos_3n.clock
global_clock_enable => twid_rom:gen_M4K:sin_1n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:sin_2n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:sin_3n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:cos_1n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:cos_2n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:cos_3n.global_clock_enable
twad[0] => twid_rom:gen_M4K:sin_1n.address[0]
twad[0] => twid_rom:gen_M4K:sin_2n.address[0]
twad[0] => twid_rom:gen_M4K:sin_3n.address[0]
twad[0] => twid_rom:gen_M4K:cos_1n.address[0]
twad[0] => twid_rom:gen_M4K:cos_2n.address[0]
twad[0] => twid_rom:gen_M4K:cos_3n.address[0]
twad[1] => twid_rom:gen_M4K:sin_1n.address[1]
twad[1] => twid_rom:gen_M4K:sin_2n.address[1]
twad[1] => twid_rom:gen_M4K:sin_3n.address[1]
twad[1] => twid_rom:gen_M4K:cos_1n.address[1]
twad[1] => twid_rom:gen_M4K:cos_2n.address[1]
twad[1] => twid_rom:gen_M4K:cos_3n.address[1]
twad[2] => twid_rom:gen_M4K:sin_1n.address[2]
twad[2] => twid_rom:gen_M4K:sin_2n.address[2]
twad[2] => twid_rom:gen_M4K:sin_3n.address[2]
twad[2] => twid_rom:gen_M4K:cos_1n.address[2]
twad[2] => twid_rom:gen_M4K:cos_2n.address[2]
twad[2] => twid_rom:gen_M4K:cos_3n.address[2]
twad[3] => twid_rom:gen_M4K:sin_1n.address[3]
twad[3] => twid_rom:gen_M4K:sin_2n.address[3]
twad[3] => twid_rom:gen_M4K:sin_3n.address[3]
twad[3] => twid_rom:gen_M4K:cos_1n.address[3]
twad[3] => twid_rom:gen_M4K:cos_2n.address[3]
twad[3] => twid_rom:gen_M4K:cos_3n.address[3]
t1r[0] <= twid_rom:gen_M4K:cos_1n.q[0]
t1r[1] <= twid_rom:gen_M4K:cos_1n.q[1]
t1r[2] <= twid_rom:gen_M4K:cos_1n.q[2]
t1r[3] <= twid_rom:gen_M4K:cos_1n.q[3]
t1r[4] <= twid_rom:gen_M4K:cos_1n.q[4]
t1r[5] <= twid_rom:gen_M4K:cos_1n.q[5]
t1r[6] <= twid_rom:gen_M4K:cos_1n.q[6]
t1r[7] <= twid_rom:gen_M4K:cos_1n.q[7]
t2r[0] <= twid_rom:gen_M4K:cos_2n.q[0]
t2r[1] <= twid_rom:gen_M4K:cos_2n.q[1]
t2r[2] <= twid_rom:gen_M4K:cos_2n.q[2]
t2r[3] <= twid_rom:gen_M4K:cos_2n.q[3]
t2r[4] <= twid_rom:gen_M4K:cos_2n.q[4]
t2r[5] <= twid_rom:gen_M4K:cos_2n.q[5]
t2r[6] <= twid_rom:gen_M4K:cos_2n.q[6]
t2r[7] <= twid_rom:gen_M4K:cos_2n.q[7]
t3r[0] <= twid_rom:gen_M4K:cos_3n.q[0]
t3r[1] <= twid_rom:gen_M4K:cos_3n.q[1]
t3r[2] <= twid_rom:gen_M4K:cos_3n.q[2]
t3r[3] <= twid_rom:gen_M4K:cos_3n.q[3]
t3r[4] <= twid_rom:gen_M4K:cos_3n.q[4]
t3r[5] <= twid_rom:gen_M4K:cos_3n.q[5]
t3r[6] <= twid_rom:gen_M4K:cos_3n.q[6]
t3r[7] <= twid_rom:gen_M4K:cos_3n.q[7]
t1i[0] <= twid_rom:gen_M4K:sin_1n.q[0]
t1i[1] <= twid_rom:gen_M4K:sin_1n.q[1]
t1i[2] <= twid_rom:gen_M4K:sin_1n.q[2]
t1i[3] <= twid_rom:gen_M4K:sin_1n.q[3]
t1i[4] <= twid_rom:gen_M4K:sin_1n.q[4]
t1i[5] <= twid_rom:gen_M4K:sin_1n.q[5]
t1i[6] <= twid_rom:gen_M4K:sin_1n.q[6]
t1i[7] <= twid_rom:gen_M4K:sin_1n.q[7]
t2i[0] <= twid_rom:gen_M4K:sin_2n.q[0]
t2i[1] <= twid_rom:gen_M4K:sin_2n.q[1]
t2i[2] <= twid_rom:gen_M4K:sin_2n.q[2]
t2i[3] <= twid_rom:gen_M4K:sin_2n.q[3]
t2i[4] <= twid_rom:gen_M4K:sin_2n.q[4]
t2i[5] <= twid_rom:gen_M4K:sin_2n.q[5]
t2i[6] <= twid_rom:gen_M4K:sin_2n.q[6]
t2i[7] <= twid_rom:gen_M4K:sin_2n.q[7]
t3i[0] <= twid_rom:gen_M4K:sin_3n.q[0]
t3i[1] <= twid_rom:gen_M4K:sin_3n.q[1]
t3i[2] <= twid_rom:gen_M4K:sin_3n.q[2]
t3i[3] <= twid_rom:gen_M4K:sin_3n.q[3]
t3i[4] <= twid_rom:gen_M4K:sin_3n.q[4]
t3i[5] <= twid_rom:gen_M4K:sin_3n.q[5]
t3i[6] <= twid_rom:gen_M4K:sin_3n.q[6]
t3i[7] <= twid_rom:gen_M4K:sin_3n.q[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9e34:auto_generated.address_a[0]
address_a[1] => altsyncram_9e34:auto_generated.address_a[1]
address_a[2] => altsyncram_9e34:auto_generated.address_a[2]
address_a[3] => altsyncram_9e34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9e34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_9e34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9e34:auto_generated.q_a[0]
q_a[1] <= altsyncram_9e34:auto_generated.q_a[1]
q_a[2] <= altsyncram_9e34:auto_generated.q_a[2]
q_a[3] <= altsyncram_9e34:auto_generated.q_a[3]
q_a[4] <= altsyncram_9e34:auto_generated.q_a[4]
q_a[5] <= altsyncram_9e34:auto_generated.q_a[5]
q_a[6] <= altsyncram_9e34:auto_generated.q_a[6]
q_a[7] <= altsyncram_9e34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_9e34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ae34:auto_generated.address_a[0]
address_a[1] => altsyncram_ae34:auto_generated.address_a[1]
address_a[2] => altsyncram_ae34:auto_generated.address_a[2]
address_a[3] => altsyncram_ae34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ae34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ae34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ae34:auto_generated.q_a[0]
q_a[1] <= altsyncram_ae34:auto_generated.q_a[1]
q_a[2] <= altsyncram_ae34:auto_generated.q_a[2]
q_a[3] <= altsyncram_ae34:auto_generated.q_a[3]
q_a[4] <= altsyncram_ae34:auto_generated.q_a[4]
q_a[5] <= altsyncram_ae34:auto_generated.q_a[5]
q_a[6] <= altsyncram_ae34:auto_generated.q_a[6]
q_a[7] <= altsyncram_ae34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ae34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_be34:auto_generated.address_a[0]
address_a[1] => altsyncram_be34:auto_generated.address_a[1]
address_a[2] => altsyncram_be34:auto_generated.address_a[2]
address_a[3] => altsyncram_be34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_be34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_be34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_be34:auto_generated.q_a[0]
q_a[1] <= altsyncram_be34:auto_generated.q_a[1]
q_a[2] <= altsyncram_be34:auto_generated.q_a[2]
q_a[3] <= altsyncram_be34:auto_generated.q_a[3]
q_a[4] <= altsyncram_be34:auto_generated.q_a[4]
q_a[5] <= altsyncram_be34:auto_generated.q_a[5]
q_a[6] <= altsyncram_be34:auto_generated.q_a[6]
q_a[7] <= altsyncram_be34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_be34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4e34:auto_generated.address_a[0]
address_a[1] => altsyncram_4e34:auto_generated.address_a[1]
address_a[2] => altsyncram_4e34:auto_generated.address_a[2]
address_a[3] => altsyncram_4e34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4e34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_4e34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4e34:auto_generated.q_a[0]
q_a[1] <= altsyncram_4e34:auto_generated.q_a[1]
q_a[2] <= altsyncram_4e34:auto_generated.q_a[2]
q_a[3] <= altsyncram_4e34:auto_generated.q_a[3]
q_a[4] <= altsyncram_4e34:auto_generated.q_a[4]
q_a[5] <= altsyncram_4e34:auto_generated.q_a[5]
q_a[6] <= altsyncram_4e34:auto_generated.q_a[6]
q_a[7] <= altsyncram_4e34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4e34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5e34:auto_generated.address_a[0]
address_a[1] => altsyncram_5e34:auto_generated.address_a[1]
address_a[2] => altsyncram_5e34:auto_generated.address_a[2]
address_a[3] => altsyncram_5e34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5e34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_5e34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5e34:auto_generated.q_a[0]
q_a[1] <= altsyncram_5e34:auto_generated.q_a[1]
q_a[2] <= altsyncram_5e34:auto_generated.q_a[2]
q_a[3] <= altsyncram_5e34:auto_generated.q_a[3]
q_a[4] <= altsyncram_5e34:auto_generated.q_a[4]
q_a[5] <= altsyncram_5e34:auto_generated.q_a[5]
q_a[6] <= altsyncram_5e34:auto_generated.q_a[6]
q_a[7] <= altsyncram_5e34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5e34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6e34:auto_generated.address_a[0]
address_a[1] => altsyncram_6e34:auto_generated.address_a[1]
address_a[2] => altsyncram_6e34:auto_generated.address_a[2]
address_a[3] => altsyncram_6e34:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6e34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_6e34:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6e34:auto_generated.q_a[0]
q_a[1] <= altsyncram_6e34:auto_generated.q_a[1]
q_a[2] <= altsyncram_6e34:auto_generated.q_a[2]
q_a[3] <= altsyncram_6e34:auto_generated.q_a[3]
q_a[4] <= altsyncram_6e34:auto_generated.q_a[4]
q_a[5] <= altsyncram_6e34:auto_generated.q_a[5]
q_a[6] <= altsyncram_6e34:auto_generated.q_a[6]
q_a[7] <= altsyncram_6e34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6e34:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
sw_0_in[0] => Mux3.IN2
sw_0_in[0] => Mux7.IN2
sw_0_in[0] => Mux11.IN2
sw_0_in[0] => Mux15.IN2
sw_0_in[1] => Mux2.IN2
sw_0_in[1] => Mux6.IN2
sw_0_in[1] => Mux10.IN2
sw_0_in[1] => Mux14.IN2
sw_0_in[2] => Mux1.IN2
sw_0_in[2] => Mux5.IN2
sw_0_in[2] => Mux9.IN2
sw_0_in[2] => Mux13.IN2
sw_0_in[3] => Mux0.IN2
sw_0_in[3] => Mux4.IN2
sw_0_in[3] => Mux8.IN2
sw_0_in[3] => Mux12.IN2
sw_1_in[0] => Mux3.IN3
sw_1_in[0] => Mux7.IN3
sw_1_in[0] => Mux11.IN3
sw_1_in[0] => Mux15.IN3
sw_1_in[1] => Mux2.IN3
sw_1_in[1] => Mux6.IN3
sw_1_in[1] => Mux10.IN3
sw_1_in[1] => Mux14.IN3
sw_1_in[2] => Mux1.IN3
sw_1_in[2] => Mux5.IN3
sw_1_in[2] => Mux9.IN3
sw_1_in[2] => Mux13.IN3
sw_1_in[3] => Mux0.IN3
sw_1_in[3] => Mux4.IN3
sw_1_in[3] => Mux8.IN3
sw_1_in[3] => Mux12.IN3
sw_2_in[0] => Mux3.IN4
sw_2_in[0] => Mux7.IN4
sw_2_in[0] => Mux11.IN4
sw_2_in[0] => Mux15.IN4
sw_2_in[1] => Mux2.IN4
sw_2_in[1] => Mux6.IN4
sw_2_in[1] => Mux10.IN4
sw_2_in[1] => Mux14.IN4
sw_2_in[2] => Mux1.IN4
sw_2_in[2] => Mux5.IN4
sw_2_in[2] => Mux9.IN4
sw_2_in[2] => Mux13.IN4
sw_2_in[3] => Mux0.IN4
sw_2_in[3] => Mux4.IN4
sw_2_in[3] => Mux8.IN4
sw_2_in[3] => Mux12.IN4
sw_3_in[0] => Mux3.IN5
sw_3_in[0] => Mux7.IN5
sw_3_in[0] => Mux11.IN5
sw_3_in[0] => Mux15.IN5
sw_3_in[1] => Mux2.IN5
sw_3_in[1] => Mux6.IN5
sw_3_in[1] => Mux10.IN5
sw_3_in[1] => Mux14.IN5
sw_3_in[2] => Mux1.IN5
sw_3_in[2] => Mux5.IN5
sw_3_in[2] => Mux9.IN5
sw_3_in[2] => Mux13.IN5
sw_3_in[3] => Mux0.IN5
sw_3_in[3] => Mux4.IN5
sw_3_in[3] => Mux8.IN5
sw_3_in[3] => Mux12.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr
clk => asj_fft_tdl_bit_rst:delay_en.clk
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => en_i.CLK
clk => en_d.CLK
clk => asj_fft_tdl_rst:gen_M4K:delay_swd.clk
global_clock_enable => asj_fft_tdl_bit_rst:delay_en.global_clock_enable
global_clock_enable => asj_fft_tdl_rst:gen_M4K:delay_swd.global_clock_enable
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => en_i.ENA
global_clock_enable => en_d.ENA
reset => en_d.OUTPUTSELECT
reset => en_i.OUTPUTSELECT
reset => counter.IN1
reset => asj_fft_tdl_bit_rst:delay_en.reset
reset => asj_fft_tdl_rst:gen_M4K:delay_swd.reset
data_rdy => en_i.IN0
lpp_en => en_d.DATAA
lpp_en => en_i.IN1
lpp_en => en_i.IN1
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= asj_fft_tdl_rst:gen_M4K:delay_swd.data_out[0]
sw_data_read[1] <= asj_fft_tdl_rst:gen_M4K:delay_swd.data_out[1]
sw_addr_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE
en <= asj_fft_tdl_bit_rst:delay_en.data_out


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in[0] => tdl_arr.DATAA
data_in[1] => tdl_arr.DATAA
data_out[0] <= tdl_arr[4][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[4][1].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp
global_clock_enable => asj_fft_tdl_bit:gen_str_val:delay_val.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:u1.global_clock_enable
global_clock_enable => data_imag_o[3]~reg0.ENA
global_clock_enable => data_imag_o[2]~reg0.ENA
global_clock_enable => data_imag_o[1]~reg0.ENA
global_clock_enable => data_imag_o[0]~reg0.ENA
global_clock_enable => data_imag_o[4]~reg0.ENA
global_clock_enable => data_imag_o[5]~reg0.ENA
global_clock_enable => data_imag_o[6]~reg0.ENA
global_clock_enable => data_imag_o[7]~reg0.ENA
global_clock_enable => data_real_o[0]~reg0.ENA
global_clock_enable => data_real_o[1]~reg0.ENA
global_clock_enable => data_real_o[2]~reg0.ENA
global_clock_enable => data_real_o[3]~reg0.ENA
global_clock_enable => data_real_o[4]~reg0.ENA
global_clock_enable => data_real_o[5]~reg0.ENA
global_clock_enable => data_real_o[6]~reg0.ENA
global_clock_enable => data_real_o[7]~reg0.ENA
global_clock_enable => output_i[0].ENA
global_clock_enable => output_i[1].ENA
global_clock_enable => output_i[2].ENA
global_clock_enable => output_i[3].ENA
global_clock_enable => output_i[4].ENA
global_clock_enable => output_i[5].ENA
global_clock_enable => output_i[6].ENA
global_clock_enable => output_i[7].ENA
global_clock_enable => output_i[8].ENA
global_clock_enable => output_i[9].ENA
global_clock_enable => output_r[0].ENA
global_clock_enable => output_r[1].ENA
global_clock_enable => output_r[2].ENA
global_clock_enable => output_r[3].ENA
global_clock_enable => output_r[4].ENA
global_clock_enable => output_r[5].ENA
global_clock_enable => output_r[6].ENA
global_clock_enable => output_r[7].ENA
global_clock_enable => output_r[8].ENA
global_clock_enable => output_r[9].ENA
global_clock_enable => result_ib[0].ENA
global_clock_enable => result_ib[1].ENA
global_clock_enable => result_ib[2].ENA
global_clock_enable => result_ib[3].ENA
global_clock_enable => result_ib[4].ENA
global_clock_enable => result_ib[5].ENA
global_clock_enable => result_ib[6].ENA
global_clock_enable => result_ib[7].ENA
global_clock_enable => result_ib[8].ENA
global_clock_enable => result_rb[0].ENA
global_clock_enable => result_rb[1].ENA
global_clock_enable => result_rb[2].ENA
global_clock_enable => result_rb[3].ENA
global_clock_enable => result_rb[4].ENA
global_clock_enable => result_rb[5].ENA
global_clock_enable => result_rb[6].ENA
global_clock_enable => result_rb[7].ENA
global_clock_enable => result_rb[8].ENA
global_clock_enable => result_ia[0].ENA
global_clock_enable => result_ia[1].ENA
global_clock_enable => result_ia[2].ENA
global_clock_enable => result_ia[3].ENA
global_clock_enable => result_ia[4].ENA
global_clock_enable => result_ia[5].ENA
global_clock_enable => result_ia[6].ENA
global_clock_enable => result_ia[7].ENA
global_clock_enable => result_ia[8].ENA
global_clock_enable => result_ra[0].ENA
global_clock_enable => result_ra[1].ENA
global_clock_enable => result_ra[2].ENA
global_clock_enable => result_ra[3].ENA
global_clock_enable => result_ra[4].ENA
global_clock_enable => result_ra[5].ENA
global_clock_enable => result_ra[6].ENA
global_clock_enable => result_ra[7].ENA
global_clock_enable => result_ra[8].ENA
global_clock_enable => add_in_i_b[0].ENA
global_clock_enable => add_in_i_b[1].ENA
global_clock_enable => add_in_i_b[2].ENA
global_clock_enable => add_in_i_b[3].ENA
global_clock_enable => add_in_i_b[4].ENA
global_clock_enable => add_in_i_b[5].ENA
global_clock_enable => add_in_i_b[6].ENA
global_clock_enable => add_in_i_b[7].ENA
global_clock_enable => add_in_i_b[8].ENA
global_clock_enable => add_in_i_a[0].ENA
global_clock_enable => add_in_i_a[1].ENA
global_clock_enable => add_in_i_a[2].ENA
global_clock_enable => add_in_i_a[3].ENA
global_clock_enable => add_in_i_a[4].ENA
global_clock_enable => add_in_i_a[5].ENA
global_clock_enable => add_in_i_a[6].ENA
global_clock_enable => add_in_i_a[7].ENA
global_clock_enable => add_in_i_a[8].ENA
global_clock_enable => add_in_r_b[0].ENA
global_clock_enable => add_in_r_b[1].ENA
global_clock_enable => add_in_r_b[2].ENA
global_clock_enable => add_in_r_b[3].ENA
global_clock_enable => add_in_r_b[4].ENA
global_clock_enable => add_in_r_b[5].ENA
global_clock_enable => add_in_r_b[6].ENA
global_clock_enable => add_in_r_b[7].ENA
global_clock_enable => add_in_r_b[8].ENA
global_clock_enable => add_in_r_a[0].ENA
global_clock_enable => add_in_r_a[1].ENA
global_clock_enable => add_in_r_a[2].ENA
global_clock_enable => add_in_r_a[3].ENA
global_clock_enable => add_in_r_a[4].ENA
global_clock_enable => add_in_r_a[5].ENA
global_clock_enable => add_in_r_a[6].ENA
global_clock_enable => add_in_r_a[7].ENA
global_clock_enable => add_in_r_a[8].ENA
global_clock_enable => add_in_i_d[0].ENA
global_clock_enable => add_in_i_d[1].ENA
global_clock_enable => add_in_i_d[2].ENA
global_clock_enable => add_in_i_d[3].ENA
global_clock_enable => add_in_i_d[4].ENA
global_clock_enable => add_in_i_d[5].ENA
global_clock_enable => add_in_i_d[6].ENA
global_clock_enable => add_in_i_d[7].ENA
global_clock_enable => add_in_i_d[8].ENA
global_clock_enable => add_in_i_c[0].ENA
global_clock_enable => add_in_i_c[1].ENA
global_clock_enable => add_in_i_c[2].ENA
global_clock_enable => add_in_i_c[3].ENA
global_clock_enable => add_in_i_c[4].ENA
global_clock_enable => add_in_i_c[5].ENA
global_clock_enable => add_in_i_c[6].ENA
global_clock_enable => add_in_i_c[7].ENA
global_clock_enable => add_in_i_c[8].ENA
global_clock_enable => add_in_r_d[0].ENA
global_clock_enable => add_in_r_d[1].ENA
global_clock_enable => add_in_r_d[2].ENA
global_clock_enable => add_in_r_d[3].ENA
global_clock_enable => add_in_r_d[4].ENA
global_clock_enable => add_in_r_d[5].ENA
global_clock_enable => add_in_r_d[6].ENA
global_clock_enable => add_in_r_d[7].ENA
global_clock_enable => add_in_r_d[8].ENA
global_clock_enable => add_in_r_c[0].ENA
global_clock_enable => add_in_r_c[1].ENA
global_clock_enable => add_in_r_c[2].ENA
global_clock_enable => add_in_r_c[3].ENA
global_clock_enable => add_in_r_c[4].ENA
global_clock_enable => add_in_r_c[5].ENA
global_clock_enable => add_in_r_c[6].ENA
global_clock_enable => add_in_r_c[7].ENA
global_clock_enable => add_in_r_c[8].ENA
global_clock_enable => sign_vec[0].ENA
global_clock_enable => sign_vec[1].ENA
global_clock_enable => sign_vec[3].ENA
global_clock_enable => sgn_2i.ENA
global_clock_enable => sgn_2r.ENA
global_clock_enable => sign_sel[0].ENA
global_clock_enable => sign_sel[1].ENA
global_clock_enable => data_val_i.ENA
global_clock_enable => offset_counter[0].ENA
global_clock_enable => offset_counter[1].ENA
global_clock_enable => offset_counter[2].ENA
global_clock_enable => offset_counter[3].ENA
global_clock_enable => offset_counter[4].ENA
global_clock_enable => offset_counter[5].ENA
clk => asj_fft_tdl_bit:gen_str_val:delay_val.clk
clk => data_imag_o[0]~reg0.CLK
clk => data_imag_o[1]~reg0.CLK
clk => data_imag_o[2]~reg0.CLK
clk => data_imag_o[3]~reg0.CLK
clk => data_imag_o[4]~reg0.CLK
clk => data_imag_o[5]~reg0.CLK
clk => data_imag_o[6]~reg0.CLK
clk => data_imag_o[7]~reg0.CLK
clk => data_real_o[0]~reg0.CLK
clk => data_real_o[1]~reg0.CLK
clk => data_real_o[2]~reg0.CLK
clk => data_real_o[3]~reg0.CLK
clk => data_real_o[4]~reg0.CLK
clk => data_real_o[5]~reg0.CLK
clk => data_real_o[6]~reg0.CLK
clk => data_real_o[7]~reg0.CLK
clk => output_i[0].CLK
clk => output_i[1].CLK
clk => output_i[2].CLK
clk => output_i[3].CLK
clk => output_i[4].CLK
clk => output_i[5].CLK
clk => output_i[6].CLK
clk => output_i[7].CLK
clk => output_i[8].CLK
clk => output_i[9].CLK
clk => output_r[0].CLK
clk => output_r[1].CLK
clk => output_r[2].CLK
clk => output_r[3].CLK
clk => output_r[4].CLK
clk => output_r[5].CLK
clk => output_r[6].CLK
clk => output_r[7].CLK
clk => output_r[8].CLK
clk => output_r[9].CLK
clk => result_ib[0].CLK
clk => result_ib[1].CLK
clk => result_ib[2].CLK
clk => result_ib[3].CLK
clk => result_ib[4].CLK
clk => result_ib[5].CLK
clk => result_ib[6].CLK
clk => result_ib[7].CLK
clk => result_ib[8].CLK
clk => result_rb[0].CLK
clk => result_rb[1].CLK
clk => result_rb[2].CLK
clk => result_rb[3].CLK
clk => result_rb[4].CLK
clk => result_rb[5].CLK
clk => result_rb[6].CLK
clk => result_rb[7].CLK
clk => result_rb[8].CLK
clk => result_ia[0].CLK
clk => result_ia[1].CLK
clk => result_ia[2].CLK
clk => result_ia[3].CLK
clk => result_ia[4].CLK
clk => result_ia[5].CLK
clk => result_ia[6].CLK
clk => result_ia[7].CLK
clk => result_ia[8].CLK
clk => result_ra[0].CLK
clk => result_ra[1].CLK
clk => result_ra[2].CLK
clk => result_ra[3].CLK
clk => result_ra[4].CLK
clk => result_ra[5].CLK
clk => result_ra[6].CLK
clk => result_ra[7].CLK
clk => result_ra[8].CLK
clk => add_in_i_b[0].CLK
clk => add_in_i_b[1].CLK
clk => add_in_i_b[2].CLK
clk => add_in_i_b[3].CLK
clk => add_in_i_b[4].CLK
clk => add_in_i_b[5].CLK
clk => add_in_i_b[6].CLK
clk => add_in_i_b[7].CLK
clk => add_in_i_b[8].CLK
clk => add_in_i_a[0].CLK
clk => add_in_i_a[1].CLK
clk => add_in_i_a[2].CLK
clk => add_in_i_a[3].CLK
clk => add_in_i_a[4].CLK
clk => add_in_i_a[5].CLK
clk => add_in_i_a[6].CLK
clk => add_in_i_a[7].CLK
clk => add_in_i_a[8].CLK
clk => add_in_r_b[0].CLK
clk => add_in_r_b[1].CLK
clk => add_in_r_b[2].CLK
clk => add_in_r_b[3].CLK
clk => add_in_r_b[4].CLK
clk => add_in_r_b[5].CLK
clk => add_in_r_b[6].CLK
clk => add_in_r_b[7].CLK
clk => add_in_r_b[8].CLK
clk => add_in_r_a[0].CLK
clk => add_in_r_a[1].CLK
clk => add_in_r_a[2].CLK
clk => add_in_r_a[3].CLK
clk => add_in_r_a[4].CLK
clk => add_in_r_a[5].CLK
clk => add_in_r_a[6].CLK
clk => add_in_r_a[7].CLK
clk => add_in_r_a[8].CLK
clk => add_in_i_d[0].CLK
clk => add_in_i_d[1].CLK
clk => add_in_i_d[2].CLK
clk => add_in_i_d[3].CLK
clk => add_in_i_d[4].CLK
clk => add_in_i_d[5].CLK
clk => add_in_i_d[6].CLK
clk => add_in_i_d[7].CLK
clk => add_in_i_d[8].CLK
clk => add_in_i_c[0].CLK
clk => add_in_i_c[1].CLK
clk => add_in_i_c[2].CLK
clk => add_in_i_c[3].CLK
clk => add_in_i_c[4].CLK
clk => add_in_i_c[5].CLK
clk => add_in_i_c[6].CLK
clk => add_in_i_c[7].CLK
clk => add_in_i_c[8].CLK
clk => add_in_r_d[0].CLK
clk => add_in_r_d[1].CLK
clk => add_in_r_d[2].CLK
clk => add_in_r_d[3].CLK
clk => add_in_r_d[4].CLK
clk => add_in_r_d[5].CLK
clk => add_in_r_d[6].CLK
clk => add_in_r_d[7].CLK
clk => add_in_r_d[8].CLK
clk => add_in_r_c[0].CLK
clk => add_in_r_c[1].CLK
clk => add_in_r_c[2].CLK
clk => add_in_r_c[3].CLK
clk => add_in_r_c[4].CLK
clk => add_in_r_c[5].CLK
clk => add_in_r_c[6].CLK
clk => add_in_r_c[7].CLK
clk => add_in_r_c[8].CLK
clk => sign_vec[0].CLK
clk => sign_vec[1].CLK
clk => sign_vec[3].CLK
clk => sgn_2i.CLK
clk => sgn_2r.CLK
clk => sign_sel[0].CLK
clk => sign_sel[1].CLK
clk => data_val_i.CLK
clk => offset_counter[0].CLK
clk => offset_counter[1].CLK
clk => offset_counter[2].CLK
clk => offset_counter[3].CLK
clk => offset_counter[4].CLK
clk => offset_counter[5].CLK
clk => asj_fft_pround:gen_full_rnd:u0.clk
clk => asj_fft_pround:gen_full_rnd:u1.clk
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => data_val_i.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => data_val_i.OUTPUTSELECT
data_1_real_i[0] => add_in_r_a[0].DATAIN
data_1_real_i[1] => add_in_r_a[1].DATAIN
data_1_real_i[2] => add_in_r_a[2].DATAIN
data_1_real_i[3] => add_in_r_a[3].DATAIN
data_1_real_i[4] => add_in_r_a[4].DATAIN
data_1_real_i[5] => add_in_r_a[5].DATAIN
data_1_real_i[6] => add_in_r_a[6].DATAIN
data_1_real_i[7] => add_in_r_a[7].DATAIN
data_1_real_i[7] => add_in_r_a[8].DATAIN
data_2_real_i[0] => add_in_r_c.DATAB
data_2_real_i[0] => add_in_i_c.DATAA
data_2_real_i[1] => add_in_r_c.DATAB
data_2_real_i[1] => add_in_i_c.DATAA
data_2_real_i[2] => add_in_r_c.DATAB
data_2_real_i[2] => add_in_i_c.DATAA
data_2_real_i[3] => add_in_r_c.DATAB
data_2_real_i[3] => add_in_i_c.DATAA
data_2_real_i[4] => add_in_r_c.DATAB
data_2_real_i[4] => add_in_i_c.DATAA
data_2_real_i[5] => add_in_r_c.DATAB
data_2_real_i[5] => add_in_i_c.DATAA
data_2_real_i[6] => add_in_r_c.DATAB
data_2_real_i[6] => add_in_i_c.DATAA
data_2_real_i[7] => add_in_r_c.DATAB
data_2_real_i[7] => add_in_i_c.DATAA
data_3_real_i[0] => add_in_r_b[0].DATAIN
data_3_real_i[1] => add_in_r_b[1].DATAIN
data_3_real_i[2] => add_in_r_b[2].DATAIN
data_3_real_i[3] => add_in_r_b[3].DATAIN
data_3_real_i[4] => add_in_r_b[4].DATAIN
data_3_real_i[5] => add_in_r_b[5].DATAIN
data_3_real_i[6] => add_in_r_b[6].DATAIN
data_3_real_i[7] => add_in_r_b[7].DATAIN
data_3_real_i[7] => add_in_r_b[8].DATAIN
data_4_real_i[0] => add_in_r_d.DATAB
data_4_real_i[0] => add_in_i_d.DATAA
data_4_real_i[1] => add_in_r_d.DATAB
data_4_real_i[1] => add_in_i_d.DATAA
data_4_real_i[2] => add_in_r_d.DATAB
data_4_real_i[2] => add_in_i_d.DATAA
data_4_real_i[3] => add_in_r_d.DATAB
data_4_real_i[3] => add_in_i_d.DATAA
data_4_real_i[4] => add_in_r_d.DATAB
data_4_real_i[4] => add_in_i_d.DATAA
data_4_real_i[5] => add_in_r_d.DATAB
data_4_real_i[5] => add_in_i_d.DATAA
data_4_real_i[6] => add_in_r_d.DATAB
data_4_real_i[6] => add_in_i_d.DATAA
data_4_real_i[7] => add_in_r_d.DATAB
data_4_real_i[7] => add_in_i_d.DATAA
data_1_imag_i[0] => add_in_i_a[0].DATAIN
data_1_imag_i[1] => add_in_i_a[1].DATAIN
data_1_imag_i[2] => add_in_i_a[2].DATAIN
data_1_imag_i[3] => add_in_i_a[3].DATAIN
data_1_imag_i[4] => add_in_i_a[4].DATAIN
data_1_imag_i[5] => add_in_i_a[5].DATAIN
data_1_imag_i[6] => add_in_i_a[6].DATAIN
data_1_imag_i[7] => add_in_i_a[7].DATAIN
data_1_imag_i[7] => add_in_i_a[8].DATAIN
data_2_imag_i[0] => add_in_r_c.DATAA
data_2_imag_i[0] => add_in_i_c.DATAB
data_2_imag_i[1] => add_in_r_c.DATAA
data_2_imag_i[1] => add_in_i_c.DATAB
data_2_imag_i[2] => add_in_r_c.DATAA
data_2_imag_i[2] => add_in_i_c.DATAB
data_2_imag_i[3] => add_in_r_c.DATAA
data_2_imag_i[3] => add_in_i_c.DATAB
data_2_imag_i[4] => add_in_r_c.DATAA
data_2_imag_i[4] => add_in_i_c.DATAB
data_2_imag_i[5] => add_in_r_c.DATAA
data_2_imag_i[5] => add_in_i_c.DATAB
data_2_imag_i[6] => add_in_r_c.DATAA
data_2_imag_i[6] => add_in_i_c.DATAB
data_2_imag_i[7] => add_in_r_c.DATAA
data_2_imag_i[7] => add_in_i_c.DATAB
data_3_imag_i[0] => add_in_i_b[0].DATAIN
data_3_imag_i[1] => add_in_i_b[1].DATAIN
data_3_imag_i[2] => add_in_i_b[2].DATAIN
data_3_imag_i[3] => add_in_i_b[3].DATAIN
data_3_imag_i[4] => add_in_i_b[4].DATAIN
data_3_imag_i[5] => add_in_i_b[5].DATAIN
data_3_imag_i[6] => add_in_i_b[6].DATAIN
data_3_imag_i[7] => add_in_i_b[7].DATAIN
data_3_imag_i[7] => add_in_i_b[8].DATAIN
data_4_imag_i[0] => add_in_r_d.DATAA
data_4_imag_i[0] => add_in_i_d.DATAB
data_4_imag_i[1] => add_in_r_d.DATAA
data_4_imag_i[1] => add_in_i_d.DATAB
data_4_imag_i[2] => add_in_r_d.DATAA
data_4_imag_i[2] => add_in_i_d.DATAB
data_4_imag_i[3] => add_in_r_d.DATAA
data_4_imag_i[3] => add_in_i_d.DATAB
data_4_imag_i[4] => add_in_r_d.DATAA
data_4_imag_i[4] => add_in_i_d.DATAB
data_4_imag_i[5] => add_in_r_d.DATAA
data_4_imag_i[5] => add_in_i_d.DATAB
data_4_imag_i[6] => add_in_r_d.DATAA
data_4_imag_i[6] => add_in_i_d.DATAB
data_4_imag_i[7] => add_in_r_d.DATAA
data_4_imag_i[7] => add_in_i_d.DATAB
data_real_o[0] <= data_real_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[1] <= data_real_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[2] <= data_real_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[3] <= data_real_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[4] <= data_real_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[5] <= data_real_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[6] <= data_real_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[7] <= data_real_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[0] <= data_imag_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[1] <= data_imag_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[2] <= data_imag_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[3] <= data_imag_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[4] <= data_imag_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[5] <= data_imag_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[6] <= data_imag_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[7] <= data_imag_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_val <= asj_fft_tdl_bit:gen_str_val:delay_val.data_out


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_2gj:auto_generated.dataa[0]
dataa[1] => add_sub_2gj:auto_generated.dataa[1]
dataa[2] => add_sub_2gj:auto_generated.dataa[2]
dataa[3] => add_sub_2gj:auto_generated.dataa[3]
dataa[4] => add_sub_2gj:auto_generated.dataa[4]
dataa[5] => add_sub_2gj:auto_generated.dataa[5]
dataa[6] => add_sub_2gj:auto_generated.dataa[6]
dataa[7] => add_sub_2gj:auto_generated.dataa[7]
dataa[8] => add_sub_2gj:auto_generated.dataa[8]
dataa[9] => add_sub_2gj:auto_generated.dataa[9]
dataa[10] => add_sub_2gj:auto_generated.dataa[10]
datab[0] => add_sub_2gj:auto_generated.datab[0]
datab[1] => add_sub_2gj:auto_generated.datab[1]
datab[2] => add_sub_2gj:auto_generated.datab[2]
datab[3] => add_sub_2gj:auto_generated.datab[3]
datab[4] => add_sub_2gj:auto_generated.datab[4]
datab[5] => add_sub_2gj:auto_generated.datab[5]
datab[6] => add_sub_2gj:auto_generated.datab[6]
datab[7] => add_sub_2gj:auto_generated.datab[7]
datab[8] => add_sub_2gj:auto_generated.datab[8]
datab[9] => add_sub_2gj:auto_generated.datab[9]
datab[10] => add_sub_2gj:auto_generated.datab[10]
cin => add_sub_2gj:auto_generated.cin
add_sub => add_sub_2gj:auto_generated.add_sub
clock => add_sub_2gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_2gj:auto_generated.clken
result[0] <= add_sub_2gj:auto_generated.result[0]
result[1] <= add_sub_2gj:auto_generated.result[1]
result[2] <= add_sub_2gj:auto_generated.result[2]
result[3] <= add_sub_2gj:auto_generated.result[3]
result[4] <= add_sub_2gj:auto_generated.result[4]
result[5] <= add_sub_2gj:auto_generated.result[5]
result[6] <= add_sub_2gj:auto_generated.result[6]
result[7] <= add_sub_2gj:auto_generated.result[7]
result[8] <= add_sub_2gj:auto_generated.result[8]
result[9] <= add_sub_2gj:auto_generated.result[9]
result[10] <= add_sub_2gj:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_lpp_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


