Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Dec  5 14:46:51 2018
| Host         : ece17 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.710        0.000                      0                 3329        0.050        0.000                      0                 3329        3.500        0.000                       0                  1022  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.333        0.000                      0                 2524        0.050        0.000                      0                 2524        3.500        0.000                       0                  1022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.710        0.000                      0                  805        0.535        0.000                      0                  805  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_0/U0/r_x/FSM_onehot_curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.580ns (8.726%)  route 6.067ns (91.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.067    11.863    design_1_i/uart_0/U0/r_x/rst
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.987 r  design_1_i/uart_0/U0/r_x/FSM_onehot_curr[2]_i_1/O
                         net (fo=1, routed)           0.000    11.987    design_1_i/uart_0/U0/r_x/FSM_onehot_curr[2]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  design_1_i/uart_0/U0/r_x/FSM_onehot_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.493    12.885    design_1_i/uart_0/U0/r_x/clk
    SLICE_X32Y31         FDRE                                         r  design_1_i/uart_0/U0/r_x/FSM_onehot_curr_reg[2]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.241    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.079    13.320    design_1_i/uart_0/U0/r_x/FSM_onehot_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/res_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 3.238ns (49.752%)  route 3.270ns (50.248%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.723     5.392    design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.846 r  design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.679     9.525    design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X23Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.649 r  design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.649    design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X23Y47         MUXF7 (Prop_muxf7_I0_O)      0.238     9.887 r  design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=1, routed)           0.726    10.613    design_1_i/controls_0/U0/dIn[14]
    SLICE_X24Y42         LUT4 (Prop_lut4_I2_O)        0.298    10.911 r  design_1_i/controls_0/U0/res[14]_i_3/O
                         net (fo=1, routed)           0.865    11.776    design_1_i/controls_0/U0/res[14]_i_3_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.900 r  design_1_i/controls_0/U0/res[14]_i_1/O
                         net (fo=1, routed)           0.000    11.900    design_1_i/controls_0/U0/res[14]_i_1_n_0
    SLICE_X21Y40         FDCE                                         r  design_1_i/controls_0/U0/res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.500    12.892    design_1_i/controls_0/U0/clk
    SLICE_X21Y40         FDCE                                         r  design_1_i/controls_0/U0/res_reg[14]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X21Y40         FDCE (Setup_fdce_C_D)        0.029    13.277    design_1_i/controls_0/U0/res_reg[14]
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_0/U0/r_x/d_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 0.456ns (7.515%)  route 5.612ns (92.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         5.612    11.408    design_1_i/uart_0/U0/r_x/rst
    SLICE_X33Y31         FDRE                                         r  design_1_i/uart_0/U0/r_x/d_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.493    12.885    design_1_i/uart_0/U0/r_x/clk
    SLICE_X33Y31         FDRE                                         r  design_1_i/uart_0/U0/r_x/d_reg[7]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.241    
    SLICE_X33Y31         FDRE (Setup_fdre_C_R)       -0.429    12.812    design_1_i/uart_0/U0/r_x/d_reg[7]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/res_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 2.279ns (35.616%)  route 4.120ns (64.384%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.660     5.328    design_1_i/controls_0/U0/clk
    SLICE_X19Y27         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  design_1_i/controls_0/U0/rID2_reg[1]/Q
                         net (fo=149, routed)         1.686     7.470    design_1_i/regs_0/U0/id2[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.594 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.594    design_1_i/regs_0/U0/dout2[7]_INST_0_i_11_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     7.835 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.076     8.911    design_1_i/regs_0/U0/dout2[7]_INST_0_i_4_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I5_O)        0.298     9.209 r  design_1_i/regs_0/U0/dout2[7]_INST_0/O
                         net (fo=8, routed)           0.770     9.979    design_1_i/controls_0/U0/regrD2[7]
    SLICE_X22Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.103 r  design_1_i/controls_0/U0/res0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.103    design_1_i/controls_0/U0/res0_carry__0_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.504 r  design_1_i/controls_0/U0/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.504    design_1_i/controls_0/U0/res0_carry__0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  design_1_i/controls_0/U0/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.618    design_1_i/controls_0/U0/res0_carry__1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.840 r  design_1_i/controls_0/U0/res0_carry__2/O[0]
                         net (fo=1, routed)           0.588    11.428    design_1_i/controls_0/U0/in22[12]
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.299    11.727 r  design_1_i/controls_0/U0/res[12]_i_1/O
                         net (fo=1, routed)           0.000    11.727    design_1_i/controls_0/U0/res[12]_i_1_n_0
    SLICE_X22Y42         FDCE                                         r  design_1_i/controls_0/U0/res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.497    12.889    design_1_i/controls_0/U0/clk
    SLICE_X22Y42         FDCE                                         r  design_1_i/controls_0/U0/res_reg[12]/C
                         clock pessimism              0.291    13.180    
                         clock uncertainty           -0.035    13.144    
    SLICE_X22Y42         FDCE (Setup_fdce_C_D)        0.029    13.173    design_1_i/controls_0/U0/res_reg[12]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/res_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 3.238ns (51.200%)  route 3.086ns (48.799%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.723     5.392    design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.846 r  design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.719     9.565    design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X22Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.689 r  design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.689    design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0
    SLICE_X22Y47         MUXF7 (Prop_muxf7_I0_O)      0.238     9.927 r  design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.592    10.519    design_1_i/controls_0/U0/dIn[8]
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.298    10.817 r  design_1_i/controls_0/U0/res[8]_i_4/O
                         net (fo=1, routed)           0.775    11.592    design_1_i/controls_0/U0/res[8]_i_4_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.716 r  design_1_i/controls_0/U0/res[8]_i_1/O
                         net (fo=1, routed)           0.000    11.716    design_1_i/controls_0/U0/res[8]_i_1_n_0
    SLICE_X23Y40         FDCE                                         r  design_1_i/controls_0/U0/res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X23Y40         FDCE                                         r  design_1_i/controls_0/U0/res_reg[8]/C
                         clock pessimism              0.291    13.179    
                         clock uncertainty           -0.035    13.143    
    SLICE_X23Y40         FDCE (Setup_fdce_C_D)        0.029    13.172    design_1_i/controls_0/U0/res_reg[8]
  -------------------------------------------------------------------
                         required time                         13.172    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/res_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 2.263ns (35.430%)  route 4.124ns (64.570%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.660     5.328    design_1_i/controls_0/U0/clk
    SLICE_X19Y27         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  design_1_i/controls_0/U0/rID2_reg[1]/Q
                         net (fo=149, routed)         1.686     7.470    design_1_i/regs_0/U0/id2[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.594 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.594    design_1_i/regs_0/U0/dout2[7]_INST_0_i_11_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     7.835 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.076     8.911    design_1_i/regs_0/U0/dout2[7]_INST_0_i_4_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I5_O)        0.298     9.209 r  design_1_i/regs_0/U0/dout2[7]_INST_0/O
                         net (fo=8, routed)           0.770     9.979    design_1_i/controls_0/U0/regrD2[7]
    SLICE_X22Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.103 r  design_1_i/controls_0/U0/res0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.103    design_1_i/controls_0/U0/res0_carry__0_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.504 r  design_1_i/controls_0/U0/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.504    design_1_i/controls_0/U0/res0_carry__0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.817 r  design_1_i/controls_0/U0/res0_carry__1/O[3]
                         net (fo=1, routed)           0.592    11.410    design_1_i/controls_0/U0/in22[11]
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.306    11.716 r  design_1_i/controls_0/U0/res[11]_i_1/O
                         net (fo=1, routed)           0.000    11.716    design_1_i/controls_0/U0/res[11]_i_1_n_0
    SLICE_X22Y40         FDCE                                         r  design_1_i/controls_0/U0/res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X22Y40         FDCE                                         r  design_1_i/controls_0/U0/res_reg[11]/C
                         clock pessimism              0.291    13.179    
                         clock uncertainty           -0.035    13.143    
    SLICE_X22Y40         FDCE (Setup_fdce_C_D)        0.029    13.172    design_1_i/controls_0/U0/res_reg[11]
  -------------------------------------------------------------------
                         required time                         13.172    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/res_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 2.395ns (37.578%)  route 3.978ns (62.422%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.660     5.328    design_1_i/controls_0/U0/clk
    SLICE_X19Y27         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  design_1_i/controls_0/U0/rID2_reg[1]/Q
                         net (fo=149, routed)         1.686     7.470    design_1_i/regs_0/U0/id2[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.594 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.594    design_1_i/regs_0/U0/dout2[7]_INST_0_i_11_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     7.835 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.076     8.911    design_1_i/regs_0/U0/dout2[7]_INST_0_i_4_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I5_O)        0.298     9.209 r  design_1_i/regs_0/U0/dout2[7]_INST_0/O
                         net (fo=8, routed)           0.770     9.979    design_1_i/controls_0/U0/regrD2[7]
    SLICE_X22Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.103 r  design_1_i/controls_0/U0/res0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.103    design_1_i/controls_0/U0/res0_carry__0_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.504 r  design_1_i/controls_0/U0/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.504    design_1_i/controls_0/U0/res0_carry__0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  design_1_i/controls_0/U0/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.618    design_1_i/controls_0/U0/res0_carry__1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.952 r  design_1_i/controls_0/U0/res0_carry__2/O[1]
                         net (fo=1, routed)           0.447    11.399    design_1_i/controls_0/U0/in22[13]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.303    11.702 r  design_1_i/controls_0/U0/res[13]_i_1/O
                         net (fo=1, routed)           0.000    11.702    design_1_i/controls_0/U0/res[13]_i_1_n_0
    SLICE_X23Y42         FDCE                                         r  design_1_i/controls_0/U0/res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.497    12.889    design_1_i/controls_0/U0/clk
    SLICE_X23Y42         FDCE                                         r  design_1_i/controls_0/U0/res_reg[13]/C
                         clock pessimism              0.291    13.180    
                         clock uncertainty           -0.035    13.144    
    SLICE_X23Y42         FDCE (Setup_fdce_C_D)        0.029    13.173    design_1_i/controls_0/U0/res_reg[13]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/res_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.377ns (37.430%)  route 3.973ns (62.570%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.660     5.328    design_1_i/controls_0/U0/clk
    SLICE_X19Y27         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  design_1_i/controls_0/U0/rID2_reg[1]/Q
                         net (fo=149, routed)         1.686     7.470    design_1_i/regs_0/U0/id2[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.594 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.594    design_1_i/regs_0/U0/dout2[7]_INST_0_i_11_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     7.835 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.076     8.911    design_1_i/regs_0/U0/dout2[7]_INST_0_i_4_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I5_O)        0.298     9.209 r  design_1_i/regs_0/U0/dout2[7]_INST_0/O
                         net (fo=8, routed)           0.770     9.979    design_1_i/controls_0/U0/regrD2[7]
    SLICE_X22Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.103 r  design_1_i/controls_0/U0/res0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.103    design_1_i/controls_0/U0/res0_carry__0_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.504 r  design_1_i/controls_0/U0/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.504    design_1_i/controls_0/U0/res0_carry__0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  design_1_i/controls_0/U0/res0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.618    design_1_i/controls_0/U0/res0_carry__1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.931 r  design_1_i/controls_0/U0/res0_carry__2/O[3]
                         net (fo=1, routed)           0.442    11.373    design_1_i/controls_0/U0/in22[15]
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.306    11.679 r  design_1_i/controls_0/U0/res[15]_i_2/O
                         net (fo=1, routed)           0.000    11.679    design_1_i/controls_0/U0/res[15]_i_2_n_0
    SLICE_X22Y40         FDCE                                         r  design_1_i/controls_0/U0/res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X22Y40         FDCE                                         r  design_1_i/controls_0/U0/res_reg[15]/C
                         clock pessimism              0.291    13.179    
                         clock uncertainty           -0.035    13.143    
    SLICE_X22Y40         FDCE (Setup_fdce_C_D)        0.031    13.174    design_1_i/controls_0/U0/res_reg[15]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/res_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.185ns (34.791%)  route 4.095ns (65.209%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.660     5.328    design_1_i/controls_0/U0/clk
    SLICE_X19Y27         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  design_1_i/controls_0/U0/rID2_reg[1]/Q
                         net (fo=149, routed)         1.686     7.470    design_1_i/regs_0/U0/id2[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.594 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.594    design_1_i/regs_0/U0/dout2[7]_INST_0_i_11_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     7.835 r  design_1_i/regs_0/U0/dout2[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.076     8.911    design_1_i/regs_0/U0/dout2[7]_INST_0_i_4_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I5_O)        0.298     9.209 r  design_1_i/regs_0/U0/dout2[7]_INST_0/O
                         net (fo=8, routed)           0.770     9.979    design_1_i/controls_0/U0/regrD2[7]
    SLICE_X22Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.103 r  design_1_i/controls_0/U0/res0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.103    design_1_i/controls_0/U0/res0_carry__0_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.504 r  design_1_i/controls_0/U0/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.504    design_1_i/controls_0/U0/res0_carry__0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.743 r  design_1_i/controls_0/U0/res0_carry__1/O[2]
                         net (fo=1, routed)           0.563    11.307    design_1_i/controls_0/U0/in22[10]
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.302    11.609 r  design_1_i/controls_0/U0/res[10]_i_1/O
                         net (fo=1, routed)           0.000    11.609    design_1_i/controls_0/U0/res[10]_i_1_n_0
    SLICE_X22Y41         FDCE                                         r  design_1_i/controls_0/U0/res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.497    12.889    design_1_i/controls_0/U0/clk
    SLICE_X22Y41         FDCE                                         r  design_1_i/controls_0/U0/res_reg[10]/C
                         clock pessimism              0.291    13.180    
                         clock uncertainty           -0.035    13.144    
    SLICE_X22Y41         FDCE (Setup_fdce_C_D)        0.029    13.173    design_1_i/controls_0/U0/res_reg[10]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_0/U0/r_x/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.456ns (7.745%)  route 5.432ns (92.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         5.432    11.228    design_1_i/uart_0/U0/r_x/rst
    SLICE_X31Y31         FDRE                                         r  design_1_i/uart_0/U0/r_x/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.492    12.884    design_1_i/uart_0/U0/r_x/clk
    SLICE_X31Y31         FDRE                                         r  design_1_i/uart_0/U0/r_x/count_reg[2]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.240    
    SLICE_X31Y31         FDRE (Setup_fdre_C_R)       -0.429    12.811    design_1_i/uart_0/U0/r_x/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  1.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/res_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/regwD1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.275%)  route 0.225ns (54.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.558     1.470    design_1_i/controls_0/U0/clk
    SLICE_X23Y35         FDCE                                         r  design_1_i/controls_0/U0/res_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  design_1_i/controls_0/U0/res_reg[5]/Q
                         net (fo=1, routed)           0.225     1.836    design_1_i/controls_0/U0/res_reg_n_0_[5]
    SLICE_X19Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.881 r  design_1_i/controls_0/U0/regwD1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    design_1_i/controls_0/U0/regwD1[5]_i_1_n_0
    SLICE_X19Y38         FDCE                                         r  design_1_i/controls_0/U0/regwD1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.831     1.990    design_1_i/controls_0/U0/clk
    SLICE_X19Y38         FDCE                                         r  design_1_i/controls_0/U0/regwD1_reg[5]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X19Y38         FDCE (Hold_fdce_C_D)         0.092     1.830    design_1_i/controls_0/U0/regwD1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/fbAddr1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/framebuffer_0/U0/memSignal_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/controls_0/U0/clk
    SLICE_X26Y36         FDCE                                         r  design_1_i/controls_0/U0/fbAddr1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  design_1_i/controls_0/U0/fbAddr1_reg[5]/Q
                         net (fo=2, routed)           0.160     1.773    design_1_i/framebuffer_0/U0/addr1[5]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.873     2.032    design_1_i/framebuffer_0/U0/clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.716    design_1_i/framebuffer_0/U0/memSignal_reg_0
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/pixel_pusher_0/U0/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/framebuffer_0/U0/memSignal_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.592%)  route 0.168ns (54.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.563     1.475    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X27Y39         FDRE                                         r  design_1_i/pixel_pusher_0/U0/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/pixel_pusher_0/U0/address_reg[4]/Q
                         net (fo=3, routed)           0.168     1.784    design_1_i/framebuffer_0/U0/addr2[4]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.870     2.029    design_1_i/framebuffer_0/U0/clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/CLKBWRCLK
                         clock pessimism             -0.499     1.530    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.713    design_1_i/framebuffer_0/U0/memSignal_reg_0
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/pixel_pusher_0/U0/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/framebuffer_0/U0/memSignal_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.511%)  route 0.169ns (54.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.563     1.475    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X27Y38         FDRE                                         r  design_1_i/pixel_pusher_0/U0/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/pixel_pusher_0/U0/address_reg[0]/Q
                         net (fo=3, routed)           0.169     1.785    design_1_i/framebuffer_0/U0/addr2[0]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.870     2.029    design_1_i/framebuffer_0/U0/clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/CLKBWRCLK
                         clock pessimism             -0.499     1.530    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.713    design_1_i/framebuffer_0/U0/memSignal_reg_0
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/currIN_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/imm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.769%)  route 0.249ns (57.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.552     1.464    design_1_i/controls_0/U0/clk
    SLICE_X22Y22         FDCE                                         r  design_1_i/controls_0/U0/currIN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  design_1_i/controls_0/U0/currIN_reg[4]/Q
                         net (fo=1, routed)           0.249     1.854    design_1_i/controls_0/U0/in16[3]
    SLICE_X21Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.899 r  design_1_i/controls_0/U0/imm[3]_i_1/O
                         net (fo=1, routed)           0.000     1.899    design_1_i/controls_0/U0/imm[3]_i_1_n_0
    SLICE_X21Y26         FDCE                                         r  design_1_i/controls_0/U0/imm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.817     1.976    design_1_i/controls_0/U0/clk
    SLICE_X21Y26         FDCE                                         r  design_1_i/controls_0/U0/imm_reg[3]/C
                         clock pessimism             -0.252     1.724    
    SLICE_X21Y26         FDCE (Hold_fdce_C_D)         0.092     1.816    design_1_i/controls_0/U0/imm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/fbDout1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/framebuffer_0/U0/memSignal_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.737%)  route 0.161ns (53.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/controls_0/U0/clk
    SLICE_X27Y36         FDCE                                         r  design_1_i/controls_0/U0/fbDout1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  design_1_i/controls_0/U0/fbDout1_reg[2]/Q
                         net (fo=1, routed)           0.161     1.774    design_1_i/framebuffer_0/U0/din1[2]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.873     2.032    design_1_i/framebuffer_0/U0/clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.688    design_1_i/framebuffer_0/U0/memSignal_reg_0
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/fbDout1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/framebuffer_0/U0/memSignal_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.302%)  route 0.164ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.563     1.475    design_1_i/controls_0/U0/clk
    SLICE_X26Y38         FDCE                                         r  design_1_i/controls_0/U0/fbDout1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  design_1_i/controls_0/U0/fbDout1_reg[3]/Q
                         net (fo=1, routed)           0.164     1.779    design_1_i/framebuffer_0/U0/din1[3]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.873     2.032    design_1_i/framebuffer_0/U0/clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.688    design_1_i/framebuffer_0/U0/memSignal_reg_0
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/res_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/regwD1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.228%)  route 0.265ns (58.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/controls_0/U0/clk
    SLICE_X22Y40         FDCE                                         r  design_1_i/controls_0/U0/res_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  design_1_i/controls_0/U0/res_reg[11]/Q
                         net (fo=1, routed)           0.265     1.879    design_1_i/controls_0/U0/res_reg_n_0_[11]
    SLICE_X19Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.924 r  design_1_i/controls_0/U0/regwD1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.924    design_1_i/controls_0/U0/regwD1[11]_i_1_n_0
    SLICE_X19Y38         FDCE                                         r  design_1_i/controls_0/U0/regwD1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.831     1.990    design_1_i/controls_0/U0/clk
    SLICE_X19Y38         FDCE                                         r  design_1_i/controls_0/U0/regwD1_reg[11]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X19Y38         FDCE (Hold_fdce_C_D)         0.091     1.829    design_1_i/controls_0/U0/regwD1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/fbDout1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/framebuffer_0/U0/memSignal_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.491%)  route 0.169ns (54.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.563     1.475    design_1_i/controls_0/U0/clk
    SLICE_X26Y38         FDCE                                         r  design_1_i/controls_0/U0/fbDout1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  design_1_i/controls_0/U0/fbDout1_reg[5]/Q
                         net (fo=1, routed)           0.169     1.785    design_1_i/framebuffer_0/U0/din1[5]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.873     2.032    design_1_i/framebuffer_0/U0/clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.688    design_1_i/framebuffer_0/U0/memSignal_reg_0
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/fbDout1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/framebuffer_0/U0/memSignal_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.196%)  route 0.171ns (54.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.563     1.475    design_1_i/controls_0/U0/clk
    SLICE_X26Y38         FDCE                                         r  design_1_i/controls_0/U0/fbDout1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  design_1_i/controls_0/U0/fbDout1_reg[7]/Q
                         net (fo=1, routed)           0.171     1.787    design_1_i/framebuffer_0/U0/din1[7]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.873     2.032    design_1_i/framebuffer_0/U0/clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/framebuffer_0/U0/memSignal_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.688    design_1_i/framebuffer_0/U0/memSignal_reg_0
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y8   design_1_i/framebuffer_0/U0/memSignal_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y7   design_1_i/framebuffer_0/U0/memSignal_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8   design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8   design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9   design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9   design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7   design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7   design_1_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y37  design_1_i/clock_div_112500_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y21  design_1_i/irMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/design_1_i/irMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_9_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y44  design_1_i/regs_0/U0/regs_reg[16][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y44  design_1_i/regs_0/U0/regs_reg[16][14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y29  design_1_i/regs_0/U0/regs_reg[16][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y29  design_1_i/regs_0/U0/regs_reg[16][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y32  design_1_i/regs_0/U0/regs_reg[16][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y32  design_1_i/regs_0/U0/regs_reg[16][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X13Y39  design_1_i/regs_0/U0/regs_reg[16][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X25Y33  design_1_i/regs_0/U0/regs_reg[17][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y38  design_1_i/clock_div_112500_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y37  design_1_i/clock_div_112500_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y38  design_1_i/clock_div_112500_0/U0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y38  design_1_i/clock_div_112500_0/U0/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y44  design_1_i/regs_0/U0/regs_reg[16][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y43  design_1_i/regs_0/U0/regs_reg[16][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y43  design_1_i/regs_0/U0/regs_reg[16][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y43  design_1_i/regs_0/U0/regs_reg[16][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y44  design_1_i/regs_0/U0/regs_reg[16][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y43  design_1_i/regs_0/U0/regs_reg[16][15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/regs_reg[21][9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.456ns (6.717%)  route 6.333ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.333    12.129    design_1_i/regs_0/U0/rst
    SLICE_X25Y39         FDCE                                         f  design_1_i/regs_0/U0/regs_reg[21][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/regs_0/U0/clk
    SLICE_X25Y39         FDCE                                         r  design_1_i/regs_0/U0/regs_reg[21][9]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X25Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.839    design_1_i/regs_0/U0/regs_reg[21][9]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/regs_reg[30][10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 0.456ns (6.717%)  route 6.332ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.332    12.129    design_1_i/regs_0/U0/rst
    SLICE_X22Y45         FDCE                                         f  design_1_i/regs_0/U0/regs_reg[30][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.498    12.890    design_1_i/regs_0/U0/clk
    SLICE_X22Y45         FDCE                                         r  design_1_i/regs_0/U0/regs_reg[30][10]/C
                         clock pessimism              0.391    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X22Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.841    design_1_i/regs_0/U0/regs_reg[30][10]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/fbDout1_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.456ns (6.731%)  route 6.318ns (93.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.318    12.115    design_1_i/controls_0/U0/rst
    SLICE_X25Y40         FDCE                                         f  design_1_i/controls_0/U0/fbDout1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X25Y40         FDCE                                         r  design_1_i/controls_0/U0/fbDout1_reg[11]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X25Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.839    design_1_i/controls_0/U0/fbDout1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/fbDout1_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.456ns (6.731%)  route 6.318ns (93.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.318    12.115    design_1_i/controls_0/U0/rst
    SLICE_X25Y40         FDCE                                         f  design_1_i/controls_0/U0/fbDout1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X25Y40         FDCE                                         r  design_1_i/controls_0/U0/fbDout1_reg[13]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X25Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.839    design_1_i/controls_0/U0/fbDout1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/fbDout1_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.456ns (6.731%)  route 6.318ns (93.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.318    12.115    design_1_i/controls_0/U0/rst
    SLICE_X25Y40         FDCE                                         f  design_1_i/controls_0/U0/fbDout1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X25Y40         FDCE                                         r  design_1_i/controls_0/U0/fbDout1_reg[15]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X25Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.839    design_1_i/controls_0/U0/fbDout1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/FSM_onehot_NS_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.456ns (6.717%)  route 6.333ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.333    12.129    design_1_i/controls_0/U0/rst
    SLICE_X24Y39         FDCE                                         f  design_1_i/controls_0/U0/FSM_onehot_NS_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X24Y39         FDCE                                         r  design_1_i/controls_0/U0/FSM_onehot_NS_reg[17]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X24Y39         FDCE (Recov_fdce_C_CLR)     -0.361    12.883    design_1_i/controls_0/U0/FSM_onehot_NS_reg[17]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/FSM_onehot_NS_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.456ns (6.717%)  route 6.333ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.333    12.129    design_1_i/controls_0/U0/rst
    SLICE_X24Y39         FDCE                                         f  design_1_i/controls_0/U0/FSM_onehot_NS_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X24Y39         FDCE                                         r  design_1_i/controls_0/U0/FSM_onehot_NS_reg[18]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X24Y39         FDCE (Recov_fdce_C_CLR)     -0.319    12.925    design_1_i/controls_0/U0/FSM_onehot_NS_reg[18]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/FSM_onehot_NS_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.456ns (6.717%)  route 6.333ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.333    12.129    design_1_i/controls_0/U0/rst
    SLICE_X24Y39         FDCE                                         f  design_1_i/controls_0/U0/FSM_onehot_NS_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X24Y39         FDCE                                         r  design_1_i/controls_0/U0/FSM_onehot_NS_reg[28]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X24Y39         FDCE (Recov_fdce_C_CLR)     -0.319    12.925    design_1_i/controls_0/U0/FSM_onehot_NS_reg[28]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/FSM_onehot_NS_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.456ns (6.717%)  route 6.333ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.333    12.129    design_1_i/controls_0/U0/rst
    SLICE_X24Y39         FDCE                                         f  design_1_i/controls_0/U0/FSM_onehot_NS_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X24Y39         FDCE                                         r  design_1_i/controls_0/U0/FSM_onehot_NS_reg[29]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X24Y39         FDCE (Recov_fdce_C_CLR)     -0.319    12.925    design_1_i/controls_0/U0/FSM_onehot_NS_reg[29]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/FSM_onehot_NS_reg[33]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.456ns (6.717%)  route 6.333ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.672     5.340    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         6.333    12.129    design_1_i/controls_0/U0/rst
    SLICE_X24Y39         FDCE                                         f  design_1_i/controls_0/U0/FSM_onehot_NS_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        1.496    12.888    design_1_i/controls_0/U0/clk
    SLICE_X24Y39         FDCE                                         r  design_1_i/controls_0/U0/FSM_onehot_NS_reg[33]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X24Y39         FDCE (Recov_fdce_C_CLR)     -0.319    12.925    design_1_i/controls_0/U0/FSM_onehot_NS_reg[33]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/currIN_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.514%)  route 0.321ns (69.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.321     1.935    design_1_i/controls_0/U0/rst
    SLICE_X35Y8          FDCE                                         f  design_1_i/controls_0/U0/currIN_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.833     1.992    design_1_i/controls_0/U0/clk
    SLICE_X35Y8          FDCE                                         r  design_1_i/controls_0/U0/currIN_reg[26]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    design_1_i/controls_0/U0/currIN_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/opcode_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.514%)  route 0.321ns (69.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.321     1.935    design_1_i/controls_0/U0/rst
    SLICE_X35Y8          FDCE                                         f  design_1_i/controls_0/U0/opcode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.833     1.992    design_1_i/controls_0/U0/clk
    SLICE_X35Y8          FDCE                                         r  design_1_i/controls_0/U0/opcode_reg[1]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    design_1_i/controls_0/U0/opcode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/currIN_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.812%)  route 0.385ns (73.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.385     1.999    design_1_i/controls_0/U0/rst
    SLICE_X35Y7          FDCE                                         f  design_1_i/controls_0/U0/currIN_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.833     1.992    design_1_i/controls_0/U0/clk
    SLICE_X35Y7          FDCE                                         r  design_1_i/controls_0/U0/currIN_reg[24]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X35Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    design_1_i/controls_0/U0/currIN_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/currIN_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.063%)  route 0.445ns (75.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.445     2.059    design_1_i/controls_0/U0/rst
    SLICE_X35Y5          FDCE                                         f  design_1_i/controls_0/U0/currIN_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.834     1.993    design_1_i/controls_0/U0/clk
    SLICE_X35Y5          FDCE                                         r  design_1_i/controls_0/U0/currIN_reg[23]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.401    design_1_i/controls_0/U0/currIN_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/currIN_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.063%)  route 0.445ns (75.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.445     2.059    design_1_i/controls_0/U0/rst
    SLICE_X35Y5          FDCE                                         f  design_1_i/controls_0/U0/currIN_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.834     1.993    design_1_i/controls_0/U0/clk
    SLICE_X35Y5          FDCE                                         r  design_1_i/controls_0/U0/currIN_reg[25]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.401    design_1_i/controls_0/U0/currIN_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/opcode_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.063%)  route 0.445ns (75.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.445     2.059    design_1_i/controls_0/U0/rst
    SLICE_X35Y5          FDCE                                         f  design_1_i/controls_0/U0/opcode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.834     1.993    design_1_i/controls_0/U0/clk
    SLICE_X35Y5          FDCE                                         r  design_1_i/controls_0/U0/opcode_reg[0]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.401    design_1_i/controls_0/U0/opcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/opcode_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.063%)  route 0.445ns (75.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.445     2.059    design_1_i/controls_0/U0/rst
    SLICE_X35Y5          FDCE                                         f  design_1_i/controls_0/U0/opcode_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.834     1.993    design_1_i/controls_0/U0/clk
    SLICE_X35Y5          FDCE                                         r  design_1_i/controls_0/U0/opcode_reg[2]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.401    design_1_i/controls_0/U0/opcode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/regwD1_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.369%)  route 0.776ns (84.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.776     2.390    design_1_i/controls_0/U0/rst
    SLICE_X20Y40         FDCE                                         f  design_1_i/controls_0/U0/regwD1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.831     1.990    design_1_i/controls_0/U0/clk
    SLICE_X20Y40         FDCE                                         r  design_1_i/controls_0/U0/regwD1_reg[10]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X20Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    design_1_i/controls_0/U0/regwD1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/regwD1_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.369%)  route 0.776ns (84.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.776     2.390    design_1_i/controls_0/U0/rst
    SLICE_X20Y40         FDCE                                         f  design_1_i/controls_0/U0/regwD1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.831     1.990    design_1_i/controls_0/U0/clk
    SLICE_X20Y40         FDCE                                         r  design_1_i/controls_0/U0/regwD1_reg[14]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X20Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    design_1_i/controls_0/U0/regwD1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/regwD1_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.369%)  route 0.776ns (84.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.561     1.473    design_1_i/debounce_0/U0/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=836, routed)         0.776     2.390    design_1_i/controls_0/U0/rst
    SLICE_X20Y40         FDCE                                         f  design_1_i/controls_0/U0/regwD1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1021, routed)        0.831     1.990    design_1_i/controls_0/U0/clk
    SLICE_X20Y40         FDCE                                         r  design_1_i/controls_0/U0/regwD1_reg[15]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X20Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    design_1_i/controls_0/U0/regwD1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.719    





