****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 27 23:49:34 2023
****************************************


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[25]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0062 &   0.1700 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_/Q (DFFARX1_HVT)
                                                     0.0312   1.0000            0.0830 &   0.2530 r
  I_PCI_TOP/pad_out[25] (net)
                               2   6.6707 
  HFSBUF_11_227/A (NBUFFX16_RVT)           -0.0063   0.0312   1.0000  -0.0039  -0.0037 &   0.2493 r
  HFSBUF_11_227/Y (NBUFFX16_RVT)                     0.0212   1.0000            0.0231 &   0.2724 r
  pad_out[25] (net)            1  36.5233 
  pad_out[25] (out)                         0.0000   0.0212   1.0000   0.0000   0.0045 &   0.2768 r
  data arrival time                                                                        0.2768

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2768
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0732


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[29]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_/Q (DFFARX1_HVT)
                                                     0.0320   1.0000            0.0837 &   0.2534 r
  I_PCI_TOP/n8847 (net)        2   6.9405 
  I_PCI_TOP/U3161/A (NBUFFX32_LVT)         -0.0036   0.0320   1.0000  -0.0007  -0.0005 &   0.2529 r
  I_PCI_TOP/U3161/Y (NBUFFX32_LVT)                   0.0196   1.0000            0.0210 &   0.2739 r
  I_PCI_TOP/pad_out[29] (net)
                               1  33.9446 
  pad_out[29] (out)                         0.0000   0.0196   1.0000   0.0000   0.0030 &   0.2769 r
  pad_out[29] (net)            1 
  data arrival time                                                                        0.2769

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0731


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[15]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0057 &   0.1695 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_/Q (DFFARX1_HVT)
                                                     0.0265   1.0000            0.0791 &   0.2486 r
  I_PCI_TOP/pad_out[15] (net)
                               2   5.0440 
  HFSBUF_11_252/A (NBUFFX16_RVT)           -0.0040   0.0265   1.0000  -0.0007  -0.0006 &   0.2480 r
  HFSBUF_11_252/Y (NBUFFX16_RVT)                     0.0216   1.0000            0.0224 &   0.2703 r
  pad_out[15] (net)            1  39.2908 
  pad_out[15] (out)                         0.0000   0.0216   1.0000   0.0000   0.0067 &   0.2771 r
  data arrival time                                                                        0.2771

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2771
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0729


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[23]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0061 &   0.1699 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_/Q (DFFARX1_HVT)
                                                     0.0283   1.0000            0.0806 &   0.2505 r
  I_PCI_TOP/pad_out[23] (net)
                               2   5.6468 
  ZBUF_4_inst_54760/A (NBUFFX16_LVT)       -0.0015   0.0283   1.0000  -0.0002  -0.0001 &   0.2504 r
  ZBUF_4_inst_54760/Y (NBUFFX16_LVT)                 0.0213   1.0000            0.0205 &   0.2709 r
  pad_out[23] (net)            1  37.5376 
  pad_out[23] (out)                         0.0000   0.0213   1.0000   0.0000   0.0063 &   0.2772 r
  data arrival time                                                                        0.2772

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2772
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0728


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[21]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0062 &   0.1700 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_/Q (DFFARX1_HVT)
                                                     0.0289   1.0000            0.0811 &   0.2510 r
  I_PCI_TOP/pad_out[21] (net)
                               2   5.8620 
  HFSBUF_11_244/A (NBUFFX16_RVT)            0.0000   0.0289   1.0000   0.0000   0.0002 &   0.2512 r
  HFSBUF_11_244/Y (NBUFFX16_RVT)                     0.0209   1.0000            0.0229 &   0.2740 r
  pad_out[21] (net)            1  37.1279 
  pad_out[21] (out)                         0.0000   0.0209   1.0000   0.0000   0.0045 &   0.2786 r
  data arrival time                                                                        0.2786

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2786
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0714


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[11]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0060 &   0.1698 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/Q (DFFARX1_HVT)
                                                     0.0289   1.0000            0.0811 &   0.2508 r
  I_PCI_TOP/pad_out[11] (net)
                               2   5.8539 
  HFSBUF_11_235/A (NBUFFX16_RVT)           -0.0023   0.0289   1.0000  -0.0004  -0.0003 &   0.2506 r
  HFSBUF_11_235/Y (NBUFFX16_RVT)                     0.0218   1.0000            0.0227 &   0.2733 r
  pad_out[11] (net)            1  38.6654 
  pad_out[11] (out)                         0.0000   0.0218   1.0000   0.0000   0.0062 &   0.2795 r
  data arrival time                                                                        0.2795

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2795
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0705


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[17]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1696 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/Q (DFFARX1_HVT)
                                                     0.0299   1.0000            0.0819 &   0.2516 r
  I_PCI_TOP/pad_out[17] (net)
                               2   6.2132 
  HFSBUF_11_254/A (NBUFFX16_RVT)           -0.0012   0.0299   1.0000  -0.0002  -0.0001 &   0.2515 r
  HFSBUF_11_254/Y (NBUFFX16_RVT)                     0.0215   1.0000            0.0230 &   0.2745 r
  pad_out[17] (net)            1  37.9087 
  pad_out[17] (out)                         0.0000   0.0215   1.0000   0.0000   0.0052 &   0.2796 r
  data arrival time                                                                        0.2796

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2796
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0704


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[3] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_/Q (DFFARX1_HVT)
                                                     0.0296   1.0000            0.0817 &   0.2514 r
  I_PCI_TOP/pad_out[3] (net)   2   6.1252 
  HFSBUF_11_246/A (NBUFFX16_RVT)           -0.0019   0.0296   1.0000  -0.0003  -0.0001 &   0.2513 r
  HFSBUF_11_246/Y (NBUFFX16_RVT)                     0.0216   1.0000            0.0229 &   0.2742 r
  pad_out[3] (net)             1  38.2802 
  pad_out[3] (out)                          0.0000   0.0216   1.0000   0.0000   0.0055 &   0.2797 r
  data arrival time                                                                        0.2797

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2797
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0703


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[18]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_/Q (DFFARX1_HVT)
                                                     0.0252   1.0000            0.0780 &   0.2476 r
  I_PCI_TOP/pad_out[18] (net)
                               2   4.5628 
  HFSBUF_11_240/A (NBUFFX16_RVT)           -0.0027   0.0252   1.0000  -0.0005  -0.0004 &   0.2472 r
  HFSBUF_11_240/Y (NBUFFX16_RVT)                     0.0220   1.0000            0.0220 &   0.2693 r
  pad_out[18] (net)            1  45.2925 
  pad_out[18] (out)                         0.0000   0.0220   1.0000   0.0000   0.0115 &   0.2807 r
  data arrival time                                                                        0.2807

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2807
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0693


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[9] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0058 &   0.1696 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/Q (DFFARX1_HVT)
                                                     0.0310   1.0000            0.0829 &   0.2525 r
  I_PCI_TOP/pad_out[9] (net)   2   6.6068 
  HFSBUF_11_253/A (NBUFFX16_RVT)           -0.0014   0.0310   1.0000  -0.0002  -0.0000 &   0.2524 r
  HFSBUF_11_253/Y (NBUFFX16_RVT)                     0.0217   1.0000            0.0231 &   0.2755 r
  pad_out[9] (net)             1  37.9187 
  pad_out[9] (out)                          0.0000   0.0217   1.0000   0.0000   0.0053 &   0.2808 r
  data arrival time                                                                        0.2808

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2808
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0692


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[1] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_/Q (DFFARX1_HVT)
                                                     0.0314   1.0000            0.0832 &   0.2529 r
  I_PCI_TOP/pad_out[1] (net)   2   6.7520 
  HFSBUF_11_234/A (NBUFFX16_RVT)            0.0000   0.0314   1.0000   0.0000   0.0002 &   0.2531 r
  HFSBUF_11_234/Y (NBUFFX16_RVT)                     0.0217   1.0000            0.0232 &   0.2763 r
  pad_out[1] (net)             1  38.0273 
  pad_out[1] (out)                          0.0000   0.0217   1.0000   0.0000   0.0051 &   0.2814 r
  data arrival time                                                                        0.2814

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2814
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0686


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[7] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0058 &   0.1696 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_/Q (DFFARX1_HVT)
                                                     0.0329   1.0000            0.0844 &   0.2539 r
  I_PCI_TOP/pad_out[7] (net)   2   7.2369 
  HFSBUF_11_245/A (NBUFFX16_RVT)           -0.0031   0.0329   1.0000  -0.0017  -0.0015 &   0.2525 r
  HFSBUF_11_245/Y (NBUFFX16_RVT)                     0.0224   1.0000            0.0232 &   0.2756 r
  pad_out[7] (net)             1  37.7682 
  pad_out[7] (out)                          0.0000   0.0224   1.0000   0.0000   0.0059 &   0.2815 r
  data arrival time                                                                        0.2815

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2815
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0685


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[27]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0060 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_/Q (DFFARX1_HVT)
                                                     0.0329   1.0000            0.0844 &   0.2541 r
  I_PCI_TOP/pad_out[27] (net)
                               2   7.2474 
  HFSBUF_11_228/A (NBUFFX16_RVT)           -0.0026   0.0329   1.0000  -0.0022  -0.0020 &   0.2521 r
  HFSBUF_11_228/Y (NBUFFX16_RVT)                     0.0227   1.0000            0.0234 &   0.2755 r
  pad_out[27] (net)            1  40.0157 
  pad_out[27] (out)                         0.0000   0.0227   1.0000   0.0000   0.0062 &   0.2817 r
  data arrival time                                                                        0.2817

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2817
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0683


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[26]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0060 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_/Q (DFFARX1_HVT)
                                                     0.0312   1.0000            0.0830 &   0.2527 r
  I_PCI_TOP/pad_out[26] (net)
                               2   6.6448 
  ZBUF_4_inst_54759/A (NBUFFX16_LVT)       -0.0037   0.0312   1.0000  -0.0024  -0.0023 &   0.2504 r
  ZBUF_4_inst_54759/Y (NBUFFX16_LVT)                 0.0229   1.0000            0.0209 &   0.2713 r
  pad_out[26] (net)            1  44.3119 
  pad_out[26] (out)                         0.0000   0.0229   1.0000   0.0000   0.0108 &   0.2821 r
  data arrival time                                                                        0.2821

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2821
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0679


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[22]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0062 &   0.1699 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_/Q (DFFARX1_HVT)
                                                     0.0296   1.0000            0.0816 &   0.2516 r
  I_PCI_TOP/pad_out[22] (net)
                               2   6.0959 
  HFSBUF_11_249/A (NBUFFX16_RVT)           -0.0046   0.0296   1.0000  -0.0037  -0.0036 &   0.2480 r
  HFSBUF_11_249/Y (NBUFFX16_RVT)                     0.0230   1.0000            0.0227 &   0.2707 r
  pad_out[22] (net)            1  46.0186 
  pad_out[22] (out)                         0.0000   0.0230   1.0000   0.0000   0.0119 &   0.2825 r
  data arrival time                                                                        0.2825

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2825
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0675


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[5] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1696 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_/Q (DFFARX1_HVT)
                                                     0.0332   1.0000            0.0847 &   0.2543 r
  I_PCI_TOP/pad_out[5] (net)   2   7.3652 
  HFSBUF_11_250/A (NBUFFX16_RVT)            0.0000   0.0332   1.0000   0.0000   0.0002 &   0.2545 r
  HFSBUF_11_250/Y (NBUFFX16_RVT)                     0.0219   1.0000            0.0232 &   0.2777 r
  pad_out[5] (net)             1  36.3559 
  pad_out[5] (out)                          0.0000   0.0219   1.0000   0.0000   0.0049 &   0.2827 r
  data arrival time                                                                        0.2827

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2827
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0673


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[0] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_/Q (DFFARX1_HVT)
                                                     0.0310   1.0000            0.0828 &   0.2525 r
  I_PCI_TOP/n8849 (net)        2   6.5947 
  I_PCI_TOP/U3203/A (NBUFFX32_LVT)         -0.0044   0.0310   1.0000  -0.0008  -0.0007 &   0.2519 r
  I_PCI_TOP/U3203/Y (NBUFFX32_LVT)                   0.0215   1.0000            0.0206 &   0.2725 r
  I_PCI_TOP/pad_out[0] (net)   1  43.0680 
  pad_out[0] (out)                          0.0000   0.0215   1.0000   0.0000   0.0108 &   0.2833 r
  pad_out[0] (net)             1 
  data arrival time                                                                        0.2833

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2833
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0667


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[30]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_/Q (DFFARX1_HVT)
                                                     0.0318   1.0000            0.0835 &   0.2532 r
  I_PCI_TOP/pad_out[30] (net)
                               2   6.8765 
  ZBUF_4_inst_23148/A (NBUFFX16_RVT)       -0.0056   0.0318   1.0000  -0.0021  -0.0020 &   0.2513 r
  ZBUF_4_inst_23148/Y (NBUFFX16_RVT)                 0.0237   1.0000            0.0231 &   0.2744 r
  pad_out[30] (net)            1  46.4723 
  pad_out[30] (out)                        -0.0025   0.0237   1.0000  -0.0019   0.0093 &   0.2837 r
  data arrival time                                                                        0.2837

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2837
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0663


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[28]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0062 &   0.1700 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_/Q (DFFARX1_HVT)
                                                     0.0332   1.0000            0.0846 &   0.2546 r
  I_PCI_TOP/pad_out[28] (net)
                               2   7.3519 
  ZBUF_4_inst_53742/A (NBUFFX16_RVT)       -0.0062   0.0332   1.0000  -0.0043  -0.0041 &   0.2505 r
  ZBUF_4_inst_53742/Y (NBUFFX16_RVT)                 0.0239   1.0000            0.0233 &   0.2738 r
  pad_out[28] (net)            1  46.1802 
  pad_out[28] (out)                        -0.0025   0.0239   1.0000  -0.0009   0.0104 &   0.2842 r
  data arrival time                                                                        0.2842

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2842
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0658


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[6] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0061 &   0.1698 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_/Q (DFFARX1_HVT)
                                                     0.0283   1.0000            0.0806 &   0.2504 r
  I_PCI_TOP/pad_out[6] (net)   2   5.6598 
  ZBUF_4_inst_54758/A (NBUFFX16_LVT)        0.0000   0.0283   1.0000   0.0000   0.0001 &   0.2506 r
  ZBUF_4_inst_54758/Y (NBUFFX16_LVT)                 0.0223   1.0000            0.0205 &   0.2711 r
  pad_out[6] (net)             1  48.1385 
  pad_out[6] (out)                          0.0000   0.0223   1.0000   0.0000   0.0131 &   0.2842 r
  data arrival time                                                                        0.2842

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2842
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0658


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[4] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_/Q (DFFARX1_HVT)
                                                     0.0287   1.0000            0.0809 &   0.2506 r
  I_PCI_TOP/pad_out[4] (net)   2   5.7918 
  HFSBUF_11_241/A (NBUFFX16_RVT)           -0.0010   0.0287   1.0000  -0.0002  -0.0000 &   0.2506 r
  HFSBUF_11_241/Y (NBUFFX16_RVT)                     0.0225   1.0000            0.0222 &   0.2728 r
  pad_out[4] (net)             1  43.4784 
  pad_out[4] (out)                          0.0000   0.0225   1.0000   0.0000   0.0120 &   0.2848 r
  data arrival time                                                                        0.2848

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2848
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0652


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[8] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_/Q (DFFARX1_HVT)
                                                     0.0310   1.0000            0.0829 &   0.2525 r
  I_PCI_TOP/n8844 (net)        2   6.6016 
  I_PCI_TOP/U3082/A (NBUFFX32_LVT)          0.0000   0.0310   1.0000   0.0000   0.0001 &   0.2527 r
  I_PCI_TOP/U3082/Y (NBUFFX32_LVT)                   0.0210   1.0000            0.0206 &   0.2733 r
  I_PCI_TOP/pad_out[8] (net)   1  45.9864 
  pad_out[8] (out)                          0.0000   0.0210   1.0000   0.0000   0.0134 &   0.2867 r
  pad_out[8] (net)             1 
  data arrival time                                                                        0.2867

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2867
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0633


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[14]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0057 &   0.1694 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_/Q (DFFARX1_HVT)
                                                     0.0297   1.0000            0.0817 &   0.2512 r
  I_PCI_TOP/pad_out[14] (net)
                               2   6.1337 
  HFSBUF_11_236/A (NBUFFX16_RVT)           -0.0012   0.0297   1.0000  -0.0002  -0.0000 &   0.2511 r
  HFSBUF_11_236/Y (NBUFFX16_RVT)                     0.0229   1.0000            0.0225 &   0.2737 r
  pad_out[14] (net)            1  46.6535 
  pad_out[14] (out)                         0.0000   0.0229   1.0000   0.0000   0.0132 &   0.2869 r
  data arrival time                                                                        0.2869

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2869
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0631


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[16]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/Q (DFFARX1_HVT)
                                                     0.0313   1.0000            0.0831 &   0.2528 r
  I_PCI_TOP/pad_out[16] (net)
                               2   6.7136 
  HFSBUF_11_233/A (NBUFFX16_RVT)           -0.0016   0.0313   1.0000  -0.0002  -0.0001 &   0.2528 r
  HFSBUF_11_233/Y (NBUFFX16_RVT)                     0.0236   1.0000            0.0231 &   0.2758 r
  pad_out[16] (net)            1  50.1653 
  pad_out[16] (out)                        -0.0022   0.0236   1.0000  -0.0016   0.0121 &   0.2879 r
  data arrival time                                                                        0.2879

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2879
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0621


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[20]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0062 &   0.1700 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_/Q (DFFARX1_HVT)
                                                     0.0302   1.0000            0.0822 &   0.2521 r
  I_PCI_TOP/pad_out[20] (net)
                               2   6.3202 
  ZBUF_4_inst_53739/A (NBUFFX16_RVT)       -0.0032   0.0302   1.0000  -0.0006  -0.0004 &   0.2517 r
  ZBUF_4_inst_53739/Y (NBUFFX16_RVT)                 0.0231   1.0000            0.0226 &   0.2743 r
  pad_out[20] (net)            1  47.7133 
  pad_out[20] (out)                         0.0000   0.0231   1.0000   0.0000   0.0138 &   0.2881 r
  data arrival time                                                                        0.2881

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0619


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[10]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_/Q (DFFARX1_HVT)
                                                     0.0325   1.0000            0.0841 &   0.2537 r
  I_PCI_TOP/pad_out[10] (net)
                               2   7.1124 
  HFSBUF_11_243/A (NBUFFX16_RVT)           -0.0014   0.0325   1.0000  -0.0003  -0.0000 &   0.2537 r
  HFSBUF_11_243/Y (NBUFFX16_RVT)                     0.0237   1.0000            0.0230 &   0.2767 r
  pad_out[10] (net)            1  45.7409 
  pad_out[10] (out)                        -0.0011   0.0237   1.0000  -0.0002   0.0116 &   0.2883 r
  data arrival time                                                                        0.2883

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2883
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0617


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[24]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0062 &   0.1700 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_/Q (DFFARX1_HVT)
                                                     0.0322   1.0000            0.0839 &   0.2538 r
  I_PCI_TOP/pad_out[24] (net)
                               2   7.0245 
  HFSBUF_11_242/A (NBUFFX16_RVT)            0.0000   0.0322   1.0000   0.0000   0.0002 &   0.2540 r
  HFSBUF_11_242/Y (NBUFFX16_RVT)                     0.0235   1.0000            0.0229 &   0.2769 r
  pad_out[24] (net)            1  45.7918 
  pad_out[24] (out)                         0.0000   0.0235   1.0000   0.0000   0.0124 &   0.2894 r
  data arrival time                                                                        0.2894

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2894
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0606


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[2] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_/Q (DFFARX1_HVT)
                                                     0.0315   1.0000            0.0832 &   0.2529 r
  I_PCI_TOP/pad_out[2] (net)   2   6.7604 
  HFSBUF_11_232/A (NBUFFX16_RVT)           -0.0010   0.0315   1.0000  -0.0002   0.0000 &   0.2529 r
  HFSBUF_11_232/Y (NBUFFX16_RVT)                     0.0234   1.0000            0.0229 &   0.2758 r
  pad_out[2] (net)             1  48.3982 
  pad_out[2] (out)                          0.0000   0.0234   1.0000   0.0000   0.0139 &   0.2897 r
  data arrival time                                                                        0.2897

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2897
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0603


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[13]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_/Q (DFFARX1_HVT)
                                                     0.0169   1.0000            0.0702 &   0.2399 r
  I_PCI_TOP/pad_out[13] (net)
                               2   1.6894 
  ZBUF_22_inst_22828/A (NBUFFX2_HVT)        0.0000   0.0169   1.0000   0.0000   0.0000 &   0.2399 r
  ZBUF_22_inst_22828/Y (NBUFFX2_HVT)                 0.0182   1.0000            0.0259 &   0.2658 r
  ZBUF_22_28 (net)             1   6.7619 
  HFSBUF_11_248/A (NBUFFX16_RVT)            0.0000   0.0183   1.0000   0.0000   0.0004 &   0.2662 r
  HFSBUF_11_248/Y (NBUFFX16_RVT)                     0.0181   1.0000            0.0213 &   0.2875 r
  pad_out[13] (net)            1  34.6082 
  pad_out[13] (out)                         0.0000   0.0181   1.0000   0.0000   0.0033 &   0.2908 r
  data arrival time                                                                        0.2908

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2908
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0592


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[31]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0059 &   0.1697 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_/Q (DFFARX1_HVT)
                                                     0.0223   1.0000            0.0754 &   0.2451 r
  I_PCI_TOP/n8850 (net)        2   3.5693 
  I_PCI_TOP/ZBUF_22_inst_23354/A (NBUFFX2_HVT)
                                           -0.0031   0.0223   1.0000  -0.0013  -0.0012 &   0.2439 r
  I_PCI_TOP/ZBUF_22_inst_23354/Y (NBUFFX2_HVT)       0.0178   1.0000            0.0258 &   0.2697 r
  I_PCI_TOP/ZBUF_22_74 (net)   1   5.8692 
  I_PCI_TOP/U3244/A (NBUFFX32_LVT)          0.0000   0.0178   1.0000   0.0000   0.0002 &   0.2699 r
  I_PCI_TOP/U3244/Y (NBUFFX32_LVT)                   0.0173   1.0000            0.0193 &   0.2892 r
  I_PCI_TOP/pad_out[31] (net)
                               1  36.3412 
  pad_out[31] (out)                         0.0000   0.0173   1.0000   0.0000   0.0041 &   0.2933 r
  pad_out[31] (net)            1 
  data arrival time                                                                        0.2933

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2933
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0567


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[12]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0058 &   0.1696 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_/Q (DFFARX1_HVT)
                                                     0.0334   1.0000            0.0849 &   0.2545 r
  I_PCI_TOP/pad_out[12] (net)
                               2   7.4440 
  ZBUF_4_inst_53741/A (NBUFFX16_RVT)        0.0000   0.0334   1.0000   0.0000   0.0002 &   0.2547 r
  ZBUF_4_inst_53741/Y (NBUFFX16_RVT)                 0.0235   1.0000            0.0230 &   0.2777 r
  pad_out[12] (net)            1  50.1945 
  pad_out[12] (out)                         0.0000   0.0235   1.0000   0.0000   0.0159 &   0.2936 r
  data arrival time                                                                        0.2936

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2936
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0564


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[19]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0045                     0.0025 &   0.0025 r
  pclk (net)                   2   6.0863 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0046   1.0000   0.0000   0.0002 &   0.0027 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0000            0.0317 &   0.0344 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.7614 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0344 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0102   1.0000            0.0208 &   0.0551 r
  occ_int2/ctsbuf_net_1220931 (net)
                               1   2.0994 
  occ_int2/cts_buf_591831335/A (NBUFFX16_LVT)
                                            0.0000   0.0102   1.0000   0.0000   0.0000 &   0.0552 r
  occ_int2/cts_buf_591831335/Y (NBUFFX16_LVT)        0.0158   1.0000            0.0177 &   0.0729 r
  occ_int2/clk[2] (net)        2  33.7385 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0006   0.0158   1.0000  -0.0001   0.0097 &   0.0826 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0138   1.0000            0.0344 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_120920 (net)
                               1   2.4342 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A (NBUFFX16_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0000 &   0.1170 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y (NBUFFX16_LVT)
                                                     0.0183   1.0000            0.0212 &   0.1382 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_820927 (net)
                              10  51.6350 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/A (NBUFFX16_LVT)
                                            0.0000   0.0183   1.0000   0.0000   0.0032 &   0.1414 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588131298/Y (NBUFFX16_LVT)
                                                     0.0230   1.0000            0.0224 &   0.1638 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              67  67.0139 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_/CLK (DFFARX1_HVT)
                                            0.0000   0.0230   1.0000   0.0000   0.0062 &   0.1699 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_/Q (DFFARX1_HVT)
                                                     0.0314   1.0000            0.0832 &   0.2531 r
  I_PCI_TOP/n8824 (net)        2   6.7310 
  I_PCI_TOP/HFSBUF_8_251/A (NBUFFX2_HVT)   -0.0066   0.0314   1.0000  -0.0042  -0.0040 &   0.2491 r
  I_PCI_TOP/HFSBUF_8_251/Y (NBUFFX2_HVT)             0.0146   1.0000            0.0226 &   0.2717 r
  I_PCI_TOP/pad_out[19] (net)
                               1   2.2460 
  ZBUF_4_inst_53743/A (NBUFFX16_RVT)        0.0000   0.0146   1.0000   0.0000   0.0000 &   0.2717 r
  ZBUF_4_inst_53743/Y (NBUFFX16_RVT)                 0.0185   1.0000            0.0207 &   0.2925 r
  pad_out[19] (net)            1  36.9928 
  pad_out[19] (out)                         0.0000   0.0185   1.0000   0.0000   0.0050 &   0.2975 r
  data arrival time                                                                        0.2975

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2975
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0525


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.1000     0.1000 f
  sd_DQ_in[10] (in)                                  0.0073                     0.0033 &   0.1033 f
  sd_DQ_in[10] (net)           1   1.8207 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_inst_54661/A (INVX1_LVT)
                                            0.0000   0.0073   1.0000   0.0000   0.0000 &   0.1033 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_inst_54661/Y (INVX1_LVT)
                                                     0.0100   1.0000            0.0094 &   0.1128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_142 (net)
                               1   3.0010 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_inst_54660/A (IBUFFX2_HVT)
                                           -0.0005   0.0100   1.0000  -0.0004  -0.0004 &   0.1124 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_inst_54660/Y (IBUFFX2_HVT)
                                                     0.0144   1.0000            0.0282 &   0.1407 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_142 (net)
                               1   3.7243 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54400/A (NBUFFX2_HVT)
                                           -0.0017   0.0144   1.0000  -0.0005  -0.0004 &   0.1403 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54400/Y (NBUFFX2_HVT)
                                                     0.0107   1.0000            0.0182 &   0.1586 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41515 (net)
                               1   1.6940 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54598/A (NBUFFX2_LVT)
                                            0.0000   0.0107   1.0000   0.0000   0.0000 &   0.1586 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54598/Y (NBUFFX2_LVT)
                                                     0.0072   1.0000            0.0115 &   0.1700 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41642 (net)
                               1   0.7456 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54597/A (NBUFFX2_RVT)
                                            0.0000   0.0072   1.0000   0.0000   0.0000 &   0.1701 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54597/Y (NBUFFX2_RVT)
                                                     0.0087   1.0000            0.0149 &   0.1850 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41641 (net)
                               2   1.9884 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0087   1.0000   0.0000   0.0000 &   0.1850 f
  data arrival time                                                                        0.1850

  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0043                     0.0023 &   0.0023 r
  sdram_clk (net)              2   5.1296 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0043   1.0500   0.0000   0.0002 &   0.0025 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0500            0.0333 &   0.0358 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8076 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0096   1.0500   0.0000   0.0000 &   0.0358 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0234   1.0500            0.0316 &   0.0673 r
  occ_int2/p_abuf19 (net)      4   8.6169 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0234   1.0500   0.0000   0.0001 &   0.0674 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0121   1.0500            0.0170 &   0.0844 r
  occ_int2/cts15 (net)         1   2.4014 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0008   0.0121   1.0500   0.0006   0.0006 &   0.0851 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0107   1.0500            0.0168 &   0.1019 r
  occ_int2/cts13 (net)         1   4.0822 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0004   0.0107   1.0500   0.0003   0.0004 &   0.1023 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0236   1.0500            0.0247 &   0.1270 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2  22.4494 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0245   1.0500   0.0000   0.0041 &   0.1311 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0217   1.0500            0.0218 &   0.1529 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4  56.3108 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0008   0.0290   1.0500   0.0005   0.0052 &   0.1580 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0303   1.0500            0.0251 &   0.1831 r
  occ_int2/p_abuf18 (net)     36 100.3944 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0456   1.0500   0.0000   0.0193 &   0.2024 r
  clock reconvergence pessimism                                                 0.0000     0.2024
  library hold time                                           1.0000           -0.0145     0.1879
  data required time                                                                       0.1879
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.1879
  data arrival time                                                                       -0.1850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0030

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                 -0.0095 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0095 

  slack (with derating applied) (VIOLATED)                                     -0.0030 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0066 



  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.1000     2.1500 r
  sd_DQ_in[19] (in)                                  0.0168                     0.0082 &   2.1582 r
  sd_DQ_in[19] (net)           2   7.7984 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54548/A (NBUFFX2_HVT)
                                           -0.0014   0.0169   1.0000  -0.0012  -0.0006 &   2.1577 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54548/Y (NBUFFX2_HVT)
                                                     0.0129   1.0000            0.0211 &   2.1788 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41592 (net)
                               1   2.7820 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54587/A (NBUFFX2_HVT)
                                            0.0000   0.0129   1.0000   0.0000   0.0001 &   2.1788 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54587/Y (NBUFFX2_HVT)
                                                     0.0107   1.0000            0.0188 &   2.1976 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41631 (net)
                               1   1.5309 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54589/A (NBUFFX2_HVT)
                                           -0.0004   0.0107   1.0000  -0.0001  -0.0000 &   2.1976 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54589/Y (NBUFFX2_HVT)
                                                     0.0093   1.0000            0.0174 &   2.2150 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41633 (net)
                               1   0.7525 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54588/A (NBUFFX2_HVT)
                                            0.0000   0.0093   1.0000   0.0000   0.0000 &   2.2150 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54588/Y (NBUFFX2_HVT)
                                                     0.0118   1.0000            0.0200 &   2.2349 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41632 (net)
                               1   2.8161 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D (SDFFNX1_HVT)
                                            0.0000   0.0118   1.0000   0.0000   0.0000 &   2.2350 r
  data arrival time                                                                        2.2350

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0059                     0.0027 &   2.0527 f
  sdram_clk (net)              2   5.1206 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0059   1.0500   0.0000   0.0002 &   2.0529 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0086   1.0500            0.0305 &   2.0833 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8221 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0086   1.0500  -0.0000   0.0000 &   2.0833 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0193   1.0500            0.0271 &   2.1105 f
  occ_int2/p_abuf19 (net)      4   8.5885 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0193   1.0500   0.0000   0.0001 &   2.1106 f
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0104   1.0500            0.0165 &   2.1270 f
  occ_int2/cts15 (net)         1   2.3953 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0006   0.0104   1.0500   0.0004   0.0005 &   2.1275 f
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0091   1.0500            0.0157 &   2.1432 f
  occ_int2/cts13 (net)         1   4.0760 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0003   0.0091   1.0500   0.0002   0.0004 &   2.1436 f
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0257   1.0500            0.0249 &   2.1685 f
  occ_int2/ctsbuf_net_7020989 (net)
                               2  22.4326 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0265   1.0500   0.0000   0.0041 &   2.1726 f
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0224   1.0500            0.0227 &   2.1953 f
  occ_int2/ctsbuf_net_6820987 (net)
                               4  56.2715 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0008   0.0296   1.0500   0.0006   0.0052 &   2.2004 f
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0332   1.0500            0.0268 &   2.2272 f
  occ_int2/p_abuf18 (net)     36 100.4836 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK (SDFFNX1_HVT)
                                            0.0000   0.0471   1.0500   0.0000   0.0161 &   2.2433 f
  clock reconvergence pessimism                                                 0.0000     2.2433
  library hold time                                           1.0000           -0.0060     2.2373
  data required time                                                                       2.2373
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2373
  data arrival time                                                                       -2.2350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0024

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                 -0.0091 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0091 

  slack (with derating applied) (VIOLATED)                                     -0.0024 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0067 



  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.1000     0.1000 f
  sd_DQ_in[12] (in)                                  0.0078                     0.0037 &   0.1037 f
  sd_DQ_in[12] (net)           1   2.0441 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54613/A (NBUFFX2_LVT)
                                           -0.0003   0.0078   1.0000  -0.0001  -0.0000 &   0.1037 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54613/Y (NBUFFX2_LVT)
                                                     0.0144   1.0000            0.0171 &   0.1207 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41657 (net)
                               1   7.1092 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54406/A (NBUFFX2_HVT)
                                           -0.0048   0.0145   1.0000  -0.0046  -0.0043 &   0.1164 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54406/Y (NBUFFX2_HVT)
                                                     0.0087   1.0000            0.0163 &   0.1327 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41521 (net)
                               1   0.5542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54407/A (NBUFFX2_HVT)
                                            0.0000   0.0087   1.0000   0.0000   0.0000 &   0.1327 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54407/Y (NBUFFX2_HVT)
                                                     0.0085   1.0000            0.0161 &   0.1488 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41522 (net)
                               1   1.0518 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54405/A (NBUFFX2_HVT)
                                           -0.0005   0.0085   1.0000  -0.0001  -0.0001 &   0.1488 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54405/Y (NBUFFX2_HVT)
                                                     0.0142   1.0000            0.0207 &   0.1694 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41520 (net)
                               2   3.9698 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54599/A (NBUFFX16_HVT)
                                            0.0000   0.0142   1.0000   0.0000   0.0000 &   0.1695 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54599/Y (NBUFFX16_HVT)
                                                     0.0088   1.0000            0.0168 &   0.1863 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41643 (net)
                               1   0.9266 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D (SDFFX2_RVT)
                                           -0.0009   0.0088   1.0000  -0.0001  -0.0001 &   0.1862 f
  data arrival time                                                                        0.1862

  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0043                     0.0023 &   0.0023 r
  sdram_clk (net)              2   5.1296 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0043   1.0500   0.0000   0.0002 &   0.0025 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0096   1.0500            0.0333 &   0.0358 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8076 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0096   1.0500   0.0000   0.0000 &   0.0358 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0234   1.0500            0.0316 &   0.0673 r
  occ_int2/p_abuf19 (net)      4   8.6169 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0234   1.0500   0.0000   0.0001 &   0.0674 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0121   1.0500            0.0170 &   0.0844 r
  occ_int2/cts15 (net)         1   2.4014 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0008   0.0121   1.0500   0.0006   0.0006 &   0.0851 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0107   1.0500            0.0168 &   0.1019 r
  occ_int2/cts13 (net)         1   4.0822 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0004   0.0107   1.0500   0.0003   0.0004 &   0.1023 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0236   1.0500            0.0247 &   0.1270 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2  22.4494 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0245   1.0500   0.0000   0.0041 &   0.1311 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0217   1.0500            0.0218 &   0.1529 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4  56.3108 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0008   0.0290   1.0500   0.0005   0.0052 &   0.1580 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0303   1.0500            0.0251 &   0.1831 r
  occ_int2/p_abuf18 (net)     36 100.3944 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/CLK (SDFFX2_RVT)
                                            0.0000   0.0456   1.0500   0.0000   0.0189 &   0.2020 r
  clock reconvergence pessimism                                                 0.0000     0.2020
  library hold time                                           1.0000           -0.0142     0.1877
  data required time                                                                       0.1877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.1877
  data arrival time                                                                       -0.1862
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0016

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                 -0.0095 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0095 

  slack (with derating applied) (VIOLATED)                                     -0.0016 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0079 



  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.1000     2.1500 f
  sd_DQ_in[12] (in)                                  0.0078                     0.0037 &   2.1537 f
  sd_DQ_in[12] (net)           1   2.0441 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54613/A (NBUFFX2_LVT)
                                           -0.0003   0.0078   1.0000  -0.0001  -0.0000 &   2.1537 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54613/Y (NBUFFX2_LVT)
                                                     0.0144   1.0000            0.0171 &   2.1707 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41657 (net)
                               1   7.1092 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54406/A (NBUFFX2_HVT)
                                           -0.0048   0.0145   1.0000  -0.0046  -0.0043 &   2.1664 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54406/Y (NBUFFX2_HVT)
                                                     0.0087   1.0000            0.0163 &   2.1827 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41521 (net)
                               1   0.5542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54407/A (NBUFFX2_HVT)
                                            0.0000   0.0087   1.0000   0.0000   0.0000 &   2.1827 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54407/Y (NBUFFX2_HVT)
                                                     0.0085   1.0000            0.0161 &   2.1988 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41522 (net)
                               1   1.0518 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54405/A (NBUFFX2_HVT)
                                           -0.0005   0.0085   1.0000  -0.0001  -0.0001 &   2.1988 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54405/Y (NBUFFX2_HVT)
                                                     0.0142   1.0000            0.0207 &   2.2194 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41520 (net)
                               2   3.9698 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54409/A (NBUFFX2_HVT)
                                            0.0000   0.0142   1.0000   0.0000   0.0000 &   2.2195 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54409/Y (NBUFFX2_HVT)
                                                     0.0121   1.0000            0.0195 &   2.2389 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41524 (net)
                               1   2.4598 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D (SDFFNX1_HVT)
                                            0.0000   0.0121   1.0000   0.0000   0.0000 &   2.2389 f
  data arrival time                                                                        2.2389

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0059                     0.0027 &   2.0527 f
  sdram_clk (net)              2   5.1206 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0059   1.0500   0.0000   0.0002 &   2.0529 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0086   1.0500            0.0305 &   2.0833 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8221 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0086   1.0500  -0.0000   0.0000 &   2.0833 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0193   1.0500            0.0271 &   2.1105 f
  occ_int2/p_abuf19 (net)      4   8.5885 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0193   1.0500   0.0000   0.0001 &   2.1106 f
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0104   1.0500            0.0165 &   2.1270 f
  occ_int2/cts15 (net)         1   2.3953 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0006   0.0104   1.0500   0.0004   0.0005 &   2.1275 f
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0091   1.0500            0.0157 &   2.1432 f
  occ_int2/cts13 (net)         1   4.0760 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0003   0.0091   1.0500   0.0002   0.0004 &   2.1436 f
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0257   1.0500            0.0249 &   2.1685 f
  occ_int2/ctsbuf_net_7020989 (net)
                               2  22.4326 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0265   1.0500   0.0000   0.0041 &   2.1726 f
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0224   1.0500            0.0227 &   2.1953 f
  occ_int2/ctsbuf_net_6820987 (net)
                               4  56.2715 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0008   0.0296   1.0500   0.0006   0.0052 &   2.2004 f
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0332   1.0500            0.0268 &   2.2272 f
  occ_int2/p_abuf18 (net)     36 100.4836 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK (SDFFNX1_HVT)
                                            0.0000   0.0476   1.0500   0.0000   0.0191 &   2.2464 f
  clock reconvergence pessimism                                                 0.0000     2.2464
  library hold time                                           1.0000           -0.0071     2.2393
  data required time                                                                       2.2393
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2393
  data arrival time                                                                       -2.2389
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0003

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                 -0.0092 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0092 

  slack (with derating applied) (VIOLATED)                                     -0.0003 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0089 



1
