Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Projects/xil/l4_divider/l4_divider_tb_isim_beh.exe -prj C:/Projects/xil/l4_divider/l4_divider_tb_beh.prj work.l4_divider_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Projects/xil/l4_divider/l4_devider.vhd" into library work
Parsing VHDL file "C:/Projects/xil/l4_divider/l4_divider_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity l4_devider [l4_devider_default]
Compiling architecture behavior of entity l4_divider_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Projects/xil/l4_divider/l4_divider_tb_isim_beh.exe
Fuse Memory Usage: 36088 KB
Fuse CPU Usage: 546 ms
