[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2703505 heartbeat IPC: 3.699 cumulative IPC: 3.699 (Simulation time: 00 hr 00 min 14 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2703505 cumulative IPC: 3.699 (Simulation time: 00 hr 00 min 14 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2703505 cumulative IPC: 3.699 (Simulation time: 00 hr 00 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 10549258 heartbeat IPC: 1.275 cumulative IPC: 1.275 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 21432138 heartbeat IPC: 0.9189 cumulative IPC: 1.068 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 30288767 heartbeat IPC: 1.129 cumulative IPC: 1.088 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 39968706 heartbeat IPC: 1.033 cumulative IPC: 1.073 (Simulation time: 00 hr 02 min 30 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 47507661 cumulative IPC: 1.052 (Simulation time: 00 hr 03 min 08 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 47507661 cumulative IPC: 1.052 (Simulation time: 00 hr 03 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.052 instructions: 50000000 cycles: 47507661
CPU 0 Branch Prediction Accuracy: 90.31% MPKI: 9.36 Average ROB Occupancy at Mispredict: 34.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.353
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

cpu0->cpu0_STLB TOTAL        ACCESS:      15739 HIT:      14882 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      15739 HIT:      14882 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 232.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1298541 HIT:     689352 MISS:     609189 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     630675 HIT:     286426 MISS:     344249 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     279576 HIT:      15393 MISS:     264183 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     388153 HIT:     387500 MISS:        653 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        137 HIT:         33 MISS:        104 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 123.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3441667 HIT:    3439076 MISS:       2591 MSHR_MERGE:       1383
cpu0->cpu0_L1I LOAD         ACCESS:    3441667 HIT:    3439076 MISS:       2591 MSHR_MERGE:       1383
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 261.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    9942900 HIT:    7280333 MISS:    2662567 MSHR_MERGE:    1753387
cpu0->cpu0_L1D LOAD         ACCESS:    6633192 HIT:    5290785 MISS:    1342407 MSHR_MERGE:     712940
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3308845 HIT:    1988823 MISS:    1320022 MSHR_MERGE:    1040446
cpu0->cpu0_L1D TRANSLATION  ACCESS:        863 HIT:        725 MISS:        138 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3102774 HIT:    3102752 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB LOAD         ACCESS:    3102774 HIT:    3102752 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 487.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    9644036 HIT:    9617838 MISS:      26198 MSHR_MERGE:      10465
cpu0->cpu0_DTLB LOAD         ACCESS:    9644036 HIT:    9617838 MISS:      26198 MSHR_MERGE:      10465
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.56 cycles
cpu0->LLC TOTAL        ACCESS:     924986 HIT:     688114 MISS:     236872 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     344249 HIT:     239992 MISS:     104257 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     264183 HIT:     131818 MISS:     132365 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     316450 HIT:     316296 MISS:        154 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        104 HIT:          8 MISS:         96 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 276.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13495
  ROW_BUFFER_MISS:     222925
  AVG DBUS CONGESTED CYCLE: 9.521
Channel 0 WQ ROW_BUFFER_HIT:      42968
  ROW_BUFFER_MISS:     139193
  FULL:         56
Channel 0 REFRESHES ISSUED:       3959
