Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
<<<<<<< HEAD
<<<<<<< HEAD
| Date         : Sun Dec  3 02:49:52 2023
=======
| Date         : Sun Dec  3 02:37:53 2023
>>>>>>> 0cf8a7a (diagonal done)
=======
| Date         : Sun Dec  3 02:49:52 2023
>>>>>>> fe89141 (better motion)
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
<<<<<<< HEAD
      1.074        0.000                      0                 1941        0.101        0.000                      0                 1941        0.538        0.000                       0                   685  
=======
      1.513        0.000                      0                 1926        0.109        0.000                      0                 1926        0.538        0.000                       0                   685  
>>>>>>> 0cf8a7a (diagonal done)
=======
      1.074        0.000                      0                 1941        0.101        0.000                      0                 1941        0.538        0.000                       0                   685  
>>>>>>> fe89141 (better motion)


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
<<<<<<< HEAD
<<<<<<< HEAD
  clk_pixel_clk_wiz_0        1.074        0.000                      0                 1941        0.101        0.000                      0                 1941        5.484        0.000                       0                   673  
=======
  clk_pixel_clk_wiz_0        1.513        0.000                      0                 1926        0.109        0.000                      0                 1926        5.484        0.000                       0                   673  
>>>>>>> 0cf8a7a (diagonal done)
=======
  clk_pixel_clk_wiz_0        1.074        0.000                      0                 1941        0.101        0.000                      0                 1941        5.484        0.000                       0                   673  
>>>>>>> fe89141 (better motion)
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

<<<<<<< HEAD
<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
>>>>>>> 0cf8a7a (diagonal done)
=======
Setup :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
>>>>>>> fe89141 (better motion)
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
<<<<<<< HEAD
Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 gameplay_module/ball_position_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gameplay_module/bram_ball_yminus/BRAM_reg_1_0/ADDRARDADDR[10]
=======
Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 gameplay_module/ball_position_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gameplay_module/bram_ball_yminus/BRAM_reg_1_2/ADDRARDADDR[15]
>>>>>>> 0cf8a7a (diagonal done)
=======
Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 gameplay_module/ball_position_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gameplay_module/bram_ball_yminus/BRAM_reg_1_0/ADDRARDADDR[10]
>>>>>>> fe89141 (better motion)
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> fe89141 (better motion)
  Data Path Delay:        11.568ns  (logic 5.693ns (49.212%)  route 5.875ns (50.788%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 11.931 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
<<<<<<< HEAD
=======
  Data Path Delay:        11.113ns  (logic 5.502ns (49.511%)  route 5.611ns (50.488%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 11.932 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.895ns
>>>>>>> 0cf8a7a (diagonal done)
=======
>>>>>>> fe89141 (better motion)
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
<<<<<<< HEAD
<<<<<<< HEAD
                         net (fo=680, routed)         1.565    -0.964    gameplay_module/clk_pixel
    SLICE_X11Y12         FDRE                                         r  gameplay_module/ball_position_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  gameplay_module/ball_position_y_reg[4]/Q
                         net (fo=8, routed)           0.875     0.368    gameplay_module/ball_position_y_reg_n_0_[4]
    SLICE_X12Y4          LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  gameplay_module/addra0_i_14/O
                         net (fo=1, routed)           0.000     0.492    gameplay_module/addra0_i_14_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.025 r  gameplay_module/addra0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.025    gameplay_module/addra0_i_9_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.142 r  gameplay_module/addra0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.142    gameplay_module/addra0_i_3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.259 r  gameplay_module/addra0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.259    gameplay_module/addra0_i_2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.582 r  gameplay_module/addra0_i_1/O[1]
                         net (fo=8, routed)           0.648     2.230    gameplay_module/addra3[23]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.023     6.253 r  gameplay_module/addra0/P[10]
                         net (fo=8, routed)           4.352    10.605    gameplay_module/bram_ball_yminus/addra[10]
    RAMB36_X0Y17         RAMB36E1                                     r  gameplay_module/bram_ball_yminus/BRAM_reg_1_0/ADDRARDADDR[10]
=======
                         net (fo=680, routed)         1.634    -0.895    gameplay_module/clk_pixel
    SLICE_X7Y8           FDRE                                         r  gameplay_module/ball_position_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456    -0.439 f  gameplay_module/ball_position_y_reg[7]/Q
                         net (fo=26, routed)          1.303     0.865    gameplay_module/ball_position_y[2]
    SLICE_X13Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.989 r  gameplay_module/addra0_i_12/O
                         net (fo=1, routed)           0.000     0.989    gameplay_module/addra0_i_12_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.539 r  gameplay_module/addra0_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.548    gameplay_module/addra0_i_3_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  gameplay_module/addra0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.662    gameplay_module/addra0_i_2_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.901 r  gameplay_module/addra0_i_1/O[2]
                         net (fo=8, routed)           0.924     2.824    gameplay_module/addra3[23]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_P[15])
                                                      4.019     6.843 r  gameplay_module/addra0/P[15]
                         net (fo=12, routed)          3.375    10.218    gameplay_module/bram_ball_yminus/addra[15]
    RAMB36_X1Y11         RAMB36E1                                     r  gameplay_module/bram_ball_yminus/BRAM_reg_1_2/ADDRARDADDR[15]
>>>>>>> 0cf8a7a (diagonal done)
=======
                         net (fo=680, routed)         1.565    -0.964    gameplay_module/clk_pixel
    SLICE_X11Y12         FDRE                                         r  gameplay_module/ball_position_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  gameplay_module/ball_position_y_reg[4]/Q
                         net (fo=8, routed)           0.875     0.368    gameplay_module/ball_position_y_reg_n_0_[4]
    SLICE_X12Y4          LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  gameplay_module/addra0_i_14/O
                         net (fo=1, routed)           0.000     0.492    gameplay_module/addra0_i_14_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.025 r  gameplay_module/addra0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.025    gameplay_module/addra0_i_9_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.142 r  gameplay_module/addra0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.142    gameplay_module/addra0_i_3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.259 r  gameplay_module/addra0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.259    gameplay_module/addra0_i_2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.582 r  gameplay_module/addra0_i_1/O[1]
                         net (fo=8, routed)           0.648     2.230    gameplay_module/addra3[23]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.023     6.253 r  gameplay_module/addra0/P[10]
                         net (fo=8, routed)           4.352    10.605    gameplay_module/bram_ball_yminus/addra[10]
    RAMB36_X0Y17         RAMB36E1                                     r  gameplay_module/bram_ball_yminus/BRAM_reg_1_0/ADDRARDADDR[10]
>>>>>>> fe89141 (better motion)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> fe89141 (better motion)
                         net (fo=680, routed)         1.474    11.931    gameplay_module/bram_ball_yminus/clk_pixel
    RAMB36_X0Y17         RAMB36E1                                     r  gameplay_module/bram_ball_yminus/BRAM_reg_1_0/CLKARDCLK
                         clock pessimism              0.482    12.413    
                         clock uncertainty           -0.168    12.245    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    11.679    gameplay_module/bram_ball_yminus/BRAM_reg_1_0
<<<<<<< HEAD
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  1.074    
=======
                         net (fo=680, routed)         1.475    11.932    gameplay_module/bram_ball_yminus/clk_pixel
    RAMB36_X1Y11         RAMB36E1                                     r  gameplay_module/bram_ball_yminus/BRAM_reg_1_2/CLKARDCLK
                         clock pessimism              0.482    12.414    
                         clock uncertainty           -0.168    12.246    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    11.731    gameplay_module/bram_ball_yminus/BRAM_reg_1_2
=======
>>>>>>> fe89141 (better motion)
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
<<<<<<< HEAD
                         slack                                  1.513    
>>>>>>> 0cf8a7a (diagonal done)
=======
                         slack                                  1.074    
>>>>>>> fe89141 (better motion)





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
<<<<<<< HEAD
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mvg/vs_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vertsync_pipe_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.559%)  route 0.183ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
=======
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 com_sprite_m/angle30_pipe_h_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/angle30_pipe_h_reg[3][2]/D
=======
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mvg/vs_out_reg/C
>>>>>>> fe89141 (better motion)
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vertsync_pipe_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.559%)  route 0.183ns (56.441%))
  Logic Levels:           0  
<<<<<<< HEAD
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.251ns
>>>>>>> 0cf8a7a (diagonal done)
=======
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
>>>>>>> fe89141 (better motion)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mhdmicw/clkout1_buf/O
<<<<<<< HEAD
<<<<<<< HEAD
                         net (fo=680, routed)         0.583    -0.616    mvg/clk_pixel
    SLICE_X5Y22          FDRE                                         r  mvg/vs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mvg/vs_out_reg/Q
                         net (fo=1, routed)           0.183    -0.293    vert_sync
    SLICE_X2Y18          SRL16E                                       r  vertsync_pipe_reg[2]_srl3/D
=======
                         net (fo=680, routed)         0.589    -0.610    com_sprite_m/clk_pixel
    SLICE_X7Y13          FDRE                                         r  com_sprite_m/angle30_pipe_h_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  com_sprite_m/angle30_pipe_h_reg[2][2]/Q
                         net (fo=1, routed)           0.056    -0.413    com_sprite_m/angle30_pipe_h_reg[2]_4[2]
    SLICE_X6Y13          FDRE                                         r  com_sprite_m/angle30_pipe_h_reg[3][2]/D
>>>>>>> 0cf8a7a (diagonal done)
=======
                         net (fo=680, routed)         0.583    -0.616    mvg/clk_pixel
    SLICE_X5Y22          FDRE                                         r  mvg/vs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mvg/vs_out_reg/Q
                         net (fo=1, routed)           0.183    -0.293    vert_sync
    SLICE_X2Y18          SRL16E                                       r  vertsync_pipe_reg[2]_srl3/D
>>>>>>> fe89141 (better motion)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mhdmicw/clkout1_buf/O
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> fe89141 (better motion)
                         net (fo=680, routed)         0.857    -0.850    clk_pixel
    SLICE_X2Y18          SRL16E                                       r  vertsync_pipe_reg[2]_srl3/CLK
                         clock pessimism              0.274    -0.576    
    SLICE_X2Y18          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.393    vertsync_pipe_reg[2]_srl3
<<<<<<< HEAD
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.101    
=======
                         net (fo=680, routed)         0.859    -0.848    com_sprite_m/clk_pixel
    SLICE_X6Y13          FDRE                                         r  com_sprite_m/angle30_pipe_h_reg[3][2]/C
                         clock pessimism              0.251    -0.597    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.075    -0.522    com_sprite_m/angle30_pipe_h_reg[3][2]
=======
>>>>>>> fe89141 (better motion)
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
<<<<<<< HEAD
                         slack                                  0.109    
>>>>>>> 0cf8a7a (diagonal done)
=======
                         slack                                  0.101    
>>>>>>> fe89141 (better motion)





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
<<<<<<< HEAD
<<<<<<< HEAD
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X1Y7      gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X2Y23      com_sprite_m/paletteBROM/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X2Y23      com_sprite_m/paletteBROM/BRAM_reg_0_15_0_0/SP/CLK
=======
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X1Y8      gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X6Y20      com_sprite_m/paletteBROM/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X6Y20      com_sprite_m/paletteBROM/BRAM_reg_0_15_0_0/SP/CLK
>>>>>>> 0cf8a7a (diagonal done)
=======
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X1Y7      gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X2Y23      com_sprite_m/paletteBROM/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X2Y23      com_sprite_m/paletteBROM/BRAM_reg_0_15_0_0/SP/CLK
>>>>>>> fe89141 (better motion)



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



