#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun  2 13:19:12 2023
# Process ID: 13168
# Current directory: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18220 D:\Academic\02. Computer Organization and Digital Design\Lab Work\Nano_Processor\Nano_Processor.xpr
# Log file: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/vivado.log
# Journal file: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Jun  2 13:19:36 2023] Launched impl_1...
Run output will be captured here: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacemeupdate_compile_order -fileset sources_1
update_compile_order -fileset sources_1
[Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1737.504 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1737.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1890.098 ; gain = 905.402
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.runs/synth_1

launch_runs impl_1 -jobs 8
[Fri Jun  2 13:31:53 2023] Launched synth_1...
Run output will be captured here: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.runs/synth_1/runme.log
[Fri Jun  2 13:31:53 2023] Launched impl_1...
Run output will be captured here: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1898.688 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1898.688 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MUX_8_1_4Bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_MUX_8_1_4Bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_8_1_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sim_1/new/TB_MUX_8_1_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_MUX_8_1_4Bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ebe3c610a3c34cc9a0b30435ad9bf93f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_MUX_8_1_4Bit_behav xil_defaultlib.TB_MUX_8_1_4Bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 0 elements ; formal s expects 3 [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sim_1/new/TB_MUX_8_1_4Bit.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mux_8_1_4bit in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.runs/synth_1

launch_runs impl_1 -jobs 8
[Fri Jun  2 13:36:50 2023] Launched synth_1...
Run output will be captured here: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.runs/synth_1/runme.log
[Fri Jun  2 13:36:50 2023] Launched impl_1...
Run output will be captured here: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1922.719 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1922.719 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 13:38:26 2023...
