<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_fifo_underrun.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_fifo_underrun.c<span style="font-size: 80%;"> (source / <a href="intel_fifo_underrun.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">142</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">14</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2014 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors:
<span class="lineNum">      24 </span>            :  *    Daniel Vetter &lt;daniel.vetter@ffwll.ch&gt;
<span class="lineNum">      25 </span>            :  *
<span class="lineNum">      26 </span>            :  */
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : /**
<span class="lineNum">      32 </span>            :  * DOC: fifo underrun handling
<span class="lineNum">      33 </span>            :  *
<span class="lineNum">      34 </span>            :  * The i915 driver checks for display fifo underruns using the interrupt signals
<span class="lineNum">      35 </span>            :  * provided by the hardware. This is enabled by default and fairly useful to
<span class="lineNum">      36 </span>            :  * debug display issues, especially watermark settings.
<span class="lineNum">      37 </span>            :  *
<span class="lineNum">      38 </span>            :  * If an underrun is detected this is logged into dmesg. To avoid flooding logs
<span class="lineNum">      39 </span>            :  * and occupying the cpu underrun interrupts are disabled after the first
<span class="lineNum">      40 </span>            :  * occurrence until the next modeset on a given pipe.
<span class="lineNum">      41 </span>            :  *
<span class="lineNum">      42 </span>            :  * Note that underrun detection on gmch platforms is a bit more ugly since there
<span class="lineNum">      43 </span>            :  * is no interrupt (despite that the signalling bit is in the PIPESTAT pipe
<span class="lineNum">      44 </span>            :  * interrupt register). Also on some other platforms underrun interrupts are
<span class="lineNum">      45 </span>            :  * shared, which means that if we detect an underrun we need to disable underrun
<span class="lineNum">      46 </span>            :  * reporting on all pipes.
<span class="lineNum">      47 </span>            :  *
<span class="lineNum">      48 </span>            :  * The code also supports underrun detection on the PCH transcoder.
<a name="49"><span class="lineNum">      49 </span>            :  */</a>
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span><span class="lineNoCov">          0 : static bool ivb_can_enable_err_int(struct drm_device *dev)</span>
<span class="lineNum">      52 </span>            : {
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">      54 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">      55 </span>            :         enum pipe pipe;
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 crtc = to_intel_crtc(dev_priv-&gt;pipe_to_crtc_mapping[pipe]);</span>
<span class="lineNum">      61 </span>            : 
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;cpu_fifo_underrun_disabled)</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">      64 </span>            :         }
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span><span class="lineNoCov">          0 : static bool cpt_can_enable_serr_int(struct drm_device *dev)</span>
<span class="lineNum">      70 </span>            : {
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">      72 </span>            :         enum pipe pipe;
<span class="lineNum">      73 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 crtc = to_intel_crtc(dev_priv-&gt;pipe_to_crtc_mapping[pipe]);</span>
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;pch_fifo_underrun_disabled)</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">      82 </span>            :         }
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span>            : /**
<span class="lineNum">      88 </span>            :  * i9xx_check_fifo_underruns - check for fifo underruns
<span class="lineNum">      89 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">      90 </span>            :  *
<span class="lineNum">      91 </span>            :  * This function checks for fifo underruns on GMCH platforms. This needs to be
<span class="lineNum">      92 </span>            :  * done manually on modeset to make sure that we catch all underruns since they
<a name="93"><span class="lineNum">      93 </span>            :  * do not generate an interrupt by themselves on these platforms.</a>
<span class="lineNum">      94 </span>            :  */
<span class="lineNum">      95 </span><span class="lineNoCov">          0 : void i9xx_check_fifo_underruns(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">      96 </span>            : {
<span class="lineNum">      97 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev_priv-&gt;dev, crtc) {</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 u32 reg = PIPESTAT(crtc-&gt;pipe);</span>
<span class="lineNum">     103 </span>            :                 u32 pipestat;
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;cpu_fifo_underrun_disabled)</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     107 </span>            : 
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :                 pipestat = I915_READ(reg) &amp; 0xffff0000;</span>
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 if ((pipestat &amp; PIPE_FIFO_UNDERRUN_STATUS) == 0)</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, pipestat | PIPE_FIFO_UNDERRUN_STATUS);</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;pipe %c underrun\n&quot;, pipe_name(crtc-&gt;pipe));</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     117 </span>            : 
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span><span class="lineNoCov">          0 : static void i9xx_set_fifo_underrun_reporting(struct drm_device *dev,</span>
<span class="lineNum">     122 </span>            :                                              enum pipe pipe,
<span class="lineNum">     123 </span>            :                                              bool enable, bool old)
<span class="lineNum">     124 </span>            : {
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         u32 reg = PIPESTAT(pipe);</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         u32 pipestat = I915_READ(reg) &amp; 0xffff0000;</span>
<span class="lineNum">     128 </span>            : 
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, pipestat | PIPE_FIFO_UNDERRUN_STATUS);</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 if (old &amp;&amp; pipestat &amp; PIPE_FIFO_UNDERRUN_STATUS)</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;pipe %c underrun\n&quot;, pipe_name(pipe));</span>
<span class="lineNum">     137 </span>            :         }
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span><span class="lineNoCov">          0 : static void ironlake_set_fifo_underrun_reporting(struct drm_device *dev,</span>
<span class="lineNum">     141 </span>            :                                                  enum pipe pipe, bool enable)
<span class="lineNum">     142 </span>            : {
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         uint32_t bit = (pipe == PIPE_A) ? DE_PIPEA_FIFO_UNDERRUN :</span>
<span class="lineNum">     145 </span>            :                                           DE_PIPEB_FIFO_UNDERRUN;
<span class="lineNum">     146 </span>            : 
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 ironlake_enable_display_irq(dev_priv, bit);</span>
<span class="lineNum">     149 </span>            :         else
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 ironlake_disable_display_irq(dev_priv, bit);</span>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     152 </span>            : 
<span class="lineNum">     153 </span><span class="lineNoCov">          0 : static void ivybridge_set_fifo_underrun_reporting(struct drm_device *dev,</span>
<span class="lineNum">     154 </span>            :                                                   enum pipe pipe,
<span class="lineNum">     155 </span>            :                                                   bool enable, bool old)
<span class="lineNum">     156 </span>            : {
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN7_ERR_INT, ERR_INT_FIFO_UNDERRUN(pipe));</span>
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 if (!ivb_can_enable_err_int(dev))</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 ironlake_enable_display_irq(dev_priv, DE_ERR_INT_IVB);</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 ironlake_disable_display_irq(dev_priv, DE_ERR_INT_IVB);</span>
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :                 if (old &amp;&amp;</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :                     I915_READ(GEN7_ERR_INT) &amp; ERR_INT_FIFO_UNDERRUN(pipe)) {</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;uncleared fifo underrun on pipe %c\n&quot;,</span>
<span class="lineNum">     171 </span>            :                                   pipe_name(pipe));
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     173 </span>            :         }
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 : static void broadwell_set_fifo_underrun_reporting(struct drm_device *dev,</span>
<span class="lineNum">     177 </span>            :                                                   enum pipe pipe, bool enable)
<span class="lineNum">     178 </span>            : {
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;de_irq_mask[pipe] &amp;= ~GEN8_PIPE_FIFO_UNDERRUN;</span>
<span class="lineNum">     185 </span>            :         else
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;de_irq_mask[pipe] |= GEN8_PIPE_FIFO_UNDERRUN;</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv-&gt;de_irq_mask[pipe]);</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN8_DE_PIPE_IMR(pipe));</span>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span><span class="lineNoCov">          0 : static void ibx_set_fifo_underrun_reporting(struct drm_device *dev,</span>
<span class="lineNum">     192 </span>            :                                             enum transcoder pch_transcoder,
<span class="lineNum">     193 </span>            :                                             bool enable)
<span class="lineNum">     194 </span>            : {
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         uint32_t bit = (pch_transcoder == TRANSCODER_A) ?</span>
<span class="lineNum">     197 </span>            :                        SDE_TRANSA_FIFO_UNDER : SDE_TRANSB_FIFO_UNDER;
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :                 ibx_enable_display_interrupt(dev_priv, bit);</span>
<span class="lineNum">     201 </span>            :         else
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :                 ibx_disable_display_interrupt(dev_priv, bit);</span>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span><span class="lineNoCov">          0 : static void cpt_set_fifo_underrun_reporting(struct drm_device *dev,</span>
<span class="lineNum">     206 </span>            :                                             enum transcoder pch_transcoder,
<span class="lineNum">     207 </span>            :                                             bool enable, bool old)
<span class="lineNum">     208 </span>            : {
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     210 </span>            : 
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 I915_WRITE(SERR_INT,</span>
<span class="lineNum">     213 </span>            :                            SERR_INT_TRANS_FIFO_UNDERRUN(pch_transcoder));
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 if (!cpt_can_enable_serr_int(dev))</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 ibx_enable_display_interrupt(dev_priv, SDE_ERROR_CPT);</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 ibx_disable_display_interrupt(dev_priv, SDE_ERROR_CPT);</span>
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 if (old &amp;&amp; I915_READ(SERR_INT) &amp;</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :                     SERR_INT_TRANS_FIFO_UNDERRUN(pch_transcoder)) {</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;uncleared pch fifo underrun on pch transcoder %c\n&quot;,</span>
<span class="lineNum">     225 </span>            :                                   transcoder_name(pch_transcoder));
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     227 </span>            :         }
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span><span class="lineNoCov">          0 : static bool __intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev,</span>
<span class="lineNum">     231 </span>            :                                                     enum pipe pipe, bool enable)
<span class="lineNum">     232 </span>            : {
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dev_priv-&gt;pipe_to_crtc_mapping[pipe];</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">     236 </span>            :         bool old;
<span class="lineNum">     237 </span>            : 
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :         old = !intel_crtc-&gt;cpu_fifo_underrun_disabled;</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;cpu_fifo_underrun_disabled = !enable;</span>
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         if (HAS_GMCH_DISPLAY(dev))</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 i9xx_set_fifo_underrun_reporting(dev, pipe, enable, old);</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         else if (IS_GEN5(dev) || IS_GEN6(dev))</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 ironlake_set_fifo_underrun_reporting(dev, pipe, enable);</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         else if (IS_GEN7(dev))</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 ivybridge_set_fifo_underrun_reporting(dev, pipe, enable, old);</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         else if (IS_GEN8(dev) || IS_GEN9(dev))</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 broadwell_set_fifo_underrun_reporting(dev, pipe, enable);</span>
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         return old;</span>
<span class="lineNum">     253 </span>            : }
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span>            : /**
<span class="lineNum">     256 </span>            :  * intel_set_cpu_fifo_underrun_reporting - set cpu fifo underrrun reporting state
<span class="lineNum">     257 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     258 </span>            :  * @pipe: (CPU) pipe to set state for
<span class="lineNum">     259 </span>            :  * @enable: whether underruns should be reported or not
<span class="lineNum">     260 </span>            :  *
<span class="lineNum">     261 </span>            :  * This function sets the fifo underrun state for @pipe. It is used in the
<span class="lineNum">     262 </span>            :  * modeset code to avoid false positives since on many platforms underruns are
<span class="lineNum">     263 </span>            :  * expected when disabling or enabling the pipe.
<span class="lineNum">     264 </span>            :  *
<span class="lineNum">     265 </span>            :  * Notice that on some platforms disabling underrun reports for one pipe
<span class="lineNum">     266 </span>            :  * disables for all due to shared interrupts. Actual reporting is still per-pipe
<span class="lineNum">     267 </span>            :  * though.
<span class="lineNum">     268 </span>            :  *
<a name="269"><span class="lineNum">     269 </span>            :  * Returns the previous state of underrun reporting.</a>
<span class="lineNum">     270 </span>            :  */
<span class="lineNum">     271 </span><span class="lineNoCov">          0 : bool intel_set_cpu_fifo_underrun_reporting(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     272 </span>            :                                            enum pipe pipe, bool enable)
<span class="lineNum">     273 </span>            : {
<span class="lineNum">     274 </span>            :         unsigned long flags;
<span class="lineNum">     275 </span>            :         bool ret;
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         ret = __intel_set_cpu_fifo_underrun_reporting(dev_priv-&gt;dev, pipe,</span>
<span class="lineNum">     279 </span>            :                                                       enable);
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">     283 </span>            : }
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span>            : /**
<span class="lineNum">     286 </span>            :  * intel_set_pch_fifo_underrun_reporting - set PCH fifo underrun reporting state
<span class="lineNum">     287 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     288 </span>            :  * @pch_transcoder: the PCH transcoder (same as pipe on IVB and older)
<span class="lineNum">     289 </span>            :  * @enable: whether underruns should be reported or not
<span class="lineNum">     290 </span>            :  *
<span class="lineNum">     291 </span>            :  * This function makes us disable or enable PCH fifo underruns for a specific
<span class="lineNum">     292 </span>            :  * PCH transcoder. Notice that on some PCHs (e.g. CPT/PPT), disabling FIFO
<span class="lineNum">     293 </span>            :  * underrun reporting for one transcoder may also disable all the other PCH
<span class="lineNum">     294 </span>            :  * error interruts for the other transcoders, due to the fact that there's just
<span class="lineNum">     295 </span>            :  * one interrupt mask/enable bit for all the transcoders.
<span class="lineNum">     296 </span>            :  *
<a name="297"><span class="lineNum">     297 </span>            :  * Returns the previous state of underrun reporting.</a>
<span class="lineNum">     298 </span>            :  */
<span class="lineNum">     299 </span><span class="lineNoCov">          0 : bool intel_set_pch_fifo_underrun_reporting(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     300 </span>            :                                            enum transcoder pch_transcoder,
<span class="lineNum">     301 </span>            :                                            bool enable)
<span class="lineNum">     302 </span>            : {
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dev_priv-&gt;pipe_to_crtc_mapping[pch_transcoder];</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">     305 </span>            :         unsigned long flags;
<span class="lineNum">     306 </span>            :         bool old;
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span>            :         /*
<span class="lineNum">     309 </span>            :          * NOTE: Pre-LPT has a fixed cpu pipe -&gt; pch transcoder mapping, but LPT
<span class="lineNum">     310 </span>            :          * has only one pch transcoder A that all pipes can use. To avoid racy
<span class="lineNum">     311 </span>            :          * pch transcoder -&gt; pipe lookups from interrupt code simply store the
<span class="lineNum">     312 </span>            :          * underrun statistics in crtc A. Since we never expose this anywhere
<span class="lineNum">     313 </span>            :          * nor use it outside of the fifo underrun code here using the &quot;wrong&quot;
<span class="lineNum">     314 </span>            :          * crtc on LPT won't cause issues.
<span class="lineNum">     315 </span>            :          */
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         old = !intel_crtc-&gt;pch_fifo_underrun_disabled;</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;pch_fifo_underrun_disabled = !enable;</span>
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         if (HAS_PCH_IBX(dev_priv-&gt;dev))</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 ibx_set_fifo_underrun_reporting(dev_priv-&gt;dev, pch_transcoder,</span>
<span class="lineNum">     324 </span>            :                                                 enable);
<span class="lineNum">     325 </span>            :         else
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 cpt_set_fifo_underrun_reporting(dev_priv-&gt;dev, pch_transcoder,</span>
<span class="lineNum">     327 </span>            :                                                 enable, old);
<span class="lineNum">     328 </span>            : 
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         return old;</span>
<span class="lineNum">     331 </span>            : }
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span>            : /**
<span class="lineNum">     334 </span>            :  * intel_cpu_fifo_underrun_irq_handler - handle CPU fifo underrun interrupt
<span class="lineNum">     335 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     336 </span>            :  * @pipe: (CPU) pipe to set state for
<span class="lineNum">     337 </span>            :  *
<span class="lineNum">     338 </span>            :  * This handles a CPU fifo underrun interrupt, generating an underrun warning
<span class="lineNum">     339 </span>            :  * into dmesg if underrun reporting is enabled and then disables the underrun
<a name="340"><span class="lineNum">     340 </span>            :  * interrupt to avoid an irq storm.</a>
<span class="lineNum">     341 </span>            :  */
<span class="lineNum">     342 </span><span class="lineNoCov">          0 : void intel_cpu_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     343 </span>            :                                          enum pipe pipe)
<span class="lineNum">     344 </span>            : {
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dev_priv-&gt;pipe_to_crtc_mapping[pipe];</span>
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span>            :         /* We may be called too early in init, thanks BIOS! */
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         if (crtc == NULL)</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span>            :         /* GMCH can't disable fifo underruns, filter them. */
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         if (HAS_GMCH_DISPLAY(dev_priv-&gt;dev) &amp;&amp;</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :             to_intel_crtc(crtc)-&gt;cpu_fifo_underrun_disabled)</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         if (intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false))</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;CPU pipe %c FIFO underrun\n&quot;,</span>
<span class="lineNum">     358 </span>            :                           pipe_name(pipe));
<span class="lineNum">     359 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span>            : /**
<span class="lineNum">     362 </span>            :  * intel_pch_fifo_underrun_irq_handler - handle PCH fifo underrun interrupt
<span class="lineNum">     363 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     364 </span>            :  * @pch_transcoder: the PCH transcoder (same as pipe on IVB and older)
<span class="lineNum">     365 </span>            :  *
<span class="lineNum">     366 </span>            :  * This handles a PCH fifo underrun interrupt, generating an underrun warning
<span class="lineNum">     367 </span>            :  * into dmesg if underrun reporting is enabled and then disables the underrun
<a name="368"><span class="lineNum">     368 </span>            :  * interrupt to avoid an irq storm.</a>
<span class="lineNum">     369 </span>            :  */
<span class="lineNum">     370 </span><span class="lineNoCov">          0 : void intel_pch_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     371 </span>            :                                          enum transcoder pch_transcoder)
<span class="lineNum">     372 </span>            : {
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         if (intel_set_pch_fifo_underrun_reporting(dev_priv, pch_transcoder,</span>
<span class="lineNum">     374 </span>            :                                                   false))
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;PCH transcoder %c FIFO underrun\n&quot;,</span>
<span class="lineNum">     376 </span>            :                           transcoder_name(pch_transcoder));
<span class="lineNum">     377 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
