// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tracking_update_linear_cost_Pipeline_VITIS_LOOP_93_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        q_col_address0,
        q_col_ce0,
        q_col_q0,
        q_col_address1,
        q_col_ce1,
        q_col_q1,
        empty,
        q_1_address0,
        q_1_ce0,
        q_1_we0,
        q_1_d0,
        q_1_address1,
        q_1_ce1,
        q_1_we1,
        q_1_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] q_col_address0;
output   q_col_ce0;
input  [31:0] q_col_q0;
output  [3:0] q_col_address1;
output   q_col_ce1;
input  [31:0] q_col_q1;
input  [6:0] empty;
output  [6:0] q_1_address0;
output   q_1_ce0;
output   q_1_we0;
output  [31:0] q_1_d0;
output  [6:0] q_1_address1;
output   q_1_ce1;
output   q_1_we1;
output  [31:0] q_1_d1;

reg ap_idle;
reg[3:0] q_col_address0;
reg q_col_ce0;
reg[3:0] q_col_address1;
reg q_col_ce1;
reg[6:0] q_1_address0;
reg q_1_ce0;
reg q_1_we0;
reg[6:0] q_1_address1;
reg q_1_ce1;
reg q_1_we1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln93_fu_142_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] i_7_reg_262;
reg   [0:0] icmp_ln93_reg_269;
wire   [3:0] or_ln93_fu_153_p2;
reg   [3:0] or_ln93_reg_278;
wire   [3:0] or_ln93_1_fu_201_p2;
reg   [3:0] or_ln93_1_reg_288;
wire    ap_block_pp0_stage1_11001;
wire   [3:0] or_ln93_2_fu_211_p2;
reg   [3:0] or_ln93_2_reg_298;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] i_19_cast16_fu_148_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln95_1_fu_159_p1;
wire   [63:0] zext_ln95_fu_183_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln95_3_fu_196_p1;
wire   [63:0] zext_ln95_4_fu_206_p1;
wire   [63:0] zext_ln95_7_fu_216_p1;
wire   [63:0] zext_ln95_6_fu_229_p1;
wire   [63:0] zext_ln95_9_fu_242_p1;
reg   [3:0] i_fu_40;
wire   [3:0] add_ln93_fu_164_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_7;
wire   [6:0] i_19_cast7_fu_175_p1;
wire   [6:0] add_ln95_fu_178_p2;
wire   [6:0] zext_ln95_2_fu_188_p1;
wire   [6:0] add_ln95_1_fu_191_p2;
wire   [6:0] zext_ln95_5_fu_221_p1;
wire   [6:0] add_ln95_2_fu_224_p2;
wire   [6:0] zext_ln95_8_fu_234_p1;
wire   [6:0] add_ln95_3_fu_237_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

tracking_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln93_fu_142_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_40 <= add_ln93_fu_164_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_40 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_7_reg_262 <= ap_sig_allocacmp_i_7;
        icmp_ln93_reg_269 <= icmp_ln93_fu_142_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_reg_269 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln93_1_reg_288[0] <= or_ln93_1_fu_201_p2[0];
or_ln93_1_reg_288[3 : 2] <= or_ln93_1_fu_201_p2[3 : 2];
        or_ln93_2_reg_298[3 : 2] <= or_ln93_2_fu_211_p2[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_142_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln93_reg_278[3 : 1] <= or_ln93_fu_153_p2[3 : 1];
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_142_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_7 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_7 = i_fu_40;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        q_1_address0 = zext_ln95_9_fu_242_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        q_1_address0 = zext_ln95_3_fu_196_p1;
    end else begin
        q_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        q_1_address1 = zext_ln95_6_fu_229_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        q_1_address1 = zext_ln95_fu_183_p1;
    end else begin
        q_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        q_1_ce0 = 1'b1;
    end else begin
        q_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        q_1_ce1 = 1'b1;
    end else begin
        q_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln93_reg_269 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        q_1_we0 = 1'b1;
    end else begin
        q_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln93_reg_269 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        q_1_we1 = 1'b1;
    end else begin
        q_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            q_col_address0 = zext_ln95_7_fu_216_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            q_col_address0 = zext_ln95_1_fu_159_p1;
        end else begin
            q_col_address0 = 'bx;
        end
    end else begin
        q_col_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            q_col_address1 = zext_ln95_4_fu_206_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            q_col_address1 = i_19_cast16_fu_148_p1;
        end else begin
            q_col_address1 = 'bx;
        end
    end else begin
        q_col_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        q_col_ce0 = 1'b1;
    end else begin
        q_col_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        q_col_ce1 = 1'b1;
    end else begin
        q_col_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln93_fu_164_p2 = (ap_sig_allocacmp_i_7 + 4'd4);

assign add_ln95_1_fu_191_p2 = (zext_ln95_2_fu_188_p1 + empty);

assign add_ln95_2_fu_224_p2 = (zext_ln95_5_fu_221_p1 + empty);

assign add_ln95_3_fu_237_p2 = (zext_ln95_8_fu_234_p1 + empty);

assign add_ln95_fu_178_p2 = (i_19_cast7_fu_175_p1 + empty);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i_19_cast16_fu_148_p1 = ap_sig_allocacmp_i_7;

assign i_19_cast7_fu_175_p1 = i_7_reg_262;

assign icmp_ln93_fu_142_p2 = ((ap_sig_allocacmp_i_7 == 4'd12) ? 1'b1 : 1'b0);

assign or_ln93_1_fu_201_p2 = (i_7_reg_262 | 4'd2);

assign or_ln93_2_fu_211_p2 = (i_7_reg_262 | 4'd3);

assign or_ln93_fu_153_p2 = (ap_sig_allocacmp_i_7 | 4'd1);

assign q_1_d0 = q_col_q0;

assign q_1_d1 = q_col_q1;

assign zext_ln95_1_fu_159_p1 = or_ln93_fu_153_p2;

assign zext_ln95_2_fu_188_p1 = or_ln93_reg_278;

assign zext_ln95_3_fu_196_p1 = add_ln95_1_fu_191_p2;

assign zext_ln95_4_fu_206_p1 = or_ln93_1_fu_201_p2;

assign zext_ln95_5_fu_221_p1 = or_ln93_1_reg_288;

assign zext_ln95_6_fu_229_p1 = add_ln95_2_fu_224_p2;

assign zext_ln95_7_fu_216_p1 = or_ln93_2_fu_211_p2;

assign zext_ln95_8_fu_234_p1 = or_ln93_2_reg_298;

assign zext_ln95_9_fu_242_p1 = add_ln95_3_fu_237_p2;

assign zext_ln95_fu_183_p1 = add_ln95_fu_178_p2;

always @ (posedge ap_clk) begin
    or_ln93_reg_278[0] <= 1'b1;
    or_ln93_1_reg_288[1] <= 1'b1;
    or_ln93_2_reg_298[1:0] <= 2'b11;
end

endmodule //tracking_update_linear_cost_Pipeline_VITIS_LOOP_93_1
