// Seed: 3931112376
module module_0 (
    id_1,
    id_2,
    .id_5(id_3),
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1  -  1 'b0 : -1 'b0] id_6;
  tri1 id_7 = (-1);
endmodule
module module_1 #(
    parameter id_2 = 32'd86,
    parameter id_4 = 32'd30
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  input wire id_3;
  input wire _id_2;
  inout logic [7:0] id_1;
  assign id_1[1 : 1] = id_2;
  wire [id_4 : id_2] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
