

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_ReLU_config17_s'
================================================================
* Date:           Sun Apr 28 20:42:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.896 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      154|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|      190|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |icmp_ln51_11_fu_145_p2   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_12_fu_163_p2   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_13_fu_181_p2   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_fu_127_p2      |      icmp|   0|  0|  23|          16|           1|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |select_ln51_4_fu_151_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_5_fu_169_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_6_fu_187_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_fu_133_p3    |    select|   0|  0|  15|           1|          15|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 154|          69|          65|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |layer17_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|    4|          8|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17>|  return value|
|layer15_out_dout            |   in|   64|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_empty_n         |   in|    1|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_read            |  out|    1|     ap_fifo|                                                            layer15_out|       pointer|
|layer17_out_din             |  out|   64|     ap_fifo|                                                            layer17_out|       pointer|
|layer17_out_num_data_valid  |   in|    2|     ap_fifo|                                                            layer17_out|       pointer|
|layer17_out_fifo_cap        |   in|    2|     ap_fifo|                                                            layer17_out|       pointer|
|layer17_out_full_n          |   in|    1|     ap_fifo|                                                            layer17_out|       pointer|
|layer17_out_write           |  out|    1|     ap_fifo|                                                            layer17_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer17_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer15_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.40ns)   --->   "%layer15_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer15_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 4 'read' 'layer15_out_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_data = trunc i64 %layer15_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 5 'trunc' 'in_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln44_11 = trunc i64 %layer15_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 6 'trunc' 'trunc_ln44_11' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_data_15 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer15_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 7 'partselect' 'in_data_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_data_16 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer15_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 8 'partselect' 'in_data_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_data_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer15_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 9 'partselect' 'in_data_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer15_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 10 'partselect' 'trunc_ln44_s' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln44_9 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer15_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 11 'partselect' 'trunc_ln44_9' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer15_out_read, i32 48, i32 62" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 12 'partselect' 'trunc_ln44_1' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%icmp_ln51 = icmp_sgt  i16 %in_data, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 13 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.29ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i15 %trunc_ln44_11, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 14 'select' 'select_ln51' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i15 %select_ln51" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 15 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%icmp_ln51_11 = icmp_sgt  i16 %in_data_14, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 16 'icmp' 'icmp_ln51_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.29ns)   --->   "%select_ln51_4 = select i1 %icmp_ln51_11, i15 %trunc_ln44_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 17 'select' 'select_ln51_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i15 %select_ln51_4" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 18 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%icmp_ln51_12 = icmp_sgt  i16 %in_data_15, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 19 'icmp' 'icmp_ln51_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.29ns)   --->   "%select_ln51_5 = select i1 %icmp_ln51_12, i15 %trunc_ln44_9, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 20 'select' 'select_ln51_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i15 %select_ln51_5" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 21 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%icmp_ln51_13 = icmp_sgt  i16 %in_data_16, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 22 'icmp' 'icmp_ln51_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.29ns)   --->   "%select_ln51_6 = select i1 %icmp_ln51_13, i15 %trunc_ln44_1, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 23 'select' 'select_ln51_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i15.i16.i16.i16, i15 %select_ln51_6, i16 %zext_ln51_4, i16 %zext_ln51_3, i16 %zext_ln51" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 24 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i63 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 25 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.40ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer17_out, i64 %zext_ln57" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 26 'write' 'write_ln57' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 27 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer15_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer17_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 00]
specinterface_ln0 (specinterface ) [ 00]
layer15_out_read  (read          ) [ 00]
in_data           (trunc         ) [ 00]
trunc_ln44_11     (trunc         ) [ 00]
in_data_15        (partselect    ) [ 00]
in_data_16        (partselect    ) [ 00]
in_data_14        (partselect    ) [ 00]
trunc_ln44_s      (partselect    ) [ 00]
trunc_ln44_9      (partselect    ) [ 00]
trunc_ln44_1      (partselect    ) [ 00]
icmp_ln51         (icmp          ) [ 01]
select_ln51       (select        ) [ 00]
zext_ln51         (zext          ) [ 00]
icmp_ln51_11      (icmp          ) [ 01]
select_ln51_4     (select        ) [ 00]
zext_ln51_3       (zext          ) [ 00]
icmp_ln51_12      (icmp          ) [ 01]
select_ln51_5     (select        ) [ 00]
zext_ln51_4       (zext          ) [ 00]
icmp_ln51_13      (icmp          ) [ 01]
select_ln51_6     (select        ) [ 00]
or_ln57_s         (bitconcatenate) [ 00]
zext_ln57         (zext          ) [ 00]
write_ln57        (write         ) [ 00]
ret_ln59          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer15_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer15_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer17_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer17_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i15.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="layer15_out_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer15_out_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln57_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="63" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="in_data_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_data/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="trunc_ln44_11_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="0"/>
<pin id="65" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_11/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="in_data_15_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="0" index="3" bw="7" slack="0"/>
<pin id="72" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_15/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="in_data_16_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="0"/>
<pin id="80" dir="0" index="2" bw="7" slack="0"/>
<pin id="81" dir="0" index="3" bw="7" slack="0"/>
<pin id="82" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_16/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="in_data_14_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="0" index="3" bw="6" slack="0"/>
<pin id="92" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_14/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln44_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="15" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="6" slack="0"/>
<pin id="101" dir="0" index="3" bw="6" slack="0"/>
<pin id="102" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_s/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln44_9_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="15" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="0" index="3" bw="7" slack="0"/>
<pin id="112" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_9/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln44_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="15" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="0" index="3" bw="7" slack="0"/>
<pin id="122" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln51_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln51_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="15" slack="0"/>
<pin id="136" dir="0" index="2" bw="15" slack="0"/>
<pin id="137" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln51_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="15" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln51_11_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_11/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln51_4_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="15" slack="0"/>
<pin id="154" dir="0" index="2" bw="15" slack="0"/>
<pin id="155" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_4/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln51_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="15" slack="0"/>
<pin id="161" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln51_12_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_12/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln51_5_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="15" slack="0"/>
<pin id="172" dir="0" index="2" bw="15" slack="0"/>
<pin id="173" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_5/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln51_4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="15" slack="0"/>
<pin id="179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_4/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln51_13_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_13/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln51_6_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="15" slack="0"/>
<pin id="190" dir="0" index="2" bw="15" slack="0"/>
<pin id="191" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_6/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="or_ln57_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="63" slack="0"/>
<pin id="197" dir="0" index="1" bw="15" slack="0"/>
<pin id="198" dir="0" index="2" bw="15" slack="0"/>
<pin id="199" dir="0" index="3" bw="15" slack="0"/>
<pin id="200" dir="0" index="4" bw="15" slack="0"/>
<pin id="201" dir="1" index="5" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln57_s/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln57_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="63" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="44" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="46" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="46" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="46" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="46" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="46" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="46" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="46" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="46" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="131"><net_src comp="59" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="63" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="87" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="97" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="67" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="107" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="77" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="117" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="187" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="177" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="159" pin="1"/><net_sink comp="195" pin=3"/></net>

<net id="206"><net_src comp="141" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="210"><net_src comp="195" pin="5"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer17_out | {1 }
 - Input state : 
	Port: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17> : layer15_out | {1 }
	Port: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config17> : layer17_out | {}
  - Chain level:
	State 1
		icmp_ln51 : 1
		select_ln51 : 2
		zext_ln51 : 3
		icmp_ln51_11 : 1
		select_ln51_4 : 2
		zext_ln51_3 : 3
		icmp_ln51_12 : 1
		select_ln51_5 : 2
		zext_ln51_4 : 3
		icmp_ln51_13 : 1
		select_ln51_6 : 2
		or_ln57_s : 4
		zext_ln57 : 5
		write_ln57 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln51_fu_127      |    0    |    23   |
|   icmp   |     icmp_ln51_11_fu_145     |    0    |    23   |
|          |     icmp_ln51_12_fu_163     |    0    |    23   |
|          |     icmp_ln51_13_fu_181     |    0    |    23   |
|----------|-----------------------------|---------|---------|
|          |      select_ln51_fu_133     |    0    |    15   |
|  select  |     select_ln51_4_fu_151    |    0    |    15   |
|          |     select_ln51_5_fu_169    |    0    |    15   |
|          |     select_ln51_6_fu_187    |    0    |    15   |
|----------|-----------------------------|---------|---------|
|   read   | layer15_out_read_read_fu_46 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln57_write_fu_52   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        in_data_fu_59        |    0    |    0    |
|          |     trunc_ln44_11_fu_63     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       in_data_15_fu_67      |    0    |    0    |
|          |       in_data_16_fu_77      |    0    |    0    |
|partselect|       in_data_14_fu_87      |    0    |    0    |
|          |      trunc_ln44_s_fu_97     |    0    |    0    |
|          |     trunc_ln44_9_fu_107     |    0    |    0    |
|          |     trunc_ln44_1_fu_117     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln51_fu_141      |    0    |    0    |
|   zext   |      zext_ln51_3_fu_159     |    0    |    0    |
|          |      zext_ln51_4_fu_177     |    0    |    0    |
|          |       zext_ln57_fu_207      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|       or_ln57_s_fu_195      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   152   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   152  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   152  |
+-----------+--------+--------+
