

================================================================
== Vivado HLS Report for 'tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config9_s'
================================================================
* Date:           Fri Apr 19 00:19:49 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu190-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.047|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      -|        -|        -|
|Expression           |        -|      -|        0|     1354|
|FIFO                 |        -|      -|        -|        -|
|Instance             |        -|      -|        -|        -|
|Memory               |        1|      -|        0|        0|
|Multiplexer          |        -|      -|        -|      249|
|Register             |        -|      -|        7|        -|
+---------------------+---------+-------+---------+---------+
|Total                |        1|      0|        7|     1603|
+---------------------+---------+-------+---------+---------+
|Available SLR        |     2520|    600|   716160|   358080|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+
|Available            |     7560|   1800|  2148480|  1074240|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |                                  Module                                 | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |tanh_table3_U  |tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config5_s_tanh_table1  |        1|  0|   0|  1024|   11|     1|        11264|
    +---------------+-------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                                                                         |        1|  0|   0|  1024|   11|     1|        11264|
    +---------------+-------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |index_2_cast_fu_677_p2     |     +    |      0|  0|  20|          10|          13|
    |index_2_fu_671_p2          |     +    |      0|  0|  21|          10|          14|
    |index_3_cast_fu_794_p2     |     +    |      0|  0|  20|          10|          13|
    |index_3_fu_788_p2          |     +    |      0|  0|  21|          10|          14|
    |index_4_cast_fu_911_p2     |     +    |      0|  0|  20|          10|          13|
    |index_4_fu_905_p2          |     +    |      0|  0|  21|          10|          14|
    |index_5_cast_fu_1028_p2    |     +    |      0|  0|  20|          10|          13|
    |index_5_fu_1022_p2         |     +    |      0|  0|  21|          10|          14|
    |index_6_cast_fu_1145_p2    |     +    |      0|  0|  20|          10|          13|
    |index_6_fu_1139_p2         |     +    |      0|  0|  21|          10|          14|
    |index_7_cast_fu_1262_p2    |     +    |      0|  0|  20|          10|          13|
    |index_7_fu_1256_p2         |     +    |      0|  0|  21|          10|          14|
    |index_8_cast_fu_1379_p2    |     +    |      0|  0|  20|          10|          13|
    |index_8_fu_1373_p2         |     +    |      0|  0|  21|          10|          14|
    |index_9_cast_fu_1496_p2    |     +    |      0|  0|  20|          10|          13|
    |index_9_fu_1490_p2         |     +    |      0|  0|  21|          10|          14|
    |index_cast_19_fu_560_p2    |     +    |      0|  0|  20|          10|          13|
    |index_cast_fu_443_p2       |     +    |      0|  0|  20|          10|          13|
    |index_fu_437_p2            |     +    |      0|  0|  21|          10|          14|
    |index_s_fu_554_p2          |     +    |      0|  0|  21|          10|          14|
    |ret_V_1_1_fu_528_p2        |     +    |      0|  0|  21|           1|          14|
    |ret_V_1_2_fu_645_p2        |     +    |      0|  0|  21|           1|          14|
    |ret_V_1_3_fu_762_p2        |     +    |      0|  0|  21|           1|          14|
    |ret_V_1_4_fu_879_p2        |     +    |      0|  0|  21|           1|          14|
    |ret_V_1_5_fu_996_p2        |     +    |      0|  0|  21|           1|          14|
    |ret_V_1_6_fu_1113_p2       |     +    |      0|  0|  21|           1|          14|
    |ret_V_1_7_fu_1230_p2       |     +    |      0|  0|  21|           1|          14|
    |ret_V_1_8_fu_1347_p2       |     +    |      0|  0|  21|           1|          14|
    |ret_V_1_9_fu_1464_p2       |     +    |      0|  0|  21|           1|          14|
    |ret_V_1_fu_411_p2          |     +    |      0|  0|  21|           1|          14|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_713_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp2_fu_830_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp3_fu_947_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp4_fu_1064_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp5_fu_1181_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp6_fu_596_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp7_fu_1298_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp8_fu_1415_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp9_fu_1532_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_fu_479_p2             |   icmp   |      0|  0|   9|           3|           1|
    |tmp_9_1_fu_522_p2          |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_2_fu_639_p2          |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_3_fu_756_p2          |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_4_fu_873_p2          |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_5_fu_990_p2          |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_6_fu_1107_p2         |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_7_fu_1224_p2         |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_8_fu_1341_p2         |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_9_fu_1458_p2         |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_fu_405_p2            |   icmp   |      0|  0|  13|          10|           1|
    |index_1_1_fu_602_p3        |  select  |      0|  0|  10|           1|           2|
    |index_1_2_fu_719_p3        |  select  |      0|  0|  10|           1|           2|
    |index_1_3_fu_836_p3        |  select  |      0|  0|  10|           1|           2|
    |index_1_4_fu_953_p3        |  select  |      0|  0|  10|           1|           2|
    |index_1_5_fu_1070_p3       |  select  |      0|  0|  10|           1|           2|
    |index_1_6_fu_1187_p3       |  select  |      0|  0|  10|           1|           2|
    |index_1_7_fu_1304_p3       |  select  |      0|  0|  10|           1|           2|
    |index_1_8_fu_1421_p3       |  select  |      0|  0|  10|           1|           2|
    |index_1_9_fu_1538_p3       |  select  |      0|  0|  10|           1|           2|
    |index_1_fu_485_p3          |  select  |      0|  0|  10|           1|           2|
    |p_1_18_fu_534_p3           |  select  |      0|  0|  14|           1|          14|
    |p_1_1_fu_574_p3            |  select  |      0|  0|  13|           1|           1|
    |p_1_2_fu_691_p3            |  select  |      0|  0|  13|           1|           1|
    |p_1_3_fu_808_p3            |  select  |      0|  0|  13|           1|           1|
    |p_1_4_fu_925_p3            |  select  |      0|  0|  13|           1|           1|
    |p_1_5_fu_1042_p3           |  select  |      0|  0|  13|           1|           1|
    |p_1_6_fu_1159_p3           |  select  |      0|  0|  13|           1|           1|
    |p_1_7_fu_1276_p3           |  select  |      0|  0|  13|           1|           1|
    |p_1_8_fu_1393_p3           |  select  |      0|  0|  13|           1|           1|
    |p_1_9_fu_1510_p3           |  select  |      0|  0|  13|           1|           1|
    |p_1_fu_457_p3              |  select  |      0|  0|  13|           1|           1|
    |p_2_1_fu_542_p3            |  select  |      0|  0|  14|           1|          14|
    |p_2_20_fu_651_p3           |  select  |      0|  0|  14|           1|          14|
    |p_2_2_fu_659_p3            |  select  |      0|  0|  14|           1|          14|
    |p_2_3_fu_776_p3            |  select  |      0|  0|  14|           1|          14|
    |p_2_4_fu_893_p3            |  select  |      0|  0|  14|           1|          14|
    |p_2_5_fu_1010_p3           |  select  |      0|  0|  14|           1|          14|
    |p_2_6_fu_1127_p3           |  select  |      0|  0|  14|           1|          14|
    |p_2_7_fu_1244_p3           |  select  |      0|  0|  14|           1|          14|
    |p_2_8_fu_1361_p3           |  select  |      0|  0|  14|           1|          14|
    |p_2_9_fu_1478_p3           |  select  |      0|  0|  14|           1|          14|
    |p_2_fu_425_p3              |  select  |      0|  0|  14|           1|          14|
    |p_3_fu_768_p3              |  select  |      0|  0|  14|           1|          14|
    |p_4_fu_885_p3              |  select  |      0|  0|  14|           1|          14|
    |p_5_fu_1002_p3             |  select  |      0|  0|  14|           1|          14|
    |p_6_fu_1119_p3             |  select  |      0|  0|  14|           1|          14|
    |p_7_fu_1236_p3             |  select  |      0|  0|  14|           1|          14|
    |p_8_fu_1353_p3             |  select  |      0|  0|  14|           1|          14|
    |p_9_fu_1470_p3             |  select  |      0|  0|  14|           1|          14|
    |p_s_fu_417_p3              |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1354|         382|         743|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |data_V_address0          |  33|          6|    4|         24|
    |data_V_address1          |  33|          6|    4|         24|
    |res_V_address0           |  33|          6|    4|         24|
    |res_V_address1           |  33|          6|    4|         24|
    |tanh_table3_address0     |  33|          6|   10|         60|
    |tanh_table3_address1     |  33|          6|   10|         60|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 249|         46|   39|        226|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  7|   0|    7|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | tanh<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, tanh_config9> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | tanh<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, tanh_config9> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | tanh<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, tanh_config9> | return value |
|ap_done          | out |    1| ap_ctrl_hs | tanh<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, tanh_config9> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | tanh<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, tanh_config9> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | tanh<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, tanh_config9> | return value |
|data_V_address0  | out |    4|  ap_memory |                                 data_V                                 |     array    |
|data_V_ce0       | out |    1|  ap_memory |                                 data_V                                 |     array    |
|data_V_q0        |  in |   16|  ap_memory |                                 data_V                                 |     array    |
|data_V_address1  | out |    4|  ap_memory |                                 data_V                                 |     array    |
|data_V_ce1       | out |    1|  ap_memory |                                 data_V                                 |     array    |
|data_V_q1        |  in |   16|  ap_memory |                                 data_V                                 |     array    |
|res_V_address0   | out |    4|  ap_memory |                                  res_V                                 |     array    |
|res_V_ce0        | out |    1|  ap_memory |                                  res_V                                 |     array    |
|res_V_we0        | out |    1|  ap_memory |                                  res_V                                 |     array    |
|res_V_d0         | out |   11|  ap_memory |                                  res_V                                 |     array    |
|res_V_address1   | out |    4|  ap_memory |                                  res_V                                 |     array    |
|res_V_ce1        | out |    1|  ap_memory |                                  res_V                                 |     array    |
|res_V_we1        | out |    1|  ap_memory |                                  res_V                                 |     array    |
|res_V_d1         | out |   11|  ap_memory |                                  res_V                                 |     array    |
+-----------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

