Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Sep 23 11:21:48 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 94.14%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -7.232ns, STNS: -294.288ns
	HWNS: 0.053ns, HTNS: 0.000ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      150.015          639   u_clk/pll_inst.clkc[0]
           clk1:       62.500          101   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk2:       50.000           67   clk_in
           clk3:      312.500           37   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk4:      150.015            1   u_clk/pll_inst.clkc[2]
           clk5:      125.000            0   phy1_rgmii_rx_clk
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      3.333                 6.666         150.015                21.130          47.326           -7.232   -232.071            0.053      0.000            0.326              639                5             no       no
       clk1           local            0.000      8.000                16.000          62.500                13.823          72.343            0.182      0.000            0.083      0.000            0.138              101                7             no       no
       clk2           local            0.000     10.000                20.000          50.000                 7.834         127.649           12.166      0.000            0.369      0.000            0.480               67                7             no       no
       clk3           local            0.000      1.600                 3.200         312.500                 2.124         470.810            1.076      0.000            0.239      0.000            0.480               37                1             no       no
       clk4           local            3.333      0.000                 6.666         150.015                10.878          91.929           -2.106    -62.217            3.334      0.000            0.000                1                1             no       no
       clk5           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     6.541ns
Fmax           :     152.882MHz

Statistics:
Max            : SWNS      0.125ns, STNS      0.000ns,         0 Viol Endpoints,      1428 Total Endpoints,      3328 Paths Analyzed
Min            : HWNS      0.053ns, HTNS      0.000ns,         0 Viol Endpoints,      1428 Total Endpoints,      3328 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.125ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[22]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.261ns (cell 4.835ns (77%), net 1.426ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[6]
net (fo=1)                              0.738          6.567          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[22],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[7]_syn_4.b[1]
LUT4                x023y025z0          0.333    f     6.900       1  pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[7]_syn_4.f[1]
net (fo=1)                              0.688          7.588          net: u2_ram/App_wr_din[22]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[22]_syn_4.a[1]
LUT5 (reg)          x025y021z2          0.542    f     8.130       2  net: u2_ram/u2_wrrd/app_wr_din_1d[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.130               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[22]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.125               

Slack               : 0.144ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.242ns (cell 4.835ns (77%), net 1.407ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[8]
net (fo=1)                              0.813          6.642          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[24],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[6]_syn_4.b[0]
LUT4                x025y024z0          0.333    f     6.975       1  pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[6]_syn_4.f[0]
net (fo=1)                              0.594          7.569          net: u2_ram/App_wr_din[24]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1]
LUT5 (reg)          x025y023z2          0.542    f     8.111       2  net: u2_ram/u2_wrrd/app_wr_din_1d[24],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.111               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.144               

Slack               : 0.146ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[12]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.240ns (cell 4.926ns (78%), net 1.314ns (22%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[4]
net (fo=1)                              0.468          6.297          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[13],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[13]_syn_6.a[1]
LUT4                x006y022z3          0.424    f     6.721       1  pin: u2_ram/App_wr_din[13]_syn_6.f[1]
net (fo=1)                              0.846          7.567          net: u2_ram/App_wr_din[13]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[12]_syn_4.a[0]
LUT5 (reg)          x009y024z3          0.542    f     8.109       2  net: u2_ram/u2_wrrd/app_wr_din_1d[13],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.109               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[12]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.146               

Slack               : 0.183ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 4.933ns (79%), net 1.270ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.doa[0]
net (fo=1)                              0.676          6.505          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[25],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/App_wr_din[12]_syn_6.b[0]
LUT4                x010y022z3          0.431    f     6.936       1  pin: u2_ram/App_wr_din[12]_syn_6.f[0]
net (fo=1)                              0.594          7.530          net: u2_ram/App_wr_din[25]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.a[0]
LUT5 (reg)          x010y023z3          0.542    f     8.072       2  net: u2_ram/u2_wrrd/app_wr_din_1d[25],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.072               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.183               

Slack               : 0.187ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.199ns (cell 4.933ns (79%), net 1.266ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.doa[6]
net (fo=1)                              0.528          6.357          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[31],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/App_wr_din[30]_syn_6.b[0]
LUT4                x009y022z2          0.431    f     6.788       1  pin: u2_ram/App_wr_din[30]_syn_6.f[0]
net (fo=1)                              0.738          7.526          net: u2_ram/App_wr_din[31]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.a[0]
LUT5 (reg)          x010y023z2          0.542    f     8.068       2  net: u2_ram/u2_wrrd/app_wr_din_1d[31],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.187               

Slack               : 0.195ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.191ns (cell 4.933ns (79%), net 1.258ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[1]
net (fo=1)                              0.802          6.631          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[10],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/App_wr_din[10]_syn_6.b[1]
LUT4                x009y021z3          0.431    f     7.062       1  pin: u2_ram/App_wr_din[10]_syn_6.f[1]
net (fo=1)                              0.456          7.518          net: u2_ram/App_wr_din[10]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.a[1]
LUT5 (reg)          x010y023z3          0.542    f     8.060       2  net: u2_ram/u2_wrrd/app_wr_din_1d[10],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.060               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.195               

Slack               : 0.195ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.191ns (cell 4.926ns (79%), net 1.265ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.doa[5]
net (fo=1)                              0.662          6.491          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[30],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[30]_syn_6.a[1]
LUT4                x009y022z2          0.424    f     6.915       1  pin: u2_ram/App_wr_din[30]_syn_6.f[1]
net (fo=1)                              0.603          7.518          net: u2_ram/App_wr_din[30]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.a[1]
LUT5 (reg)          x010y023z2          0.542    f     8.060       2  net: u2_ram/u2_wrrd/app_wr_din_1d[30],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.060               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.195               

Slack               : 0.225ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.161ns (cell 4.910ns (79%), net 1.251ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y027            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[2]
net (fo=1)                              0.795          6.624          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[18],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[18]_syn_6.a[1]
LUT4                x025y026z1          0.408    f     7.032       1  pin: u2_ram/App_wr_din[18]_syn_6.f[1]
net (fo=1)                              0.456          7.488          net: u2_ram/App_wr_din[18]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5 (reg)          x026y025z2          0.542    f     8.030       2  net: u2_ram/u2_wrrd/app_wr_din_1d[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.030               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.225               

Slack               : 0.252ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[11]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.134ns (cell 4.933ns (80%), net 1.201ns (20%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[2]
net (fo=1)                              0.525          6.354          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[11],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/App_wr_din[10]_syn_6.b[0]
LUT4                x009y021z3          0.431    f     6.785       1  pin: u2_ram/App_wr_din[10]_syn_6.f[0]
net (fo=1)                              0.676          7.461          net: u2_ram/App_wr_din[11]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[11]_syn_4.a[1]
LUT5 (reg)          x007y023z3          0.542    f     8.003       2  net: u2_ram/u2_wrrd/app_wr_din_1d[11],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.003               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[11]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.252               

Slack               : 0.276ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[14]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.110ns (cell 4.910ns (80%), net 1.200ns (20%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[6]
net (fo=1)                              0.524          6.353          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[15],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[14]_syn_6.a[0]
LUT4                x009y022z0          0.408    f     6.761       1  pin: u2_ram/App_wr_din[14]_syn_6.f[0]
net (fo=1)                              0.676          7.437          net: u2_ram/App_wr_din[15]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[14]_syn_4.a[0]
LUT5 (reg)          x007y024z2          0.542    f     7.979       2  net: u2_ram/u2_wrrd/app_wr_din_1d[15],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.979               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[14]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.276               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.053ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y027z1          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=4)                              0.339          1.782          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rst
FIFO (reg)          x032y018            0.000    f     1.782               
--------------------------------------------------------------------  ---------------
Arrival                                                1.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.053               

Slack               : 0.132ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.527ns (cell 0.109ns (20%), net 0.418ns (80%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z3          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.q[0]
net (fo=4)                              0.418          1.861          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rst
FIFO (reg)          x008y027            0.000    f     1.861               
--------------------------------------------------------------------  ---------------
Arrival                                                1.861               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.132               

Slack               : 0.132ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.527ns (cell 0.109ns (20%), net 0.418ns (80%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y027z1          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=4)                              0.418          1.861          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rst
FIFO (reg)          x032y027            0.000    f     1.861               
--------------------------------------------------------------------  ---------------
Arrival                                                1.861               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.132               

Slack               : 0.153ns
Begin Point         : u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_waddr_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_18.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 68
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_waddr_reg[22]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y028z1          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_waddr_reg[22]_syn_4.q[0]
net (fo=68)                             0.355          1.798          net: u_four_channel_video_splicer/sdr_init_done_dup_63,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_18.sr
reg                 x021y026z1          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_18.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               

Slack               : 0.153ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_21.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[3]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_21.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y018z2          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_21.q[1]
net (fo=23)                             0.355          1.798          net: u_four_channel_video_splicer/sdr_init_done_dup_59,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.sr
reg                 x013y019z2          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               

Slack               : 0.155ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r3_reg_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wfdma_cnt_reg[11]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.553ns (cell 0.196ns (35%), net 0.357ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r3_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y017z1          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r3_reg_syn_4.q[0]
net (fo=23)                             0.357          1.800          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/wfdma_cnt_reg[11]_syn_4.sr
reg                 x019y018z0          0.087    r     1.887               
--------------------------------------------------------------------  ---------------
Arrival                                                1.887               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wfdma_cnt_reg[11]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.155               

Slack               : 0.155ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r3_reg_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wr_addr_reg[1]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.553ns (cell 0.196ns (35%), net 0.357ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r3_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y017z1          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r3_reg_syn_4.q[0]
net (fo=23)                             0.357          1.800          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/wr_addr_reg[1]_syn_4.sr
reg                 x019y019z1          0.087    r     1.887               
--------------------------------------------------------------------  ---------------
Arrival                                                1.887               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wr_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.155               

Slack               : 0.155ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r3_reg_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wr_addr_reg[2]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.553ns (cell 0.196ns (35%), net 0.357ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r3_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y017z1          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r3_reg_syn_4.q[0]
net (fo=23)                             0.357          1.800          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/wr_addr_reg[2]_syn_4.sr
reg                 x019y019z0          0.087    r     1.887               
--------------------------------------------------------------------  ---------------
Arrival                                                1.887               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.155               

Slack               : 0.163ns
Begin Point         : u2_ram/u2_wrrd/rw_vld_1d_reg_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/SDR_RAS_n_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.561ns (cell 0.196ns (34%), net 0.365ns (66%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/rw_vld_1d_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x012y024z3          0.109    f     1.443          pin: u2_ram/u2_wrrd/rw_vld_1d_reg_syn_4.q[0]
net (fo=29)                             0.365          1.808          net: u_four_channel_video_splicer/sdr_init_done_dup_62,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u2_ram/u2_wrrd/SDR_RAS_n_syn_4.sr
reg                 x013y025z2          0.087    r     1.895               
--------------------------------------------------------------------  ---------------
Arrival                                                1.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/SDR_RAS_n_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.163               

Slack               : 0.170ns
Begin Point         : u2_ram/u2_wrrd/rw_vld_1d_reg_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_addr_reg[11]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.568ns (cell 0.196ns (34%), net 0.372ns (66%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/rw_vld_1d_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x012y024z3          0.109    f     1.443          pin: u2_ram/u2_wrrd/rw_vld_1d_reg_syn_4.q[0]
net (fo=29)                             0.372          1.815          net: u_four_channel_video_splicer/sdr_init_done_dup_62,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rd_addr_reg[11]_syn_4.sr
reg                 x015y024z2          0.087    r     1.902               
--------------------------------------------------------------------  ---------------
Arrival                                                1.902               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_addr_reg[11]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.170               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     8.017ns
Fmax           :     124.735MHz

Statistics:
Max            : SWNS      7.983ns, STNS      0.000ns,         0 Viol Endpoints,       212 Total Endpoints,       928 Paths Analyzed
Min            : HWNS      0.268ns, HTNS      0.000ns,         0 Viol Endpoints,       212 Total Endpoints,       928 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.983ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.665ns (cell 5.385ns (70%), net 2.280ns (30%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              0.862          6.691          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_14.b[1]
LUT4                x030y038z3          0.431    f     7.122       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_14.f[1]
net (fo=2)                              0.811          7.933          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_12.d[1]
LUT5                x025y041z2          0.262    r     8.195       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_12.f[1]
net (fo=5)                              0.607          8.802          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1]
LUT5 (reg)          x025y041z0          0.732    f     9.534       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.534               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  7.983               

Slack               : 8.117ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.531ns (cell 5.385ns (71%), net 2.146ns (29%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              0.862          6.691          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_14.b[1]
LUT4                x030y038z3          0.431    f     7.122       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_14.f[1]
net (fo=2)                              0.811          7.933          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_12.d[1]
LUT5                x025y041z2          0.262    r     8.195       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_12.f[1]
net (fo=5)                              0.473          8.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[1]
LUT5 (reg)          x025y041z1          0.732    f     9.400       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.400               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.117               

Slack               : 8.540ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.108ns (cell 4.819ns (67%), net 2.289ns (33%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              1.821          7.650          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_15.a[0]
LUT4                x017y037z0          0.408    f     8.058       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_15.f[0]
net (fo=2)                              0.468          8.526          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.b[0]
LUT4 (reg)          x018y038z0          0.451    f     8.977       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.977               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.540               

Slack               : 8.540ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.108ns (cell 4.819ns (67%), net 2.289ns (33%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              1.821          7.650          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_15.a[0]
LUT4                x017y037z0          0.408    f     8.058       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_15.f[0]
net (fo=2)                              0.468          8.526          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.b[1]
LUT4 (reg)          x018y038z0          0.451    f     8.977       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.977               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.540               

Slack               : 8.580ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.140ns (cell 2.297ns (32%), net 4.843ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT4=2  LUT3=2 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y043z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.q[1]
net (fo=2)                              0.749          2.764          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.d[1]
LUT4                x025y044z2          0.262    r     3.026       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.f[1]
net (fo=2)                              0.594          3.620          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_31.d[0]
LUT3                x027y044z3          0.262    r     3.882       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_31.f[0]
net (fo=3)                              0.459          4.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub2_syn_30,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.d[1]
LUT5                x026y045z3          0.262    r     4.603       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.f[1]
net (fo=4)                              0.323          4.926          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_28.a[1]
LUT5                x026y046z0          0.618    f     5.544       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_28.fx[0]
net (fo=8)                              0.971          6.515          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.d[0]
LUT3                x029y043z1          0.205    r     6.720       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.f[0]
net (fo=9)                              1.747          8.467          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.a[0]
LUT4 (reg)          x033y036z3          0.542    f     9.009       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.009               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.580               

Slack               : 8.580ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.140ns (cell 2.297ns (32%), net 4.843ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT4=2  LUT3=2 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y043z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.q[1]
net (fo=2)                              0.749          2.764          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.d[1]
LUT4                x025y044z2          0.262    r     3.026       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.f[1]
net (fo=2)                              0.594          3.620          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_31.d[0]
LUT3                x027y044z3          0.262    r     3.882       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_31.f[0]
net (fo=3)                              0.459          4.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub2_syn_30,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.d[1]
LUT5                x026y045z3          0.262    r     4.603       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.f[1]
net (fo=4)                              0.323          4.926          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_28.a[1]
LUT5                x026y046z0          0.618    f     5.544       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_28.fx[0]
net (fo=8)                              0.971          6.515          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.d[0]
LUT3                x029y043z1          0.205    r     6.720       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.f[0]
net (fo=9)                              1.747          8.467          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.a[1]
LUT4 (reg)          x033y036z3          0.542    f     9.009       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.009               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.580               

Slack               : 8.585ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_12.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.063ns (cell 4.940ns (69%), net 2.123ns (31%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              1.481          7.310          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_16.b[0]
LUT4                x029y039z2          0.431    f     7.741       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_16.f[0]
net (fo=5)                              0.642          8.383          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_12.b[0]
LUT5 (reg)          x025y041z2          0.549    f     8.932       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.932               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_12.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.585               

Slack               : 8.779ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.869ns (cell 4.536ns (66%), net 2.333ns (34%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[0]
net (fo=4)                              1.583          7.412          net: data_888[17],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.d[0]
LUT5                x030y041z2          0.262    r     7.674       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.750          8.424          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.d[0]
LUT3 (reg)          x029y042z1          0.314    r     8.738       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.738               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.779               

Slack               : 8.846ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.802ns (cell 4.748ns (69%), net 2.054ns (31%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[0]
net (fo=4)                              1.583          7.412          net: data_888[17],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.d[0]
LUT5                x030y041z2          0.262    r     7.674       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.471          8.145          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[0]
LUT4 (reg)          x029y043z0          0.526    f     8.671       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.846               

Slack               : 8.846ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.802ns (cell 4.748ns (69%), net 2.054ns (31%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[0]
net (fo=4)                              1.583          7.412          net: data_888[17],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.d[0]
LUT5                x030y041z2          0.262    r     7.674       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.471          8.145          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[1]
LUT4 (reg)          x029y043z0          0.526    f     8.671       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.846               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.268ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.421ns (cell 0.196ns (46%), net 0.225ns (54%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.q[1]
net (fo=31)                             0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]_syn_4.sr
reg                 x028y045z0          0.087    r     1.755               
--------------------------------------------------------------------  ---------------
Arrival                                                1.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.088          1.487               
--------------------------------------------------------------------  ---------------
Required                                               1.487               
--------------------------------------------------------------------  ---------------
Slack                                                  0.268               

Slack               : 0.313ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.378ns (77%), net 0.111ns (23%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y043z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.111          1.554          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6]_syn_4.d[0]
LUT5 (reg)          x029y043z3          0.269    f     1.823       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[8],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.823               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.313               

Slack               : 0.329ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_31.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_31.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y044z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_31.q[0]
net (fo=1)                              0.331          1.774          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.mi[1]
reg                 x026y045z3          0.095    f     1.869          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.363ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_11.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$W_FIFO_Rst_reg_syn_27.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.632ns (cell 0.204ns (32%), net 0.428ns (68%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y037z3          0.109    f     1.443          pin: u_uicfg5640/rst_cnt_reg[8]_syn_11.q[0]
net (fo=2)                              0.428          1.871          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(86)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$W_FIFO_Rst_reg_syn_27.mi[0]
reg                 x020y035z0          0.095    f     1.966          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.966               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$W_FIFO_Rst_reg_syn_27.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.363               

Slack               : 0.363ns
Begin Point         : uivtc_inst/rst_cnt_reg[1]_syn_9.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/rst_cnt_reg[0]_syn_9.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.428ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/rst_cnt_reg[1]_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y062z2          0.109    f     1.443          pin: uivtc_inst/rst_cnt_reg[1]_syn_9.q[0]
net (fo=2)                              0.111          1.554          net: uivtc_inst/rst_cnt[1],  ../../../../source_code/rtl/uivtc/uivtc.v(57)
                                                                      pin: uivtc_inst/rst_cnt_reg[0]_syn_9.b[0]
LUT4 (reg)          x020y062z0          0.319    r     1.873       1  net: uivtc_inst/rst_sync,  ../../../../source_code/rtl/uivtc/uivtc.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                1.873               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/rst_cnt_reg[0]_syn_9.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.363               

Slack               : 0.371ns
Begin Point         : uivtc_inst/hcnt_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/hcnt_b4[10]_syn_11.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.547ns (cell 0.430ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/hcnt_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y057z0          0.109    f     1.443          pin: uivtc_inst/hcnt_reg[1]_syn_4.q[0]
net (fo=3)                              0.117          1.560          net: uivtc_inst/hcnt[2],  ../../../../source_code/rtl/uivtc/uivtc.v(55)
                                                                      pin: uivtc_inst/hcnt_b4[10]_syn_11.c[0]
LUT4 (reg)          x026y057z2          0.321    r     1.881       1  net: uivtc_inst/hcnt[3],  ../../../../source_code/rtl/uivtc/uivtc.v(55)
--------------------------------------------------------------------  ---------------
Arrival                                                1.881               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/hcnt_b4[10]_syn_11.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.371               

Slack               : 0.371ns
Begin Point         : uivtc_inst/rst_cnt_reg[0]_syn_9.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/rst_cnt_reg[1]_syn_9.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.547ns (cell 0.430ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/rst_cnt_reg[0]_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y062z0          0.109    f     1.443          pin: uivtc_inst/rst_cnt_reg[0]_syn_9.q[0]
net (fo=8)                              0.117          1.560          net: uivtc_inst/rst_sync,  ../../../../source_code/rtl/uivtc/uivtc.v(58)
                                                                      pin: uivtc_inst/rst_cnt_reg[1]_syn_9.c[0]
LUT4 (reg)          x020y062z2          0.321    r     1.881       1  net: uivtc_inst/rst_cnt[1],  ../../../../source_code/rtl/uivtc/uivtc.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                                1.881               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/rst_cnt_reg[1]_syn_9.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.371               

Slack               : 0.385ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y041z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.q[0]
net (fo=4)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[7],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.c[1]
LUT3 (reg)          x030y043z1          0.241    f     1.909       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.385               

Slack               : 0.392ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.196ns (35%), net 0.349ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.q[1]
net (fo=31)                             0.349          1.792          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]_syn_4.sr
reg                 x027y046z1          0.087    r     1.879               
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.088          1.487               
--------------------------------------------------------------------  ---------------
Required                                               1.487               
--------------------------------------------------------------------  ---------------
Slack                                                  0.392               

Slack               : 0.392ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.196ns (35%), net 0.349ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.q[1]
net (fo=31)                             0.349          1.792          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]_syn_4.sr
reg                 x027y046z0          0.087    r     1.879               
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.088          1.487               
--------------------------------------------------------------------  ---------------
Required                                               1.487               
--------------------------------------------------------------------  ---------------
Slack                                                  0.392               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     7.834ns
Fmax           :     127.649MHz

Statistics:
Max            : SWNS     12.166ns, STNS      0.000ns,         0 Viol Endpoints,       171 Total Endpoints,       841 Paths Analyzed
Min            : HWNS      0.369ns, HTNS      0.000ns,         0 Viol Endpoints,       171 Total Endpoints,       841 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 12.166ns
Begin Point         : u_uicfg5640/wr_data_b1[12]_syn_8.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[8]_syn_55.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 7.554ns (cell 2.853ns (37%), net 4.701ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=4  LUT4=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[12]_syn_8.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y048z3          0.146    r     3.868          pin: u_uicfg5640/wr_data_b1[12]_syn_8.q[0]
net (fo=30)                             1.975          5.843          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[6],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_81.c[0]
LUT2                x011y048z1          0.251    r     6.094       1  pin: u_uicfg5640/wr_data_b1[17]_syn_81.f[0]
net (fo=8)                              0.668          6.762          net: u_uicfg5640/wr_data_b1[17]_syn_18,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_52.c[1]
LUT5                x013y047z0          0.448    r     7.210       2  pin: u_uicfg5640/wr_data_b1[19]_syn_52.fx[0]
net (fo=2)                              0.505          7.715          net: u_uicfg5640/wr_data_b1[19]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_50.a[1]
LUT5                x012y048z0          0.618    f     8.333       3  pin: u_uicfg5640/wr_data_b1[19]_syn_50.fx[0]
net (fo=1)                              0.508          8.841          net: u_uicfg5640/wr_data_b1[19]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_56.a[1]
LUT5                x012y048z2          0.424    f     9.265       4  pin: u_uicfg5640/wr_data_b1[19]_syn_56.f[1]
net (fo=1)                              0.738         10.003          net: u_uicfg5640/wr_data_b1[19]_syn_14,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_54.a[1]
LUT5                x013y047z2          0.424    f    10.427       5  pin: u_uicfg5640/wr_data_b1[19]_syn_54.f[1]
net (fo=1)                              0.307         10.734          net: u_uicfg5640/wr_data_b1[19]_syn_23,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_55.a[0]
LUT4 (reg)          x014y047z3          0.542    f    11.276       6  net: u_uicfg5640/wr_data[19],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               11.276               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_55.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 12.166               

Slack               : 13.219ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_19.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[29]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.501ns (cell 2.498ns (38%), net 4.003ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_19.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x017y050z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_19.q[1]
net (fo=45)                             1.603          5.471          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_12,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_53.c[0]
LUT5                x013y052z2          0.348    f     5.819       1  pin: u_uicfg5640/wr_data_b1[28]_syn_53.f[0]
net (fo=1)                              0.738          6.557          net: u_uicfg5640/wr_data_b1[27]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x014y051z2          0.424    f     6.981       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=3)                              0.738          7.719          net: u_uicfg5640/wr_data_b1[27]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_47.a[1]
LUT4                x014y051z3          0.424    f     8.143       3  pin: u_uicfg5640/wr_data_b1[29]_syn_47.f[1]
net (fo=1)                              0.468          8.611          net: u_uicfg5640/wr_data_b1[29]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3]_syn_10.a[0]
LUT5                x015y049z2          0.424    f     9.035       4  pin: u_uicfg5640/REG_INDEX_reg[3]_syn_10.f[0]
net (fo=2)                              0.456          9.491          net: u_uicfg5640/wr_data_b1[29]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[29]_syn_4.a[1]
LUT5 (reg)          x014y048z1          0.732    f    10.223       5  net: u_uicfg5640/wr_data[29],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.223               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[29]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.219               

Slack               : 13.291ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[18]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.429ns (cell 2.687ns (41%), net 3.742ns (59%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y048z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_18.q[1]
net (fo=83)                             1.822          5.690          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_11,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_28.c[0]
LUT5                x010y047z2          0.348    f     6.038       1  pin: u_uicfg5640/wr_data_b1[18]_syn_28.f[0]
net (fo=1)                              0.307          6.345          net: u_uicfg5640/wr_data_b1[18]_syn_3,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_30.b[1]
LUT5                x011y047z2          0.431    f     6.776       2  pin: u_uicfg5640/wr_data_b1[18]_syn_30.f[1]
net (fo=2)                              0.456          7.232          net: u_uicfg5640/wr_data_b1[18]_syn_5,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_34.a[1]
LUT5                x011y047z0          0.618    f     7.850       3  pin: u_uicfg5640/wr_data_b1[18]_syn_34.fx[0]
net (fo=2)                              0.652          8.502          net: u_uicfg5640/wr_data_b1[18]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_36.a[1]
LUT5                x013y046z0          0.618    f     9.120       4  pin: u_uicfg5640/wr_data_b1[18]_syn_36.fx[0]
net (fo=1)                              0.505          9.625          net: u_uicfg5640/wr_data_b1[18]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.a[1]
LUT4 (reg)          x014y047z0          0.526    f    10.151       5  net: u_uicfg5640/wr_data[18],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.151               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.291               

Slack               : 13.359ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[29]_syn_34.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.361ns (cell 2.486ns (39%), net 3.875ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y048z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_18.q[1]
net (fo=83)                             1.985          5.853          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_11,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_56.c[1]
LUT5                x010y046z2          0.348    f     6.201       1  pin: u_uicfg5640/wr_data_b1[17]_syn_56.f[1]
net (fo=2)                              0.456          6.657          net: u_uicfg5640/wr_data_b1[17]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_77.a[0]
LUT4                x012y046z0          0.408    f     7.065       2  pin: u_uicfg5640/wr_data_b1[17]_syn_77.f[0]
net (fo=2)                              0.468          7.533          net: u_uicfg5640/wr_data_b1[17]_syn_23,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_65.a[1]
LUT5                x011y047z1          0.618    f     8.151       3  pin: u_uicfg5640/wr_data_b1[17]_syn_65.fx[0]
net (fo=1)                              0.657          8.808          net: u_uicfg5640/wr_data_b1[17]_syn_27,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3]_syn_8.a[1]
LUT5                x014y048z3          0.424    f     9.232       4  pin: u_uicfg5640/REG_INDEX_reg[3]_syn_8.f[1]
net (fo=1)                              0.309          9.541          net: u_uicfg5640/wr_data_b1[17]_syn_29,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_34.a[0]
LUT5 (reg)          x014y047z2          0.542    f    10.083       5  net: u_uicfg5640/wr_data[17],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.083               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_34.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.359               

Slack               : 13.466ns
Begin Point         : u_uicfg5640/wr_data_b1[12]_syn_8.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[18]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.254ns (cell 1.792ns (28%), net 4.462ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=1  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[12]_syn_8.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y048z3          0.146    r     3.868          pin: u_uicfg5640/wr_data_b1[12]_syn_8.q[0]
net (fo=30)                             1.967          5.835          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[6],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_50.c[0]
LUT2                x012y049z3          0.348    f     6.183       1  pin: u_uicfg5640/wr_data_b1[26]_syn_50.f[0]
net (fo=8)                              1.442          7.625          net: u_uicfg5640/wr_data_b1[17]_syn_16,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_45.c[1]
LUT5                x013y046z3          0.348    f     7.973       2  pin: u_uicfg5640/wr_data_b1[31]_syn_45.f[1]
net (fo=1)                              0.594          8.567          net: u_uicfg5640/wr_data_b1[31]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_50.a[1]
LUT3                x015y046z3          0.424    f     8.991       3  pin: u_uicfg5640/wr_data_b1[31]_syn_50.f[1]
net (fo=1)                              0.459          9.450          net: u_uicfg5640/wr_data_b1[31]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.a[0]
LUT4 (reg)          x014y047z0          0.526    f     9.976       4  net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.466               

Slack               : 13.708ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[11]_syn_31.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.012ns (cell 2.283ns (37%), net 3.729ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT2=2 )
Max Fanout          : 39
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x017y049z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[3]_syn_12.q[1]
net (fo=39)                             0.711          4.579          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_69.c[1]
LUT2                x020y050z2          0.348    f     4.927       1  pin: u_uicfg5640/wr_data_b1[8]_syn_69.f[1]
net (fo=2)                              0.459          5.386          net: u_uicfg5640/wr_data_b1[8]_syn_3,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_63.a[1]
LUT4                x019y051z0          0.408    f     5.794       2  pin: u_uicfg5640/wr_data_b1[8]_syn_63.f[1]
net (fo=2)                              0.901          6.695          net: u_uicfg5640/wr_data_b1[8]_syn_17,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_53.a[1]
LUT2                x017y049z0          0.408    f     7.103       3  pin: u_uicfg5640/wr_data_b1[8]_syn_53.f[1]
net (fo=1)                              0.920          8.023          net: u_uicfg5640/wr_data_b1[8]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_51.b[1]
LUT4                x018y047z2          0.431    f     8.454       4  pin: u_uicfg5640/wr_data_b1[8]_syn_51.f[1]
net (fo=1)                              0.738          9.192          net: u_uicfg5640/wr_data_b1[8]_syn_27,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_31.a[0]
LUT4 (reg)          x018y047z3          0.542    f     9.734       5  net: u_uicfg5640/wr_data[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.734               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_31.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.708               

Slack               : 13.796ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_16.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[17]_syn_70.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.924ns (cell 2.350ns (39%), net 3.574ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 66
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_16.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y049z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_16.q[1]
net (fo=66)                             1.134          5.002          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0]_dup_240,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_55.d[0]
LUT2                x011y048z0          0.205    r     5.207       1  pin: u_uicfg5640/wr_data_b1[31]_syn_55.f[0]
net (fo=2)                              0.738          5.945          net: u_uicfg5640/wr_data_b1[31]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_62.a[0]
LUT4                x011y050z0          0.408    f     6.353       2  pin: u_uicfg5640/wr_data_b1[30]_syn_62.f[0]
net (fo=2)                              0.456          6.809          net: u_uicfg5640/wr_data_b1[30]_syn_17,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_53.a[1]
LUT5                x011y050z1          0.618    f     7.427       3  pin: u_uicfg5640/wr_data_b1[30]_syn_53.fx[0]
net (fo=1)                              0.508          7.935          net: u_uicfg5640/wr_data_b1[30]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_56.a[0]
LUT5                x012y048z3          0.424    f     8.359       4  pin: u_uicfg5640/wr_data_b1[30]_syn_56.f[0]
net (fo=1)                              0.738          9.097          net: u_uicfg5640/ui5640reg_inst/sel0_syn_68[6],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_70.b[0]
LUT4 (reg)          x014y048z2          0.549    f     9.646       5  net: u_uicfg5640/wr_data[30],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.646               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_70.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.796               

Slack               : 14.000ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_19.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[27]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.720ns (cell 2.268ns (39%), net 3.452ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=4 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_19.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x017y050z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_19.q[1]
net (fo=45)                             1.603          5.471          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_12,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_53.c[0]
LUT5                x013y052z2          0.348    f     5.819       1  pin: u_uicfg5640/wr_data_b1[28]_syn_53.f[0]
net (fo=1)                              0.738          6.557          net: u_uicfg5640/wr_data_b1[27]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x014y051z2          0.424    f     6.981       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=3)                              0.459          7.440          net: u_uicfg5640/wr_data_b1[27]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_47.a[1]
LUT5                x013y053z0          0.618    f     8.058       3  pin: u_uicfg5640/wr_data_b1[27]_syn_47.fx[0]
net (fo=2)                              0.652          8.710          net: u_uicfg5640/wr_data_b1[27]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.a[1]
LUT5 (reg)          x014y051z0          0.732    f     9.442       4  net: u_uicfg5640/wr_data[27],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.442               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 14.000               

Slack               : 14.135ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[13]_syn_8.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.585ns (cell 2.065ns (36%), net 3.520ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 83
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y048z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_18.q[1]
net (fo=83)                             0.824          4.692          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_11,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_59.c[1]
LUT4                x013y047z1          0.251    r     4.943       1  pin: u_uicfg5640/wr_data_b1[8]_syn_59.f[1]
net (fo=7)                              0.900          5.843          net: u_uicfg5640/wr_data_b1[8]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3]_syn_10.d[1]
LUT5                x015y049z2          0.262    r     6.105       2  pin: u_uicfg5640/REG_INDEX_reg[3]_syn_10.f[1]
net (fo=4)                              0.309          6.414          net: u_uicfg5640/wr_data_b1[19]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_13.d[1]
LUT5                x015y048z3          0.262    r     6.676       3  pin: u_uicfg5640/REG_INDEX_reg[2]_syn_13.f[1]
net (fo=6)                              0.830          7.506          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[14]_syn_20.a[1]
LUT5                x018y050z0          0.618    f     8.124       4  pin: u_uicfg5640/wr_data_b1[14]_syn_20.fx[0]
net (fo=2)                              0.657          8.781          net: u_uicfg5640/wr_data_b1[14]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[13]_syn_8.a[0]
LUT4 (reg)          x019y049z1          0.526    f     9.307       5  net: u_uicfg5640/wr_data[13],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.307               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[13]_syn_8.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 14.135               

Slack               : 14.226ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_22.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[17]_syn_72.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.494ns (cell 1.882ns (34%), net 3.612ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=3  LUT5=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_22.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y048z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_22.q[0]
net (fo=56)                             2.241          6.109          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_dup_99,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_41.b[1]
LUT5                x010y052z3          0.431    f     6.540       1  pin: u_uicfg5640/wr_data_b1[25]_syn_41.f[1]
net (fo=1)                              0.459          6.999          net: u_uicfg5640/wr_data_b1[25]_syn_14,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_50.a[1]
LUT4                x010y052z1          0.408    f     7.407       2  pin: u_uicfg5640/wr_data_b1[25]_syn_50.f[1]
net (fo=1)                              0.456          7.863          net: u_uicfg5640/wr_data_b1[25]_syn_17,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_45.c[1]
LUT4                x011y051z2          0.348    f     8.211       3  pin: u_uicfg5640/wr_data_b1[25]_syn_45.f[1]
net (fo=1)                              0.456          8.667          net: u_uicfg5640/wr_data_b1[25]_syn_19,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_72.b[0]
LUT4 (reg)          x013y050z2          0.549    f     9.216       4  net: u_uicfg5640/wr_data[25],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.216               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_72.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 14.226               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.369ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[2]_syn_4.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.428ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y043z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.117          3.166          net: u_uicfg5640/rst_cnt[1],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.b[0]
LUT4 (reg)          x020y043z1          0.319    r     3.485       1  net: u_uicfg5640/rst_cnt[3],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.369ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[2]_syn_4.b[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.428ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y043z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.117          3.166          net: u_uicfg5640/rst_cnt[1],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.b[1]
LUT3 (reg)          x020y043z1          0.319    r     3.485       1  net: u_uicfg5640/rst_cnt[2],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.375ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[0]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.325ns (74%), net 0.111ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y043z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.111          3.160          net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.d[0]
LUT2 (reg)          x020y043z0          0.216    f     3.376       1  net: u_uicfg5640/rst_cnt[1],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.376               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.375               

Slack               : 0.384ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[3]_syn_4.c[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.350ns (60%), net 0.224ns (40%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x025y039z3          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.q[0]
net (fo=4)                              0.224          3.273          net: u_uicfg5640/uii2c_inst/clkdiv[2],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[3]_syn_4.c[1]
LUT4 (reg)          x025y038z0          0.241    f     3.514       1  net: u_uicfg5640/uii2c_inst/clkdiv[3],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[3]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.384               

Slack               : 0.447ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_20.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[4]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.637ns (cell 0.196ns (30%), net 0.441ns (70%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 70
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_20.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y042z3          0.109    f     3.049          pin: uivtc_inst/O_vtc_vs_reg_syn_20.q[0]
net (fo=70)                             0.441          3.490          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.ce
reg                 x021y041z2          0.087    r     3.577               
--------------------------------------------------------------------  ---------------
Arrival                                                3.577               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.447               

Slack               : 0.447ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_20.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[7]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.637ns (cell 0.196ns (30%), net 0.441ns (70%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 70
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_20.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y042z3          0.109    f     3.049          pin: uivtc_inst/O_vtc_vs_reg_syn_20.q[0]
net (fo=70)                             0.441          3.490          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.ce
reg                 x021y041z3          0.087    r     3.577               
--------------------------------------------------------------------  ---------------
Arrival                                                3.577               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.447               

Slack               : 0.449ns
Begin Point         : u_uicfg5640/rst_cnt_reg[4]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[7]_syn_4.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.625ns (cell 0.514ns (82%), net 0.111ns (18%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y041z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.q[1]
net (fo=4)                              0.111          3.160          net: u_uicfg5640/rst_cnt[4],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.b[0]
LUT3 (reg)          x021y041z3          0.405    r     3.565       1  net: u_uicfg5640/rst_cnt[5],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.565               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.449               

Slack               : 0.455ns
Begin Point         : u_uicfg5640/wr_data_b1[8]_syn_51.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[11]_syn_4.mi[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.661ns (cell 0.413ns (62%), net 0.248ns (38%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_51.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x018y047z2          0.109    f     3.049          pin: u_uicfg5640/wr_data_b1[8]_syn_51.q[0]
net (fo=24)                             0.248          3.297          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_reg[11]_syn_4.mi[0]
LUT5 (reg)          x017y047z1          0.304    f     3.601       1  net: u_uicfg5640/wr_data[11],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.601               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[11]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.455               

Slack               : 0.526ns
Begin Point         : u_uicfg5640/wr_data_b1[8]_syn_51.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[18]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.732ns (cell 0.325ns (44%), net 0.407ns (56%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_51.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x018y047z2          0.109    f     3.049          pin: u_uicfg5640/wr_data_b1[8]_syn_51.q[0]
net (fo=24)                             0.407          3.456          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.d[0]
LUT4 (reg)          x014y047z0          0.216    f     3.672       1  net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.672               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.526               

Slack               : 0.540ns
Begin Point         : u_uicfg5640/rst_cnt_reg[7]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : uivtc_inst/O_vtc_vs_reg_syn_20.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.730ns (cell 0.514ns (70%), net 0.216ns (30%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y041z3          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.q[1]
net (fo=2)                              0.216          3.265          net: u_uicfg5640/rst_cnt[7],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_20.b[0]
LUT4 (reg)          x021y042z3          0.405    r     3.670       1  net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.670               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_20.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.540               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     2.124ns
Fmax           :     470.810MHz

Statistics:
Max            : SWNS      1.076ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
Min            : HWNS      0.239ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.076ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.701ns (cell 0.232ns (13%), net 1.469ns (87%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.469          3.484          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr
reg                 x036y034z3          0.086    r     3.570               
--------------------------------------------------------------------  ---------------
Arrival                                                3.570               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          4.694               
clock uncertainty                      -0.100          4.594               
clock pessimism                         0.052          4.646               
--------------------------------------------------------------------  ---------------
Required                                               4.646               
--------------------------------------------------------------------  ---------------
Slack                                                  1.076               

Slack               : 1.113ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D0_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.547ns (cell 0.146ns (9%), net 1.401ns (91%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y026z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              1.401          3.416          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_N_syn_1.do[1]
PAD (reg)           x040y008            0.000    f     3.416          net: HDMI_D0_NHDMI_D0_N,  ../../../../source_code/rtl/UDP_Example_Top.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                3.416               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.730          1.366          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_N_syn_1.osclk
capture edge                            3.200    r     4.566               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          4.505               
clock uncertainty                      -0.100          4.405               
clock pessimism                         0.124          4.529               
--------------------------------------------------------------------  ---------------
Required                                               4.529               
--------------------------------------------------------------------  ---------------
Slack                                                  1.113               

Slack               : 1.113ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D1_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.547ns (cell 0.146ns (9%), net 1.401ns (91%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y025z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              1.401          3.416          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_N_syn_1.do[1]
PAD (reg)           x040y005            0.000    f     3.416          net: HDMI_D1_NHDMI_D1_N,  ../../../../source_code/rtl/UDP_Example_Top.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                3.416               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.730          1.366          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_N_syn_1.osclk
capture edge                            3.200    r     4.566               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          4.505               
clock uncertainty                      -0.100          4.405               
clock pessimism                         0.124          4.529               
--------------------------------------------------------------------  ---------------
Required                                               4.529               
--------------------------------------------------------------------  ---------------
Slack                                                  1.113               

Slack               : 1.132ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D2_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.528ns (cell 0.146ns (9%), net 1.382ns (91%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y023z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              1.382          3.397          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_N_syn_1.do[1]
PAD (reg)           x040y002            0.000    f     3.397          net: HDMI_D2_NHDMI_D2_N,  ../../../../source_code/rtl/UDP_Example_Top.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                3.397               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.730          1.366          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_N_syn_1.osclk
capture edge                            3.200    r     4.566               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          4.505               
clock uncertainty                      -0.100          4.405               
clock pessimism                         0.124          4.529               
--------------------------------------------------------------------  ---------------
Required                                               4.529               
--------------------------------------------------------------------  ---------------
Slack                                                  1.132               

Slack               : 1.244ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.676ns (cell 0.517ns (30%), net 1.159ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.159          3.174          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x035y036z2          0.371    r     3.545       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.545               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.244               

Slack               : 1.244ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.676ns (cell 0.517ns (30%), net 1.159ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.159          3.174          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x035y036z2          0.371    r     3.545       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.545               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.244               

Slack               : 1.256ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.592ns (cell 0.460ns (28%), net 1.132ns (72%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.132          3.147          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x033y034z1          0.314    r     3.461       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.461               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.052          4.717               
--------------------------------------------------------------------  ---------------
Required                                               4.717               
--------------------------------------------------------------------  ---------------
Slack                                                  1.256               

Slack               : 1.256ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.592ns (cell 0.460ns (28%), net 1.132ns (72%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.132          3.147          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x033y034z1          0.314    r     3.461       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.461               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.052          4.717               
--------------------------------------------------------------------  ---------------
Required                                               4.717               
--------------------------------------------------------------------  ---------------
Slack                                                  1.256               

Slack               : 1.291ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.629ns (cell 0.517ns (31%), net 1.112ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.112          3.127          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x034y038z2          0.371    r     3.498       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.498               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.291               

Slack               : 1.291ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.629ns (cell 0.517ns (31%), net 1.112ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.112          3.127          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1]
LUT3 (reg)          x034y038z2          0.371    r     3.498       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.498               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.291               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y047z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[0]
net (fo=1)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0]
reg                 x031y045z1          0.095    f     1.763          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.267ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x035y036z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=1)                              0.332          1.775          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1]
reg                 x036y034z3          0.095    f     1.870          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.267               

Slack               : 0.285ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y039z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.q[1]
net (fo=1)                              0.111          1.554          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[0]
LUT3 (reg)          x033y039z1          0.241    f     1.795       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.795               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.305ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x035y036z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.370          1.813          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x036y030z3          0.095    f     1.908          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.908               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.305               

Slack               : 0.305ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y037z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.370          1.813          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x036y031z2          0.095    f     1.908          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.908               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.305               

Slack               : 0.339ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y033z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.341          1.784          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x038y031z0          0.095    f     1.879          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.339               

Slack               : 0.365ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.430ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y039z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[0]
net (fo=1)                              0.111          1.554          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0]
LUT3 (reg)          x033y039z3          0.321    r     1.875       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.365               

Slack               : 0.368ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y034z1          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.370          1.813          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x035y031z1          0.095    f     1.908          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.908               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               

Slack               : 0.385ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y039z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0]
LUT3 (reg)          x031y041z0          0.241    f     1.909       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.385               

Slack               : 0.385ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y039z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[1]
LUT3 (reg)          x031y041z0          0.241    f     1.909       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.385               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.534ns
Fmax           :     651.890MHz

Statistics:
Max            : SWNS      1.666ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.253ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y036z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x033y037z2          0.549    f     3.166       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y037z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x034y038z2          0.549    f     3.166       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y040z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x033y039z3          0.549    f     3.166       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y040z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x033y039z3          0.549    f     3.166       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.703ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.260ns (cell 0.695ns (55%), net 0.565ns (45%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y038z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.565          2.580          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x033y037z2          0.549    f     3.129       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.129               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.703               

Slack               : 1.789ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.174ns (cell 0.695ns (59%), net 0.479ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y040z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.479          2.494          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x034y038z2          0.549    f     3.043       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.043               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.789               

Slack               : 1.792ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.171ns (cell 0.695ns (59%), net 0.476ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y038z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.476          2.491          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x031y039z2          0.549    f     3.040       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.040               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.792               

Slack               : 1.792ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.171ns (cell 0.695ns (59%), net 0.476ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.476          2.491          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x033y039z2          0.549    f     3.040       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.040               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.792               

Slack               : 1.795ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.168ns (cell 0.695ns (59%), net 0.473ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y039z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.473          2.488          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x031y039z2          0.549    f     3.037       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.037               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.795               

Slack               : 1.795ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.168ns (cell 0.695ns (59%), net 0.473ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y037z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.473          2.488          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x035y036z2          0.549    f     3.037       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.037               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.795               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.253ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y047z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[0]
net (fo=2)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0]
reg                 x031y047z0          0.095    f     1.763          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.359ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_14.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_14.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y038z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_14.q[0]
net (fo=1)                              0.331          1.774          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x031y039z3          0.095    f     1.869          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.360ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.q[0]
net (fo=1)                              0.332          1.775          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x031y042z1          0.095    f     1.870          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.369ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y041z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.341          1.784          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x031y039z3          0.095    f     1.879          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.400ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.576ns (cell 0.204ns (35%), net 0.372ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.372          1.815          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0]
reg                 x031y041z1          0.095    f     1.910          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.910               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.400               

Slack               : 0.435ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_40.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_40.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y044z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_40.q[0]
net (fo=1)                              0.407          1.850          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x031y042z1          0.095    f     1.945          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y040z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.216          1.659          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x033y039z1          0.319    r     1.978       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.477ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y036z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x033y034z1          0.319    r     1.987       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.502ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.678ns (cell 0.428ns (63%), net 0.250ns (37%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y038z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.250          1.693          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x031y041z0          0.319    r     2.012       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.012               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.502               

Slack               : 0.502ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.678ns (cell 0.204ns (30%), net 0.474ns (70%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.q[1]
net (fo=1)                              0.474          1.917          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1]
reg                 x031y041z1          0.095    f     2.012          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.012               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.502               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     13.823ns
Fmax           :     72.343MHz

Statistics:
Max            : SWNS      0.182ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.083ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.182ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.785ns (cell 0.146ns (18%), net 0.639ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z3          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.q[0]
net (fo=4)                              0.639         49.316          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y018            0.000    f    49.316               
--------------------------------------------------------------------  ---------------
Arrival                                               49.316               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.182               

Slack               : 0.182ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.785ns (cell 0.146ns (18%), net 0.639ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z3          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.q[0]
net (fo=4)                              0.639         49.316          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x008y027            0.000    f    49.316               
--------------------------------------------------------------------  ---------------
Arrival                                               49.316               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.182               

Slack               : 0.329ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.638ns (cell 0.146ns (22%), net 0.492ns (78%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x031y027z1          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=4)                              0.492         49.169          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y027            0.000    f    49.169               
--------------------------------------------------------------------  ---------------
Arrival                                               49.169               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.329ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.638ns (cell 0.146ns (22%), net 0.492ns (78%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x031y027z1          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=4)                              0.492         49.169          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y018            0.000    f    49.169               
--------------------------------------------------------------------  ---------------
Arrival                                               49.169               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          1.681          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.083ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y027z1          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=4)                              0.339          1.782          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y027            0.000    f     1.782               
--------------------------------------------------------------------  ---------------
Arrival                                                1.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.083               

Slack               : 0.083ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y027z1          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=4)                              0.339          1.782          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y018            0.000    f     1.782               
--------------------------------------------------------------------  ---------------
Arrival                                                1.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.083               

Slack               : 0.189ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.109ns (19%), net 0.445ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z3          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.q[0]
net (fo=4)                              0.445          1.888          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y018            0.000    f     1.888               
--------------------------------------------------------------------  ---------------
Arrival                                                1.888               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.109ns (19%), net 0.445ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z3          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_19.q[0]
net (fo=4)                              0.445          1.888          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x008y027            0.000    f     1.888               
--------------------------------------------------------------------  ---------------
Arrival                                                1.888               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          1.467          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     9.908ns
Fmax           :     100.929MHz

Statistics:
Max            : SWNS     -0.647ns, STNS     -0.647ns,         1 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.435ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.647ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_20.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.740ns (cell 1.199ns (68%), net 0.541ns (32%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.650    f    34.519          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.541         35.060          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_20.b[0]
LUT5 (reg)          x009y025z3          0.549    f    35.609       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               35.609               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_20.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.647               

Slack               : 0.202ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_11.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          1.869          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_11.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y037z3          0.146    r    34.015          pin: u_uicfg5640/rst_cnt_reg[8]_syn_11.q[0]
net (fo=2)                              0.602         34.617          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(86)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0]
reg                 x019y036z3          0.143    r    34.760          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               34.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                  0.202               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.435ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_11.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y037z3          0.109    f     1.443          pin: u_uicfg5640/rst_cnt_reg[8]_syn_11.q[0]
net (fo=2)                              0.407          1.850          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(86)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0]
reg                 x019y036z3          0.095    f     1.945          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 1.115ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_20.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.291ns (cell 0.925ns (71%), net 0.366ns (29%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y062z1          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          1.334          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.520    f     1.854          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.366          2.220          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_20.b[0]
LUT5 (reg)          x009y025z3          0.405    r     2.625       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                2.625               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_20.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.115               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     10.878ns
Fmax           :     91.929MHz

Statistics:
Max            : SWNS     -2.106ns, STNS    -62.217ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      3.334ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_51.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.q[0]
net (fo=8)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_2.ts
PAD                 x000y050            3.047    f     5.752       1  pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_51.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.q[0]
net (fo=8)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_3.ts
PAD                 x000y050            3.047    f     5.752       1  pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.091ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[31] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.868ns (cell 8.193ns (92%), net 0.675ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=5)                              0.675          2.690          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.737       1  pin: sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.737          net: dq[31],  NOFILE(0)
                                                                      pin: sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.737               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.091               

Slack               : -2.091ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[30] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.868ns (cell 8.193ns (92%), net 0.675ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=5)                              0.675          2.690          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.737       1  pin: sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.737          net: dq[30],  NOFILE(0)
                                                                      pin: sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.737               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.091               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_51.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.q[0]
net (fo=8)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_1.ts
PAD                 x000y059            3.047    f     5.711       1  pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_51.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.q[0]
net (fo=8)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_7.ts
PAD                 x000y059            3.047    f     5.711       1  pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.056ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_37.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[17] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.833ns (cell 8.193ns (92%), net 0.640ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_37.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y007z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_37.q[0]
net (fo=4)                              0.640          2.655          net: u2_ram/u2_wrrd/sdr_t_dup_20,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_24.ts
PAD                 x000y005            3.047    f     5.702       1  pin: sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          5.702          net: dq[17],  NOFILE(0)
                                                                      pin: sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                5.702               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.056               

Slack               : -2.056ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_37.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[16] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.833ns (cell 8.193ns (92%), net 0.640ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_37.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y007z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_37.q[0]
net (fo=4)                              0.640          2.655          net: u2_ram/u2_wrrd/sdr_t_dup_20,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_25.ts
PAD                 x000y005            3.047    f     5.702       1  pin: sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          5.702          net: dq[16],  NOFILE(0)
                                                                      pin: sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                5.702               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.056               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[29] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=5)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_29.ts
PAD                 x040y008            3.047    f     5.701       1  pin: sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[29],  NOFILE(0)
                                                                      pin: sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[28] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=5)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_30.ts
PAD                 x040y008            3.047    f     5.701       1  pin: sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[28],  NOFILE(0)
                                                                      pin: sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.334ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_6.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.we_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_6.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.766          pin: sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.766          net: we_n,  NOFILE(0)
                                                                      pin: sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_8.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.cas_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_8.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.766          net: cas_n,  NOFILE(0)
                                                                      pin: sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_9.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.ras_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_9.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.766          net: ras_n,  NOFILE(0)
                                                                      pin: sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_11.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_11.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[9],  NOFILE(0)
                                                                      pin: sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_12.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_12.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[8],  NOFILE(0)
                                                                      pin: sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_13.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_13.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.766          pin: sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[7],  NOFILE(0)
                                                                      pin: sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -7.232ns, STNS   -231.424ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      7.763ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -7.232ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[0]
net (fo=0)                              0.000         14.165          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[6]
net (fo=0)                              0.000         14.165          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[7]
net (fo=0)                              0.000         14.165          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[1]
net (fo=0)                              0.000         14.165          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[23]
net (fo=0)                              0.000         14.165          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[22]
net (fo=0)                              0.000         14.165          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[21]
net (fo=0)                              0.000         14.165          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[20]
net (fo=0)                              0.000         14.165          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[19]
net (fo=0)                              0.000         14.165          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[18]
net (fo=0)                              0.000         14.165          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=640)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.763ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[0]
net (fo=0)                              0.000          8.230          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[6]
net (fo=0)                              0.000          8.230          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[7]
net (fo=0)                              0.000          8.230          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[1]
net (fo=0)                              0.000          8.230          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[23]
net (fo=0)                              0.000          8.230          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[22]
net (fo=0)                              0.000          8.230          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[21]
net (fo=0)                              0.000          8.230          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[20]
net (fo=0)                              0.000          8.230          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[19]
net (fo=0)                              0.000          8.230          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[18]
net (fo=0)                              0.000          8.230          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=65)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y062z1          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=640)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               




