
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 4c89a4e6, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Parsing `TOP_V1.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: TOP_V1.v
Parsing Verilog input from `TOP_V1.v' to AST representation.
Generating RTLIL representation for module `\top'.
TOP_V1.v:123: Warning: Identifier `\lock' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `filter/CIC.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: filter/CIC.v
Parsing Verilog input from `filter/CIC.v' to AST representation.
Generating RTLIL representation for module `\CIC'.
Successfully finished Verilog frontend.

-- Parsing `filter/dpram_64x8.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: filter/dpram_64x8.v
Parsing Verilog input from `filter/dpram_64x8.v' to AST representation.
Generating RTLIL representation for module `\dpram_64x8'.
Successfully finished Verilog frontend.

-- Parsing `cordic/cordic.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: cordic/cordic.v
Parsing Verilog input from `cordic/cordic.v' to AST representation.
Generating RTLIL representation for module `\signed_shifter'.
Generating RTLIL representation for module `\rotator'.
Generating RTLIL representation for module `\cordic'.
Successfully finished Verilog frontend.

-- Parsing `UI/UI.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: UI/UI.v
Parsing Verilog input from `UI/UI.v' to AST representation.
Generating RTLIL representation for module `\UI'.
Successfully finished Verilog frontend.

-- Parsing `UI/BinToLCD.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: UI/BinToLCD.v
Parsing Verilog input from `UI/BinToLCD.v' to AST representation.
Generating RTLIL representation for module `\BinToLCD'.
Successfully finished Verilog frontend.

-- Parsing `UI/lcd_defines.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: UI/lcd_defines.v
Parsing Verilog input from `UI/lcd_defines.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `UI/lcd_display.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: UI/lcd_display.v
Parsing Verilog input from `UI/lcd_display.v' to AST representation.
Generating RTLIL representation for module `\lcd'.
Successfully finished Verilog frontend.

-- Parsing `UI/delay_counter.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: UI/delay_counter.v
Parsing Verilog input from `UI/delay_counter.v' to AST representation.
Generating RTLIL representation for module `\delay_counter'.
Successfully finished Verilog frontend.

-- Parsing `sram16x16.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: sram16x16.v
Parsing Verilog input from `sram16x16.v' to AST representation.
Generating RTLIL representation for module `\sram16x16'.
Successfully finished Verilog frontend.

-- Parsing `Flash_to_SRAM.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: Flash_to_SRAM.v
Parsing Verilog input from `Flash_to_SRAM.v' to AST representation.
Generating RTLIL representation for module `\Flash_to_SRAM'.
Successfully finished Verilog frontend.

-- Parsing `spi_flash_reader.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: spi_flash_reader.v
Parsing Verilog input from `spi_flash_reader.v' to AST representation.
Generating RTLIL representation for module `\spi_flash_reader'.
Successfully finished Verilog frontend.

-- Parsing `sigma_delta.v' using frontend `verilog' --

13. Executing Verilog-2005 frontend: sigma_delta.v
Parsing Verilog input from `sigma_delta.v' to AST representation.
Generating RTLIL representation for module `\sigma_delta'.
Successfully finished Verilog frontend.

-- Parsing `dds.v' using frontend `verilog' --

14. Executing Verilog-2005 frontend: dds.v
Parsing Verilog input from `dds.v' to AST representation.
Generating RTLIL representation for module `\dds'.
Successfully finished Verilog frontend.

-- Parsing `mult16x16.v' using frontend `verilog' --

15. Executing Verilog-2005 frontend: mult16x16.v
Parsing Verilog input from `mult16x16.v' to AST representation.
Generating RTLIL representation for module `\mult16x16'.
Successfully finished Verilog frontend.

-- Parsing `pll.v' using frontend `verilog' --

16. Executing Verilog-2005 frontend: pll.v
Parsing Verilog input from `pll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json yosysout.json' --

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \CIC
Used module:         \dpram_64x8
Used module:     \UI
Used module:         \lcd
Used module:             \delay_counter
Used module:         \BinToLCD

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\delay_counter'.
Parameter \counter_width = 20
Generating RTLIL representation for module `$paramod\delay_counter\counter_width=20'.

17.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \CIC
Used module:         \dpram_64x8
Used module:     \UI
Used module:         \lcd
Used module:             $paramod\delay_counter\counter_width=20
Used module:         \BinToLCD

17.2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \CIC
Used module:         \dpram_64x8
Used module:     \UI
Used module:         \lcd
Used module:             $paramod\delay_counter\counter_width=20
Used module:         \BinToLCD
Removing unused module `\pll'.
Removing unused module `\mult16x16'.
Removing unused module `\dds'.
Removing unused module `\sigma_delta'.
Removing unused module `\spi_flash_reader'.
Removing unused module `\Flash_to_SRAM'.
Removing unused module `\sram16x16'.
Removing unused module `\delay_counter'.
Removing unused module `\cordic'.
Removing unused module `\rotator'.
Removing unused module `\signed_shifter'.
Removed 11 unused modules.
Mapping positional arguments of cell UI.LCD (lcd).
Mapping positional arguments of cell UI.diplay_number (BinToLCD).
Mapping positional arguments of cell CIC.combram (dpram_64x8).
Mapping positional arguments of cell top.Filter (CIC).
Mapping positional arguments of cell top.UI_inst (UI).
Warning: Resizing cell port lcd.ram40_4kinst_physical.WDATA from 8 bits to 16 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.RADDR from 32 bits to 11 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.RDATA from 8 bits to 16 bits.
Warning: Resizing cell port dpram_64x8.ram40_4k3.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port dpram_64x8.ram40_4k3.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port dpram_64x8.ram40_4k2.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port dpram_64x8.ram40_4k2.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port dpram_64x8.ram40_4k1.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port dpram_64x8.ram40_4k1.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port dpram_64x8.ram40_4k0.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port dpram_64x8.ram40_4k0.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port CIC.combram.indat from 49 bits to 64 bits.
Warning: Resizing cell port CIC.combram.outdat from 49 bits to 64 bits.
Warning: Resizing cell port top.UI_inst.Ang from 32 bits to 17 bits.

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$UI/delay_counter.v:62$494 in module $paramod\delay_counter\counter_width=20.
Marked 1 switch rules as full_case in process $proc$UI/lcd_display.v:434$366 in module lcd.
Marked 4 switch rules as full_case in process $proc$UI/lcd_display.v:218$358 in module lcd.
Removed 1 dead cases from process $proc$UI/BinToLCD.v:36$146 in module BinToLCD.
Marked 20 switch rules as full_case in process $proc$UI/BinToLCD.v:36$146 in module BinToLCD.
Marked 5 switch rules as full_case in process $proc$UI/UI.v:125$75 in module UI.
Removed a total of 1 dead cases.

17.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\lcd.$proc$UI/lcd_display.v:200$380'.
  Set init value: \tx_delay_load = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:199$379'.
  Set init value: \main_delay_load = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:195$378'.
  Set init value: \tx_delay_value = 20'00000000000000000000
Found init rule in `\lcd.$proc$UI/lcd_display.v:194$377'.
  Set init value: \main_delay_value = 20'00000000000000000000
Found init rule in `\lcd.$proc$UI/lcd_display.v:169$376'.
  Set init value: \LCD_E1 = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:168$375'.
  Set init value: \LCD_E0 = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:167$374'.
  Set init value: \SF_D1 = 4'0000
Found init rule in `\lcd.$proc$UI/lcd_display.v:166$373'.
  Set init value: \SF_D0 = 4'0000
Found init rule in `\lcd.$proc$UI/lcd_display.v:105$372'.
  Set init value: \pos = 0
Found init rule in `\lcd.$proc$UI/lcd_display.v:104$371'.
  Set init value: \display_state = 5'00000
Found init rule in `\lcd.$proc$UI/lcd_display.v:76$370'.
  Set init value: \tx_done = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:73$369'.
  Set init value: \tx_state = 3'110
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:32$334'.
  Set init value: \holdoff = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:31$333'.
  Set init value: \difference = 33'000000000000000000000000000000000
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:28$332'.
  Set init value: \dec = 4'0000
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:27$331'.
  Set init value: \summand = 0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:27$330'.
  Set init value: \secondlastacc = 0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:27$329'.
  Set init value: \lastacc = 0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:27$328'.
  Set init value: \rest = 0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:26$327'.
  Set init value: \acc = 33'000000000000000000000000000000000
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:24$326'.
  Set init value: \pos = 5'00000
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:22$325'.
  Set init value: \leadz = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:22$324'.
  Set init value: \updating = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:22$323'.
  Set init value: \lastupdate = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:20$322'.
  Set init value: \we = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:15$321'.
  Set init value: \dat = 8'00000000
Found init rule in `\UI.$proc$UI/UI.v:67$144'.
  Set init value: \dispdone = 1'0
Found init rule in `\UI.$proc$UI/UI.v:66$143'.
  Set init value: \disppos = 5'00000
Found init rule in `\UI.$proc$UI/UI.v:65$142'.
  Set init value: \repaintS = 1'0
Found init rule in `\UI.$proc$UI/UI.v:65$141'.
  Set init value: \weS = 1'0
Found init rule in `\UI.$proc$UI/UI.v:64$140'.
  Set init value: \datS = 8'00000000
Found init rule in `\UI.$proc$UI/UI.v:63$139'.
  Set init value: \ismagphase = 1'0
Found init rule in `\UI.$proc$UI/UI.v:51$138'.
  Set init value: \state = 4'0000
Found init rule in `\UI.$proc$UI/UI.v:48$137'.
  Set init value: \btnt3 = 1'0
Found init rule in `\UI.$proc$UI/UI.v:48$136'.
  Set init value: \btnt2 = 1'0
Found init rule in `\UI.$proc$UI/UI.v:48$135'.
  Set init value: \btnt1 = 1'0
Found init rule in `\UI.$proc$UI/UI.v:48$134'.
  Set init value: \btnt0 = 1'0
Found init rule in `\UI.$proc$UI/UI.v:47$133'.
  Set init value: \cnt3 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:47$132'.
  Set init value: \cnt2 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:47$131'.
  Set init value: \cnt1 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:47$130'.
  Set init value: \cnt0 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:46$129'.
  Set init value: \BP = 4'0000
Found init rule in `\UI.$proc$UI/UI.v:41$128'.
  Set init value: \update = 1'0
Found init rule in `\UI.$proc$UI/UI.v:39$127'.
  Set init value: \count = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:27$126'.
  Set init value: \refIO = 1'0
Found init rule in `\UI.$proc$UI/UI.v:24$125'.
  Set init value: \refampl = 2'00
Found init rule in `\UI.$proc$UI/UI.v:23$124'.
  Set init value: \reffreq = 3'000
Found init rule in `\UI.$proc$UI/UI.v:22$123'.
  Set init value: \TC = 4'0000
Found init rule in `\UI.$proc$UI/UI.v:21$122'.
  Set init value: \gain = 2'00
Found init rule in `\CIC.$proc$filter/CIC.v:26$29'.
  Set init value: \we = 1'0
Found init rule in `\CIC.$proc$filter/CIC.v:25$28'.
  Set init value: \inaddr = 8'00000000
Found init rule in `\CIC.$proc$filter/CIC.v:23$27'.
  Set init value: \OUTpipe = 49'0000000000000000000000000000000000000000000000000
Found init rule in `\CIC.$proc$filter/CIC.v:23$26'.
  Set init value: \I0 = 49'0000000000000000000000000000000000000000000000000
Found init rule in `\CIC.$proc$filter/CIC.v:21$25'.
  Set init value: \tickcount = 11'00000000000
Found init rule in `\CIC.$proc$filter/CIC.v:20$24'.
  Set init value: \lasttick = 1'0
Found init rule in `\top.$proc$TOP_V1.v:25$9'.
  Set init value: \cnt = 0
Found init rule in `\top.$proc$TOP_V1.v:24$8'.
  Set init value: \rst = 1'1

17.3.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\lcd.$proc$UI/lcd_display.v:434$366'.
Found async reset \reset in `\lcd.$proc$UI/lcd_display.v:218$358'.

17.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\delay_counter\counter_width=20.$proc$UI/delay_counter.v:62$494'.
     1/1: $0\counter[19:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:200$380'.
     1/1: $1\tx_delay_load[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:199$379'.
     1/1: $1\main_delay_load[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:195$378'.
     1/1: $1\tx_delay_value[19:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:194$377'.
     1/1: $1\main_delay_value[19:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:169$376'.
     1/1: $1\LCD_E1[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:168$375'.
     1/1: $1\LCD_E0[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:167$374'.
     1/1: $1\SF_D1[3:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:166$373'.
     1/1: $1\SF_D0[3:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:105$372'.
     1/1: $1\pos[31:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:104$371'.
     1/1: $1\display_state[4:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:76$370'.
     1/1: $1\tx_done[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:73$369'.
     1/1: $1\tx_state[2:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:434$366'.
     1/6: $0\tx_delay_load[0:0]
     2/6: $0\tx_delay_value[19:0]
     3/6: $0\LCD_E0[0:0]
     4/6: $0\SF_D0[3:0]
     5/6: $0\tx_done[0:0]
     6/6: $0\tx_state[2:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:218$358'.
     1/7: $0\main_delay_load[0:0]
     2/7: $0\main_delay_value[19:0]
     3/7: $0\LCD_E1[0:0]
     4/7: $0\SF_D1[3:0]
     5/7: $0\display_state[4:0]
     6/7: $0\tx_byte[7:0]
     7/7: $0\pos[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:32$334'.
     1/1: $1\holdoff[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:31$333'.
     1/1: $1\difference[32:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:28$332'.
     1/1: $1\dec[3:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:27$331'.
     1/1: $1\summand[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:27$330'.
     1/1: $1\secondlastacc[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:27$329'.
     1/1: $1\lastacc[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:27$328'.
     1/1: $21\rest[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:26$327'.
     1/1: $1\acc[32:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:24$326'.
     1/1: $1\pos[4:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:22$325'.
     1/1: $1\leadz[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:22$324'.
     1/1: $1\updating[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:22$323'.
     1/1: $1\lastupdate[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:20$322'.
     1/1: $1\we[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:15$321'.
     1/1: $1\dat[7:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
     1/34: $20\rest[31:0]
     2/34: $19\rest[31:0]
     3/34: $18\rest[31:0]
     4/34: $17\rest[31:0]
     5/34: $16\rest[31:0]
     6/34: $15\rest[31:0]
     7/34: $14\rest[31:0]
     8/34: $13\rest[31:0]
     9/34: $12\rest[31:0]
    10/34: $11\rest[31:0]
    11/34: $10\rest[31:0]
    12/34: $9\rest[31:0]
    13/34: $8\rest[31:0]
    14/34: $7\rest[31:0]
    15/34: $6\rest[31:0]
    16/34: $5\rest[31:0]
    17/34: $4\rest[31:0]
    18/34: $3\rest[31:0]
    19/34: $2\rest[31:0]
    20/34: $1\rest[31:0]
    21/34: $0\rest[31:0]
    22/34: $0\lastupdate[0:0]
    23/34: $0\holdoff[0:0]
    24/34: $0\difference[32:0]
    25/34: $0\dec[3:0]
    26/34: $0\pos[4:0]
    27/34: $0\leadz[0:0]
    28/34: $0\updating[0:0]
    29/34: $0\summand[31:0]
    30/34: $0\secondlastacc[31:0]
    31/34: $0\lastacc[31:0]
    32/34: $0\acc[32:0]
    33/34: $0\dat[7:0]
    34/34: $0\we[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:67$144'.
     1/1: $1\dispdone[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:66$143'.
     1/1: $1\disppos[4:0]
Creating decoders for process `\UI.$proc$UI/UI.v:65$142'.
     1/1: $1\repaintS[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:65$141'.
     1/1: $1\weS[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:64$140'.
     1/1: $1\datS[7:0]
Creating decoders for process `\UI.$proc$UI/UI.v:63$139'.
     1/1: $1\ismagphase[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:51$138'.
     1/1: $1\state[3:0]
Creating decoders for process `\UI.$proc$UI/UI.v:48$137'.
     1/1: $1\btnt3[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:48$136'.
     1/1: $1\btnt2[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:48$135'.
     1/1: $1\btnt1[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:48$134'.
     1/1: $1\btnt0[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:47$133'.
     1/1: $1\cnt3[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:47$132'.
     1/1: $1\cnt2[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:47$131'.
     1/1: $1\cnt1[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:47$130'.
     1/1: $1\cnt0[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:46$129'.
     1/1: $1\BP[3:0]
Creating decoders for process `\UI.$proc$UI/UI.v:41$128'.
     1/1: $1\update[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:39$127'.
     1/1: $1\count[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:27$126'.
     1/1: $1\refIO[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:24$125'.
     1/1: $1\refampl[1:0]
Creating decoders for process `\UI.$proc$UI/UI.v:23$124'.
     1/1: $1\reffreq[2:0]
Creating decoders for process `\UI.$proc$UI/UI.v:22$123'.
     1/1: $1\TC[3:0]
Creating decoders for process `\UI.$proc$UI/UI.v:21$122'.
     1/1: $1\gain[1:0]
Creating decoders for process `\UI.$proc$UI/UI.v:125$75'.
     1/14: $0\state[3:0]
     2/14: $0\update[0:0]
     3/14: $0\weS[0:0]
     4/14: $0\repaintS[0:0]
     5/14: $0\count[23:0]
     6/14: $0\dispdone[0:0]
     7/14: $0\disppos[4:0]
     8/14: $0\datS[7:0]
     9/14: $0\ismagphase[0:0]
    10/14: $0\refIO[0:0]
    11/14: $0\refampl[1:0]
    12/14: $0\reffreq[2:0]
    13/14: $0\TC[3:0]
    14/14: $0\gain[1:0]
Creating decoders for process `\UI.$proc$UI/UI.v:72$55'.
     1/12: $0\BP[3:0] [3]
     2/12: $0\BP[3:0] [2]
     3/12: $0\BP[3:0] [1]
     4/12: $0\BP[3:0] [0]
     5/12: $0\btnt3[0:0]
     6/12: $0\btnt2[0:0]
     7/12: $0\btnt1[0:0]
     8/12: $0\btnt0[0:0]
     9/12: $0\cnt3[23:0]
    10/12: $0\cnt2[23:0]
    11/12: $0\cnt1[23:0]
    12/12: $0\cnt0[23:0]
Creating decoders for process `\CIC.$proc$filter/CIC.v:26$29'.
     1/1: $1\we[0:0]
Creating decoders for process `\CIC.$proc$filter/CIC.v:25$28'.
     1/1: $1\inaddr[7:0]
Creating decoders for process `\CIC.$proc$filter/CIC.v:23$27'.
     1/1: $1\OUTpipe[48:0]
Creating decoders for process `\CIC.$proc$filter/CIC.v:23$26'.
     1/1: $1\I0[48:0]
Creating decoders for process `\CIC.$proc$filter/CIC.v:21$25'.
     1/1: $1\tickcount[10:0]
Creating decoders for process `\CIC.$proc$filter/CIC.v:20$24'.
     1/1: $1\lasttick[0:0]
Creating decoders for process `\CIC.$proc$filter/CIC.v:33$10'.
     1/8: $0\OUTpipe[48:0]
     2/8: $0\outaddr[7:0]
     3/8: $0\lasttick[0:0]
     4/8: $0\we[0:0]
     5/8: $0\inaddr[7:0]
     6/8: $0\I0[48:0]
     7/8: $0\tickcount[10:0]
     8/8: $0\OUT[31:0]
Creating decoders for process `\top.$proc$TOP_V1.v:25$9'.
     1/1: $1\cnt[31:0]
Creating decoders for process `\top.$proc$TOP_V1.v:24$8'.
     1/1: $1\rst[0:0]
Creating decoders for process `\top.$proc$TOP_V1.v:51$4'.
     1/2: $0\cnt[31:0]
     2/2: $0\rst[0:0]

17.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

17.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\delay_counter\counter_width=20.\counter' using process `$paramod\delay_counter\counter_width=20.$proc$UI/delay_counter.v:62$494'.
  created $dff cell `$procdff$2484' with positive edge clock.
Creating register for signal `\lcd.\tx_state' using process `\lcd.$proc$UI/lcd_display.v:434$366'.
  created $adff cell `$procdff$2485' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\tx_done' using process `\lcd.$proc$UI/lcd_display.v:434$366'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `\lcd.\SF_D0' using process `\lcd.$proc$UI/lcd_display.v:434$366'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `\lcd.\LCD_E0' using process `\lcd.$proc$UI/lcd_display.v:434$366'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `\lcd.\tx_delay_value' using process `\lcd.$proc$UI/lcd_display.v:434$366'.
  created $dff cell `$procdff$2489' with positive edge clock.
Creating register for signal `\lcd.\tx_delay_load' using process `\lcd.$proc$UI/lcd_display.v:434$366'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `\lcd.\pos' using process `\lcd.$proc$UI/lcd_display.v:218$358'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `\lcd.\tx_byte' using process `\lcd.$proc$UI/lcd_display.v:218$358'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `\lcd.\display_state' using process `\lcd.$proc$UI/lcd_display.v:218$358'.
  created $adff cell `$procdff$2493' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\SF_D1' using process `\lcd.$proc$UI/lcd_display.v:218$358'.
  created $dff cell `$procdff$2494' with positive edge clock.
Creating register for signal `\lcd.\LCD_E1' using process `\lcd.$proc$UI/lcd_display.v:218$358'.
  created $dff cell `$procdff$2495' with positive edge clock.
Creating register for signal `\lcd.\main_delay_value' using process `\lcd.$proc$UI/lcd_display.v:218$358'.
  created $adff cell `$procdff$2496' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\main_delay_load' using process `\lcd.$proc$UI/lcd_display.v:218$358'.
  created $adff cell `$procdff$2497' with positive edge clock and positive level reset.
Creating register for signal `\BinToLCD.\we' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2498' with positive edge clock.
Creating register for signal `\BinToLCD.\dat' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2499' with positive edge clock.
Creating register for signal `\BinToLCD.\rest' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2500' with positive edge clock.
Creating register for signal `\BinToLCD.\acc' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2501' with positive edge clock.
Creating register for signal `\BinToLCD.\lastacc' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2502' with positive edge clock.
Creating register for signal `\BinToLCD.\secondlastacc' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2503' with positive edge clock.
Creating register for signal `\BinToLCD.\summand' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2504' with positive edge clock.
Creating register for signal `\BinToLCD.\lastupdate' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2505' with positive edge clock.
Creating register for signal `\BinToLCD.\updating' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2506' with positive edge clock.
Creating register for signal `\BinToLCD.\leadz' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2507' with positive edge clock.
Creating register for signal `\BinToLCD.\pos' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2508' with positive edge clock.
Creating register for signal `\BinToLCD.\dec' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2509' with positive edge clock.
Creating register for signal `\BinToLCD.\difference' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2510' with positive edge clock.
Creating register for signal `\BinToLCD.\holdoff' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
  created $dff cell `$procdff$2511' with positive edge clock.
Creating register for signal `\UI.\gain' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2512' with positive edge clock.
Creating register for signal `\UI.\TC' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2513' with positive edge clock.
Creating register for signal `\UI.\reffreq' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2514' with positive edge clock.
Creating register for signal `\UI.\refampl' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2515' with positive edge clock.
Creating register for signal `\UI.\refIO' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2516' with positive edge clock.
Creating register for signal `\UI.\count' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2517' with positive edge clock.
Creating register for signal `\UI.\update' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2518' with positive edge clock.
Creating register for signal `\UI.\state' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2519' with positive edge clock.
Creating register for signal `\UI.\ismagphase' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2520' with positive edge clock.
Creating register for signal `\UI.\datS' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2521' with positive edge clock.
Creating register for signal `\UI.\weS' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2522' with positive edge clock.
Creating register for signal `\UI.\repaintS' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2523' with positive edge clock.
Creating register for signal `\UI.\disppos' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2524' with positive edge clock.
Creating register for signal `\UI.\dispdone' using process `\UI.$proc$UI/UI.v:125$75'.
  created $dff cell `$procdff$2525' with positive edge clock.
Creating register for signal `\UI.\BP' using process `\UI.$proc$UI/UI.v:72$55'.
  created $dff cell `$procdff$2526' with positive edge clock.
Creating register for signal `\UI.\cnt0' using process `\UI.$proc$UI/UI.v:72$55'.
  created $dff cell `$procdff$2527' with positive edge clock.
Creating register for signal `\UI.\cnt1' using process `\UI.$proc$UI/UI.v:72$55'.
  created $dff cell `$procdff$2528' with positive edge clock.
Creating register for signal `\UI.\cnt2' using process `\UI.$proc$UI/UI.v:72$55'.
  created $dff cell `$procdff$2529' with positive edge clock.
Creating register for signal `\UI.\cnt3' using process `\UI.$proc$UI/UI.v:72$55'.
  created $dff cell `$procdff$2530' with positive edge clock.
Creating register for signal `\UI.\btnt0' using process `\UI.$proc$UI/UI.v:72$55'.
  created $dff cell `$procdff$2531' with positive edge clock.
Creating register for signal `\UI.\btnt1' using process `\UI.$proc$UI/UI.v:72$55'.
  created $dff cell `$procdff$2532' with positive edge clock.
Creating register for signal `\UI.\btnt2' using process `\UI.$proc$UI/UI.v:72$55'.
  created $dff cell `$procdff$2533' with positive edge clock.
Creating register for signal `\UI.\btnt3' using process `\UI.$proc$UI/UI.v:72$55'.
  created $dff cell `$procdff$2534' with positive edge clock.
Creating register for signal `\CIC.\OUT' using process `\CIC.$proc$filter/CIC.v:33$10'.
  created $dff cell `$procdff$2535' with positive edge clock.
Creating register for signal `\CIC.\lasttick' using process `\CIC.$proc$filter/CIC.v:33$10'.
  created $dff cell `$procdff$2536' with positive edge clock.
Creating register for signal `\CIC.\tickcount' using process `\CIC.$proc$filter/CIC.v:33$10'.
  created $dff cell `$procdff$2537' with positive edge clock.
Creating register for signal `\CIC.\I0' using process `\CIC.$proc$filter/CIC.v:33$10'.
  created $dff cell `$procdff$2538' with positive edge clock.
Creating register for signal `\CIC.\OUTpipe' using process `\CIC.$proc$filter/CIC.v:33$10'.
  created $dff cell `$procdff$2539' with positive edge clock.
Creating register for signal `\CIC.\inaddr' using process `\CIC.$proc$filter/CIC.v:33$10'.
  created $dff cell `$procdff$2540' with positive edge clock.
Creating register for signal `\CIC.\we' using process `\CIC.$proc$filter/CIC.v:33$10'.
  created $dff cell `$procdff$2541' with positive edge clock.
Creating register for signal `\CIC.\outaddr' using process `\CIC.$proc$filter/CIC.v:33$10'.
  created $dff cell `$procdff$2542' with positive edge clock.
Creating register for signal `\top.\rst' using process `\top.$proc$TOP_V1.v:51$4'.
  created $dff cell `$procdff$2543' with positive edge clock.
Creating register for signal `\top.\cnt' using process `\top.$proc$TOP_V1.v:51$4'.
  created $dff cell `$procdff$2544' with positive edge clock.

17.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\delay_counter\counter_width=20.$proc$UI/delay_counter.v:62$494'.
Removing empty process `$paramod\delay_counter\counter_width=20.$proc$UI/delay_counter.v:62$494'.
Removing empty process `lcd.$proc$UI/lcd_display.v:200$380'.
Removing empty process `lcd.$proc$UI/lcd_display.v:199$379'.
Removing empty process `lcd.$proc$UI/lcd_display.v:195$378'.
Removing empty process `lcd.$proc$UI/lcd_display.v:194$377'.
Removing empty process `lcd.$proc$UI/lcd_display.v:169$376'.
Removing empty process `lcd.$proc$UI/lcd_display.v:168$375'.
Removing empty process `lcd.$proc$UI/lcd_display.v:167$374'.
Removing empty process `lcd.$proc$UI/lcd_display.v:166$373'.
Removing empty process `lcd.$proc$UI/lcd_display.v:105$372'.
Removing empty process `lcd.$proc$UI/lcd_display.v:104$371'.
Removing empty process `lcd.$proc$UI/lcd_display.v:76$370'.
Removing empty process `lcd.$proc$UI/lcd_display.v:73$369'.
Found and cleaned up 8 empty switches in `\lcd.$proc$UI/lcd_display.v:434$366'.
Removing empty process `lcd.$proc$UI/lcd_display.v:434$366'.
Found and cleaned up 22 empty switches in `\lcd.$proc$UI/lcd_display.v:218$358'.
Removing empty process `lcd.$proc$UI/lcd_display.v:218$358'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:32$334'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:31$333'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:28$332'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:27$331'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:27$330'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:27$329'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:27$328'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:26$327'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:24$326'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:22$325'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:22$324'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:22$323'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:20$322'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:15$321'.
Found and cleaned up 83 empty switches in `\BinToLCD.$proc$UI/BinToLCD.v:36$146'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:36$146'.
Removing empty process `UI.$proc$UI/UI.v:67$144'.
Removing empty process `UI.$proc$UI/UI.v:66$143'.
Removing empty process `UI.$proc$UI/UI.v:65$142'.
Removing empty process `UI.$proc$UI/UI.v:65$141'.
Removing empty process `UI.$proc$UI/UI.v:64$140'.
Removing empty process `UI.$proc$UI/UI.v:63$139'.
Removing empty process `UI.$proc$UI/UI.v:51$138'.
Removing empty process `UI.$proc$UI/UI.v:48$137'.
Removing empty process `UI.$proc$UI/UI.v:48$136'.
Removing empty process `UI.$proc$UI/UI.v:48$135'.
Removing empty process `UI.$proc$UI/UI.v:48$134'.
Removing empty process `UI.$proc$UI/UI.v:47$133'.
Removing empty process `UI.$proc$UI/UI.v:47$132'.
Removing empty process `UI.$proc$UI/UI.v:47$131'.
Removing empty process `UI.$proc$UI/UI.v:47$130'.
Removing empty process `UI.$proc$UI/UI.v:46$129'.
Removing empty process `UI.$proc$UI/UI.v:41$128'.
Removing empty process `UI.$proc$UI/UI.v:39$127'.
Removing empty process `UI.$proc$UI/UI.v:27$126'.
Removing empty process `UI.$proc$UI/UI.v:24$125'.
Removing empty process `UI.$proc$UI/UI.v:23$124'.
Removing empty process `UI.$proc$UI/UI.v:22$123'.
Removing empty process `UI.$proc$UI/UI.v:21$122'.
Found and cleaned up 44 empty switches in `\UI.$proc$UI/UI.v:125$75'.
Removing empty process `UI.$proc$UI/UI.v:125$75'.
Found and cleaned up 12 empty switches in `\UI.$proc$UI/UI.v:72$55'.
Removing empty process `UI.$proc$UI/UI.v:72$55'.
Removing empty process `CIC.$proc$filter/CIC.v:26$29'.
Removing empty process `CIC.$proc$filter/CIC.v:25$28'.
Removing empty process `CIC.$proc$filter/CIC.v:23$27'.
Removing empty process `CIC.$proc$filter/CIC.v:23$26'.
Removing empty process `CIC.$proc$filter/CIC.v:21$25'.
Removing empty process `CIC.$proc$filter/CIC.v:20$24'.
Found and cleaned up 3 empty switches in `\CIC.$proc$filter/CIC.v:33$10'.
Removing empty process `CIC.$proc$filter/CIC.v:33$10'.
Removing empty process `top.$proc$TOP_V1.v:25$9'.
Removing empty process `top.$proc$TOP_V1.v:24$8'.
Found and cleaned up 1 empty switch in `\top.$proc$TOP_V1.v:51$4'.
Removing empty process `top.$proc$TOP_V1.v:51$4'.
Cleaned up 174 empty switches.

17.4. Executing FLATTEN pass (flatten design).
Using template CIC for cells of type CIC.
Using template UI for cells of type UI.
Using template dpram_64x8 for cells of type dpram_64x8.
Using template lcd for cells of type lcd.
Using template BinToLCD for cells of type BinToLCD.
Using template $paramod\delay_counter\counter_width=20 for cells of type $paramod\delay_counter\counter_width=20.
<suppressed ~6 debug messages>
No more expansions possible.
Deleting now unused module $paramod\delay_counter\counter_width=20.
Deleting now unused module lcd.
Deleting now unused module BinToLCD.
Deleting now unused module UI.
Deleting now unused module dpram_64x8.
Deleting now unused module CIC.

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~48 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 571 unused wires.
<suppressed ~8 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.\HC [15] is used but has no driver.
Warning: Wire top.\HC [14] is used but has no driver.
Warning: Wire top.\HC [13] is used but has no driver.
Warning: Wire top.\HC [12] is used but has no driver.
Warning: Wire top.\HC [11] is used but has no driver.
Warning: Wire top.\HC [10] is used but has no driver.
Warning: Wire top.\HC [9] is used but has no driver.
Warning: Wire top.\HC [8] is used but has no driver.
Warning: Wire top.\HC [7] is used but has no driver.
Warning: Wire top.\HC [6] is used but has no driver.
Warning: Wire top.\HC [5] is used but has no driver.
Warning: Wire top.\HC [4] is used but has no driver.
Warning: Wire top.\HC [3] is used but has no driver.
Warning: Wire top.\HC [2] is used but has no driver.
Warning: Wire top.\HC [1] is used but has no driver.
Warning: Wire top.\HC [0] is used but has no driver.
found and reported 16 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1776 debug messages>
Removed a total of 592 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2426: \UI_inst.btnt3 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2424: \UI_inst.btnt3 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2432: \UI_inst.btnt2 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2430: \UI_inst.btnt2 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2438: \UI_inst.btnt1 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2436: \UI_inst.btnt1 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2444: \UI_inst.btnt0 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2442: \UI_inst.btnt0 -> 1'1
      Replacing known input bits on port B of cell $ternary$TOP_V1.v:47$2: \cnt -> { \cnt [31:12] 1'1 \cnt [10:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1018.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1020.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1049.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1051.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1081.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1083.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1114.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1116.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1148.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1150.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1183.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1185.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1219.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1221.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1261.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$799.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$801.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$812.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$814.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$826.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$828.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$841.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$843.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$857.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$859.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$874.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$876.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$892.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$894.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$911.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$913.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$931.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$933.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$959.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$961.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$988.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$990.
Removed 37 multiplexer ports.
<suppressed ~67 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $techmap\Filter.$reduce_or$filter/CIC.v:47$19: { \Filter.tickcount [0] \Filter.tickcount [1] \Filter.tickcount [2] \Filter.tickcount [3] \Filter.tickcount [4] \Filter.tickcount [5] \Filter.tickcount [6] \Filter.tickcount [7] \Filter.tickcount [8] \Filter.tickcount [9] \Filter.tickcount [10] }
    New input vector for $reduce_or cell $techmap\UI_inst.$reduce_or$UI/UI.v:204$91: { \UI_inst.BP [0] \UI_inst.BP [1] \UI_inst.BP [2] \UI_inst.BP [3] }
    New input vector for $reduce_and cell $reduce_and$TOP_V1.v:53$6: { \cnt [0] \cnt [1] \cnt [2] \cnt [3] \cnt [4] \cnt [5] }
    New input vector for $reduce_and cell $reduce_and$TOP_V1.v:49$3: { \cnt [0] \cnt [1] \cnt [2] \cnt [3] \cnt [4] \cnt [5] \cnt [6] \cnt [7] \cnt [8] \cnt [9] \cnt [10] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:99$65: { \UI_inst.cnt2 [0] \UI_inst.cnt2 [1] \UI_inst.cnt2 [2] \UI_inst.cnt2 [3] \UI_inst.cnt2 [4] \UI_inst.cnt2 [5] \UI_inst.cnt2 [6] \UI_inst.cnt2 [7] \UI_inst.cnt2 [8] \UI_inst.cnt2 [9] \UI_inst.cnt2 [10] \UI_inst.cnt2 [11] \UI_inst.cnt2 [12] \UI_inst.cnt2 [13] \UI_inst.cnt2 [14] \UI_inst.cnt2 [15] \UI_inst.cnt2 [16] \UI_inst.cnt2 [17] \UI_inst.cnt2 [18] \UI_inst.cnt2 [19] \UI_inst.cnt2 [20] \UI_inst.cnt2 [21] \UI_inst.cnt2 [22] \UI_inst.cnt2 [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:89$61: { \UI_inst.cnt1 [0] \UI_inst.cnt1 [1] \UI_inst.cnt1 [2] \UI_inst.cnt1 [3] \UI_inst.cnt1 [4] \UI_inst.cnt1 [5] \UI_inst.cnt1 [6] \UI_inst.cnt1 [7] \UI_inst.cnt1 [8] \UI_inst.cnt1 [9] \UI_inst.cnt1 [10] \UI_inst.cnt1 [11] \UI_inst.cnt1 [12] \UI_inst.cnt1 [13] \UI_inst.cnt1 [14] \UI_inst.cnt1 [15] \UI_inst.cnt1 [16] \UI_inst.cnt1 [17] \UI_inst.cnt1 [18] \UI_inst.cnt1 [19] \UI_inst.cnt1 [20] \UI_inst.cnt1 [21] \UI_inst.cnt1 [22] \UI_inst.cnt1 [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:79$57: { \UI_inst.cnt0 [0] \UI_inst.cnt0 [1] \UI_inst.cnt0 [2] \UI_inst.cnt0 [3] \UI_inst.cnt0 [4] \UI_inst.cnt0 [5] \UI_inst.cnt0 [6] \UI_inst.cnt0 [7] \UI_inst.cnt0 [8] \UI_inst.cnt0 [9] \UI_inst.cnt0 [10] \UI_inst.cnt0 [11] \UI_inst.cnt0 [12] \UI_inst.cnt0 [13] \UI_inst.cnt0 [14] \UI_inst.cnt0 [15] \UI_inst.cnt0 [16] \UI_inst.cnt0 [17] \UI_inst.cnt0 [18] \UI_inst.cnt0 [19] \UI_inst.cnt0 [20] \UI_inst.cnt0 [21] \UI_inst.cnt0 [22] \UI_inst.cnt0 [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:132$78: { \UI_inst.disppos [0] \UI_inst.disppos [1] \UI_inst.disppos [2] \UI_inst.disppos [3] \UI_inst.disppos [4] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:130$77: { \UI_inst.count [0] \UI_inst.count [1] \UI_inst.count [2] \UI_inst.count [3] \UI_inst.count [4] \UI_inst.count [5] \UI_inst.count [6] \UI_inst.count [7] \UI_inst.count [8] \UI_inst.count [9] \UI_inst.count [10] \UI_inst.count [11] \UI_inst.count [12] \UI_inst.count [13] \UI_inst.count [14] \UI_inst.count [15] \UI_inst.count [16] \UI_inst.count [17] \UI_inst.count [18] \UI_inst.count [19] \UI_inst.count [20] \UI_inst.count [21] \UI_inst.count [22] \UI_inst.count [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:109$69: { \UI_inst.cnt3 [0] \UI_inst.cnt3 [1] \UI_inst.cnt3 [2] \UI_inst.cnt3 [3] \UI_inst.cnt3 [4] \UI_inst.cnt3 [5] \UI_inst.cnt3 [6] \UI_inst.cnt3 [7] \UI_inst.cnt3 [8] \UI_inst.cnt3 [9] \UI_inst.cnt3 [10] \UI_inst.cnt3 [11] \UI_inst.cnt3 [12] \UI_inst.cnt3 [13] \UI_inst.cnt3 [14] \UI_inst.cnt3 [15] \UI_inst.cnt3 [16] \UI_inst.cnt3 [17] \UI_inst.cnt3 [18] \UI_inst.cnt3 [19] \UI_inst.cnt3 [20] \UI_inst.cnt3 [21] \UI_inst.cnt3 [22] \UI_inst.cnt3 [23] }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2297: { $techmap\UI_inst.$procmux$2249_CMP $techmap\UI_inst.$procmux$2247_CMP $techmap\UI_inst.$procmux$2243_CMP $techmap\UI_inst.$procmux$2310_CMP $techmap\UI_inst.$procmux$2309_CMP $techmap\UI_inst.$procmux$2306_CMP $techmap\UI_inst.$procmux$2303_CMP $auto$opt_reduce.cc:132:opt_mux$2550 $auto$opt_reduce.cc:132:opt_mux$2548 $auto$opt_reduce.cc:132:opt_mux$2546 $techmap\UI_inst.$procmux$2278_CMP $techmap\UI_inst.$procmux$2269_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2342: { $techmap\UI_inst.$procmux$2249_CMP $techmap\UI_inst.$procmux$2248_CMP $techmap\UI_inst.$procmux$2246_CMP $techmap\UI_inst.$procmux$2245_CMP $techmap\UI_inst.$procmux$2244_CMP $techmap\UI_inst.$procmux$2241_CMP $auto$opt_reduce.cc:132:opt_mux$2558 $auto$opt_reduce.cc:132:opt_mux$2556 $techmap\UI_inst.$procmux$2238_CMP $techmap\UI_inst.$procmux$2309_CMP $techmap\UI_inst.$procmux$2306_CMP $techmap\UI_inst.$procmux$2303_CMP $auto$opt_reduce.cc:132:opt_mux$2554 $auto$opt_reduce.cc:132:opt_mux$2552 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2253: { $techmap\UI_inst.$procmux$2249_CMP $techmap\UI_inst.$procmux$2248_CMP $techmap\UI_inst.$procmux$2247_CMP $techmap\UI_inst.$procmux$2245_CMP $techmap\UI_inst.$procmux$2243_CMP $auto$opt_reduce.cc:132:opt_mux$2564 $techmap\UI_inst.$procmux$2241_CMP $techmap\UI_inst.$procmux$2240_CMP $auto$opt_reduce.cc:132:opt_mux$2562 $techmap\UI_inst.$procmux$2238_CMP $techmap\UI_inst.$procmux$2237_CMP $techmap\UI_inst.$procmux$2281_CMP $techmap\UI_inst.$procmux$2278_CMP $techmap\UI_inst.$procmux$2269_CMP $techmap\UI_inst.$procmux$2236_CMP $auto$opt_reduce.cc:132:opt_mux$2560 $techmap\UI_inst.$procmux$2225_CMP $techmap\UI_inst.$procmux$2254_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1224: { $techmap\UI_inst.diplay_number.$procmux$1258_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1240_CMP $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $auto$opt_reduce.cc:132:opt_mux$2566 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2383: $auto$opt_reduce.cc:132:opt_mux$2568
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1270: { $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $auto$opt_reduce.cc:132:opt_mux$2572 $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $auto$opt_reduce.cc:132:opt_mux$2570 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1358: { $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1246_CMP $auto$opt_reduce.cc:132:opt_mux$2574 $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1228_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1544: { $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $auto$opt_reduce.cc:132:opt_mux$2576 $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1667: { $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $auto$opt_reduce.cc:132:opt_mux$2578 $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$541: { $auto$opt_reduce.cc:132:opt_mux$2582 $auto$opt_reduce.cc:132:opt_mux$2580 }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$551: { $auto$opt_reduce.cc:132:opt_mux$2586 $auto$opt_reduce.cc:132:opt_mux$2584 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1819: { $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $auto$opt_reduce.cc:132:opt_mux$2588 $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1894: { $techmap\UI_inst.diplay_number.$procmux$1260_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1246_CMP $techmap\UI_inst.diplay_number.$procmux$1242_CMP $auto$opt_reduce.cc:132:opt_mux$2592 $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1228_CMP $auto$opt_reduce.cc:132:opt_mux$2590 }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$666: { $auto$opt_reduce.cc:132:opt_mux$2596 $auto$opt_reduce.cc:132:opt_mux$2594 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$2028: { $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1246_CMP $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1228_CMP $auto$opt_reduce.cc:132:opt_mux$2598 }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$687: { $auto$opt_reduce.cc:132:opt_mux$2600 $techmap\UI_inst.LCD.$procmux$596_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2224: { $techmap\UI_inst.$procmux$2249_CMP $techmap\UI_inst.$procmux$2248_CMP $techmap\UI_inst.$procmux$2247_CMP $techmap\UI_inst.$procmux$2245_CMP $techmap\UI_inst.$procmux$2244_CMP $techmap\UI_inst.$procmux$2243_CMP $auto$opt_reduce.cc:132:opt_mux$2602 $techmap\UI_inst.$procmux$2241_CMP $techmap\UI_inst.$procmux$2240_CMP $techmap\UI_inst.$procmux$2239_CMP $techmap\UI_inst.$procmux$2238_CMP $techmap\UI_inst.$procmux$2237_CMP $techmap\UI_inst.$procmux$2236_CMP $techmap\UI_inst.$procmux$2233_CMP $techmap\UI_inst.$procmux$2230_CMP $techmap\UI_inst.$procmux$2225_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$759: { $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:185$344_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:186$345_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:187$346_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:188$347_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:189$348_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:190$349_Y $auto$opt_reduce.cc:132:opt_mux$2606 $auto$opt_reduce.cc:132:opt_mux$2604 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2545: { $techmap\UI_inst.$procmux$2281_CMP $techmap\UI_inst.$procmux$2244_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2549: { $techmap\UI_inst.$procmux$2302_CMP $techmap\UI_inst.$procmux$2248_CMP $techmap\UI_inst.$procmux$2246_CMP $techmap\UI_inst.$procmux$2245_CMP $techmap\UI_inst.$procmux$2242_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2551: { $techmap\UI_inst.$procmux$2254_CMP $techmap\UI_inst.$procmux$2242_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2593: { $techmap\UI_inst.LCD.$procmux$667_CMP $techmap\UI_inst.LCD.$procmux$611_CMP $techmap\UI_inst.LCD.$procmux$605_CMP $techmap\UI_inst.LCD.$procmux$599_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2603: { $techmap\UI_inst.LCD.$procmux$717_CMP $techmap\UI_inst.LCD.$procmux$696_CMP $techmap\UI_inst.LCD.$procmux$618_CMP }
  Optimizing cells in module \top.
Performed a total of 33 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~636 debug messages>
Removed a total of 212 cells.

17.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 841 unused wires.
<suppressed ~1 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2165: { $techmap\UI_inst.$eq$UI/UI.v:120$73_Y $auto$opt_reduce.cc:132:opt_mux$2608 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2187: { $techmap\UI_inst.$eq$UI/UI.v:120$73_Y $auto$opt_reduce.cc:132:opt_mux$2610 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2209: $auto$opt_reduce.cc:132:opt_mux$2612
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$504: { $auto$opt_reduce.cc:132:opt_mux$2614 $techmap\UI_inst.LCD.$procmux$506_CMP $techmap\UI_inst.LCD.$procmux$505_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$524: { $techmap\UI_inst.LCD.$procmux$518_CMP $techmap\UI_inst.LCD.$procmux$515_CMP $auto$opt_reduce.cc:132:opt_mux$2616 $techmap\UI_inst.LCD.$procmux$509_CMP $techmap\UI_inst.LCD.$procmux$505_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$592: { $techmap\UI_inst.LCD.$procmux$618_CMP $auto$opt_reduce.cc:132:opt_mux$2618 $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:188$347_Y }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$628: { $techmap\UI_inst.LCD.$procmux$618_CMP $techmap\UI_inst.LCD.$procmux$614_CMP $techmap\UI_inst.LCD.$procmux$608_CMP $auto$opt_reduce.cc:132:opt_mux$2622 $auto$opt_reduce.cc:132:opt_mux$2620 $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:188$347_Y }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1224: { $techmap\UI_inst.diplay_number.$procmux$1258_CMP $techmap\UI_inst.diplay_number.$procmux$1240_CMP $auto$opt_reduce.cc:132:opt_mux$2624 $auto$opt_reduce.cc:132:opt_mux$2566 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1270: { $auto$opt_reduce.cc:132:opt_mux$2572 $auto$opt_reduce.cc:132:opt_mux$2626 $auto$opt_reduce.cc:132:opt_mux$2570 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1358: { $auto$opt_reduce.cc:132:opt_mux$2574 $auto$opt_reduce.cc:132:opt_mux$2628 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1544: { $auto$opt_reduce.cc:132:opt_mux$2572 $auto$opt_reduce.cc:132:opt_mux$2630 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1667: { $auto$opt_reduce.cc:132:opt_mux$2572 $auto$opt_reduce.cc:132:opt_mux$2648 $auto$opt_reduce.cc:132:opt_mux$2646 $auto$opt_reduce.cc:132:opt_mux$2644 $auto$opt_reduce.cc:132:opt_mux$2642 $auto$opt_reduce.cc:132:opt_mux$2640 $auto$opt_reduce.cc:132:opt_mux$2638 $auto$opt_reduce.cc:132:opt_mux$2636 $auto$opt_reduce.cc:132:opt_mux$2634 $auto$opt_reduce.cc:132:opt_mux$2632 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1747: $auto$opt_reduce.cc:132:opt_mux$2650
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1819: { $auto$opt_reduce.cc:132:opt_mux$2572 $auto$opt_reduce.cc:132:opt_mux$2668 $auto$opt_reduce.cc:132:opt_mux$2666 $auto$opt_reduce.cc:132:opt_mux$2664 $auto$opt_reduce.cc:132:opt_mux$2662 $auto$opt_reduce.cc:132:opt_mux$2660 $auto$opt_reduce.cc:132:opt_mux$2658 $auto$opt_reduce.cc:132:opt_mux$2656 $auto$opt_reduce.cc:132:opt_mux$2654 $auto$opt_reduce.cc:132:opt_mux$2652 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1894: { $techmap\UI_inst.diplay_number.$procmux$1260_CMP $techmap\UI_inst.diplay_number.$procmux$1242_CMP $auto$opt_reduce.cc:132:opt_mux$2592 $auto$opt_reduce.cc:132:opt_mux$2672 $auto$opt_reduce.cc:132:opt_mux$2670 $auto$opt_reduce.cc:132:opt_mux$2590 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$2028: { $auto$opt_reduce.cc:132:opt_mux$2674 $auto$opt_reduce.cc:132:opt_mux$2598 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2623: { $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2625: { $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2627: { $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1246_CMP $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1228_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2629: { $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2635: { $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2637: { $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2639: { $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2641: { $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2643: { $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2645: { $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2647: { $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2649: { $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1246_CMP $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1228_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2655: { $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2657: { $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2659: { $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2661: { $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2663: { $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2665: { $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2667: { $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2671: { $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2673: { $techmap\UI_inst.diplay_number.$procmux$1248_CMP $techmap\UI_inst.diplay_number.$procmux$1247_CMP $techmap\UI_inst.diplay_number.$procmux$1246_CMP $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1236_CMP $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1234_CMP $techmap\UI_inst.diplay_number.$procmux$1233_CMP $techmap\UI_inst.diplay_number.$procmux$1232_CMP $techmap\UI_inst.diplay_number.$procmux$1231_CMP $techmap\UI_inst.diplay_number.$procmux$1230_CMP $techmap\UI_inst.diplay_number.$procmux$1229_CMP $techmap\UI_inst.diplay_number.$procmux$1228_CMP $techmap\UI_inst.diplay_number.$procmux$1220_CMP $techmap\UI_inst.diplay_number.$procmux$1184_CMP $techmap\UI_inst.diplay_number.$procmux$1149_CMP $techmap\UI_inst.diplay_number.$procmux$1115_CMP $techmap\UI_inst.diplay_number.$procmux$1082_CMP $techmap\UI_inst.diplay_number.$procmux$1050_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP }
  Optimizing cells in module \top.
Performed a total of 37 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

17.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.10.16. Rerunning OPT passes. (Maybe there is more to do..)

17.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

17.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

17.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

17.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

17.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

17.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.10.23. Rerunning OPT passes. (Maybe there is more to do..)

17.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

17.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

17.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

17.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.10.30. Finished OPT passes. (There is nothing left to do.)

17.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell top.$add$TOP_V1.v:52$5 ($add).
Removed top 28 bits (of 32) from port B of cell top.$techmap\Filter.$add$filter/CIC.v:47$21 ($add).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\Filter.$add$filter/CIC.v:47$21 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\Filter.$add$filter/CIC.v:44$18 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$techmap\Filter.$add$filter/CIC.v:44$18 ($add).
Removed top 23 bits (of 32) from port B of cell top.$techmap\Filter.$ge$filter/CIC.v:42$17 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$techmap\Filter.$add$filter/CIC.v:41$16 ($add).
Removed top 21 bits (of 32) from port Y of cell top.$techmap\Filter.$add$filter/CIC.v:41$16 ($add).
Removed top 7 bits (of 8) from port A of cell top.$techmap\Filter.$shl$filter/CIC.v:37$11 ($shl).
Removed top 1 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2385_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2355 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2350 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2345 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2326 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2315_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2310_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2307 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2304 ($mux).
Removed top 1 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2297 ($pmux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2279 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2270 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2261 ($mux).
Removed top 5 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2258 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2249_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2248_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2247_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2246_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2245_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2244_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2243_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2242_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2241_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2240_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2239_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2238_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2237_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2234 ($mux).
Removed top 4 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2231 ($mux).
Removed top 6 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2226 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2147_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2141_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2135_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2129_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2123_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2121_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2120_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:406$120 ($sub).
Removed top 30 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:406$120 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:405$119 ($add).
Removed top 30 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:405$119 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:353$113 ($sub).
Removed top 29 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:353$113 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:352$112 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:352$112 ($add).
Removed top 1 bits (of 3) from port B of cell top.$techmap\UI_inst.$eq$UI/UI.v:333$110 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\UI_inst.$eq$UI/UI.v:332$109 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\UI_inst.$eq$UI/UI.v:331$108 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:241$97 ($sub).
Removed top 30 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:241$97 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:240$96 ($add).
Removed top 30 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:240$96 ($add).
Removed top 1 bits (of 2) from port B of cell top.$techmap\UI_inst.$eq$UI/UI.v:227$94 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:201$90 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:201$90 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:200$89 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:200$89 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:134$82 ($add).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:134$82 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:127$76 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:127$76 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:119$72 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:119$72 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:108$68 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:108$68 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:98$64 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:98$64 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:88$60 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:88$60 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:78$56 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:78$56 ($add).
Removed top 1 bits (of 5) from mux cell top.$techmap\UI_inst.LCD.$procmux$693 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$667_CMP0 ($eq).
Removed top 2 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$648 ($mux).
Removed top 7 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$642 ($mux).
Removed top 16 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$633 ($mux).
Removed top 9 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$630 ($mux).
Removed top 3 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$626 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$617_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$614_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$611_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$608_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$605_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$602_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$599_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$596_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\UI_inst.LCD.$procmux$518_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\UI_inst.LCD.$procmux$515_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\UI_inst.LCD.$procmux$512_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\UI_inst.LCD.$add$UI/lcd_display.v:398$362 ($add).
Removed top 3 bits (of 7) from port B of cell top.$techmap\UI_inst.LCD.$eq$UI/lcd_display.v:395$361 ($eq).
Removed top 1 bits (of 8) from mux cell top.$techmap\UI_inst.LCD.$ternary$UI/lcd_display.v:120$335 ($mux).
Removed top 4 bits (of 8) from mux cell top.$techmap\UI_inst.diplay_number.$procmux$2022 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.diplay_number.$procmux$1902 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1259_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1258_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1248_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1247_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1246_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1245_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1244_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1243_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1220_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1184_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1149_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1115_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1082_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1050_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1019_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\UI_inst.diplay_number.$eq$UI/BinToLCD.v:110$174 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\UI_inst.diplay_number.$ne$UI/BinToLCD.v:109$173 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$169 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$169 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$145 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$145 ($sub).
Removed top 21 bits (of 32) from wire top.$techmap\Filter.$add$filter/CIC.v:41$16_Y.
Removed top 24 bits (of 32) from wire top.$techmap\Filter.$add$filter/CIC.v:44$18_Y.
Removed top 27 bits (of 32) from wire top.$techmap\Filter.$add$filter/CIC.v:47$21_Y.
Removed top 8 bits (of 32) from wire top.$techmap\UI_inst.$add$UI/UI.v:108$68_Y.
Removed top 8 bits (of 32) from wire top.$techmap\UI_inst.$add$UI/UI.v:78$56_Y.
Removed top 1 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2297_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2304_Y.
Removed top 4 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2307_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2326_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2345_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2350_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2355_Y.
Removed top 3 bits (of 20) from wire top.$techmap\UI_inst.LCD.$procmux$626_Y.
Removed top 12 bits (of 20) from wire top.$techmap\UI_inst.LCD.$procmux$630_Y.
Removed top 16 bits (of 20) from wire top.$techmap\UI_inst.LCD.$procmux$633_Y.
Removed top 8 bits (of 20) from wire top.$techmap\UI_inst.LCD.$procmux$642_Y.
Removed top 8 bits (of 20) from wire top.$techmap\UI_inst.LCD.$procmux$648_Y.
Removed top 1 bits (of 5) from wire top.$techmap\UI_inst.LCD.$procmux$693_Y.
Removed top 2 bits (of 5) from wire top.$techmap\UI_inst.LCD.$procmux$698_Y.
Removed top 28 bits (of 32) from wire top.$techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$169_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.diplay_number.$procmux$1902_Y.
Removed top 4 bits (of 8) from wire top.$techmap\UI_inst.diplay_number.$procmux$2022_Y.
Removed top 1 bits (of 8) from wire top.UI_inst.LCD.ramaddr.

17.12. Executing PEEPOPT pass (run peephole optimizers).

17.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

17.14. Executing SHARE pass (SAT-based resource sharing).

17.15. Executing TECHMAP pass (map to technology primitives).

17.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.15.2. Continuing TECHMAP pass.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$169bae89c32dcc6f3626d16cf9f47ceb469145db\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$3fbee094385d1f2712c8f0e44e105767be1dc65d\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$157b513ca31cf76e38adcf07acb1841cad2cb8bf\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$7fa1695920e37af8dff2ad262bb1ebd99c04ea28\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$428611b5d438e29cebfd18261be0c8e5ae5db6e9\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$437c08cacabb8f43c90c7e15a4cb7435c71945c9\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$968c93632f950ce0f306709fa121c1e7a868940c\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b052c427b9400c9842289fe5ffb1277ba3e47bb8\_90_lut_cmp_ for cells of type $ne.
No more expansions possible.
<suppressed ~1024 debug messages>

17.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 105 unused wires.
<suppressed ~1 debug messages>

17.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$TOP_V1.v:52$5 ($add).
  creating $macc model for $techmap\Filter.$add$filter/CIC.v:41$16 ($add).
  creating $macc model for $techmap\Filter.$add$filter/CIC.v:44$18 ($add).
  creating $macc model for $techmap\Filter.$add$filter/CIC.v:47$21 ($add).
  creating $macc model for $techmap\Filter.$add$filter/CIC.v:48$23 ($add).
  creating $macc model for $techmap\Filter.$sub$filter/CIC.v:37$12 ($sub).
  creating $macc model for $techmap\Filter.$sub$filter/CIC.v:38$13 ($sub).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:108$68 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:127$76 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:134$82 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:200$89 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:240$96 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:352$112 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:405$119 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:78$56 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:88$60 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:98$64 ($add).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:119$72 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:201$90 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:241$97 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:353$113 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:406$120 ($sub).
  creating $macc model for $techmap\UI_inst.LCD.$add$UI/lcd_display.v:398$362 ($add).
  creating $macc model for $techmap\UI_inst.LCD.delay_counter.$sub$UI/delay_counter.v:66$495 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$169 ($add).
  creating $macc model for $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:43$150 ($add).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:108$172 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:113$177 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$145 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:42$149 ($sub).
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:42$149.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$145.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:113$177.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:108$172.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:43$150.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$169.
  creating $alu model for $macc $techmap\UI_inst.LCD.delay_counter.$sub$UI/delay_counter.v:66$495.
  creating $alu model for $macc $techmap\UI_inst.LCD.$add$UI/lcd_display.v:398$362.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:406$120.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:353$113.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:241$97.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:201$90.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:119$72.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:98$64.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:88$60.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:78$56.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:405$119.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:352$112.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:240$96.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:200$89.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:134$82.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:127$76.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:108$68.
  creating $alu model for $macc $techmap\Filter.$sub$filter/CIC.v:38$13.
  creating $alu model for $macc $techmap\Filter.$sub$filter/CIC.v:37$12.
  creating $alu model for $macc $techmap\Filter.$add$filter/CIC.v:48$23.
  creating $alu model for $macc $techmap\Filter.$add$filter/CIC.v:47$21.
  creating $alu model for $macc $techmap\Filter.$add$filter/CIC.v:44$18.
  creating $alu model for $macc $techmap\Filter.$add$filter/CIC.v:41$16.
  creating $alu model for $macc $add$TOP_V1.v:52$5.
  creating $alu model for $techmap\Filter.$ge$filter/CIC.v:42$17 ($ge): new $alu
  creating $alu cell for $techmap\Filter.$ge$filter/CIC.v:42$17: $auto$alumacc.cc:474:replace_alu$2757
  creating $alu cell for $add$TOP_V1.v:52$5: $auto$alumacc.cc:474:replace_alu$2766
  creating $alu cell for $techmap\Filter.$add$filter/CIC.v:41$16: $auto$alumacc.cc:474:replace_alu$2769
  creating $alu cell for $techmap\Filter.$add$filter/CIC.v:44$18: $auto$alumacc.cc:474:replace_alu$2772
  creating $alu cell for $techmap\Filter.$add$filter/CIC.v:47$21: $auto$alumacc.cc:474:replace_alu$2775
  creating $alu cell for $techmap\Filter.$add$filter/CIC.v:48$23: $auto$alumacc.cc:474:replace_alu$2778
  creating $alu cell for $techmap\Filter.$sub$filter/CIC.v:37$12: $auto$alumacc.cc:474:replace_alu$2781
  creating $alu cell for $techmap\Filter.$sub$filter/CIC.v:38$13: $auto$alumacc.cc:474:replace_alu$2784
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:108$68: $auto$alumacc.cc:474:replace_alu$2787
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:127$76: $auto$alumacc.cc:474:replace_alu$2790
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:134$82: $auto$alumacc.cc:474:replace_alu$2793
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:200$89: $auto$alumacc.cc:474:replace_alu$2796
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:240$96: $auto$alumacc.cc:474:replace_alu$2799
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:352$112: $auto$alumacc.cc:474:replace_alu$2802
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:405$119: $auto$alumacc.cc:474:replace_alu$2805
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:78$56: $auto$alumacc.cc:474:replace_alu$2808
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:88$60: $auto$alumacc.cc:474:replace_alu$2811
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:98$64: $auto$alumacc.cc:474:replace_alu$2814
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:119$72: $auto$alumacc.cc:474:replace_alu$2817
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:201$90: $auto$alumacc.cc:474:replace_alu$2820
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:241$97: $auto$alumacc.cc:474:replace_alu$2823
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:353$113: $auto$alumacc.cc:474:replace_alu$2826
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:406$120: $auto$alumacc.cc:474:replace_alu$2829
  creating $alu cell for $techmap\UI_inst.LCD.$add$UI/lcd_display.v:398$362: $auto$alumacc.cc:474:replace_alu$2832
  creating $alu cell for $techmap\UI_inst.LCD.delay_counter.$sub$UI/delay_counter.v:66$495: $auto$alumacc.cc:474:replace_alu$2835
  creating $alu cell for $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$169: $auto$alumacc.cc:474:replace_alu$2838
  creating $alu cell for $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:43$150: $auto$alumacc.cc:474:replace_alu$2841
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:108$172: $auto$alumacc.cc:474:replace_alu$2844
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:113$177: $auto$alumacc.cc:474:replace_alu$2847
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$145: $auto$alumacc.cc:474:replace_alu$2850
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:42$149: $auto$alumacc.cc:474:replace_alu$2853
  created 31 $alu and 0 $macc cells.

17.19. Executing OPT pass (performing simple optimizations).

17.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

17.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

17.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$2764: { $auto$rtlil.cc:1832:Not$2761 $auto$rtlil.cc:1835:ReduceAnd$2763 }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$2762: { $auto$alumacc.cc:490:replace_alu$2758 [0] $auto$alumacc.cc:490:replace_alu$2758 [1] $auto$alumacc.cc:490:replace_alu$2758 [2] $auto$alumacc.cc:490:replace_alu$2758 [3] $auto$alumacc.cc:490:replace_alu$2758 [4] $auto$alumacc.cc:490:replace_alu$2758 [5] $auto$alumacc.cc:490:replace_alu$2758 [6] $auto$alumacc.cc:490:replace_alu$2758 [7] $auto$alumacc.cc:490:replace_alu$2758 [8] $auto$alumacc.cc:490:replace_alu$2758 [9] $auto$alumacc.cc:490:replace_alu$2758 [10] }
  Optimizing cells in module \top.
Performed a total of 2 changes.

17.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

17.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.19.9. Rerunning OPT passes. (Maybe there is more to do..)

17.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

17.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

17.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.19.16. Finished OPT passes. (There is nothing left to do.)

17.20. Executing FSM pass (extract and optimize FSM).

17.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.UI_inst.BP as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.SF_D1 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.display_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.main_delay_value as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.tx_delay_value as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.tx_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.datS as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.diplay_number.pos as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.diplay_number.summand as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

17.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.21.5. Finished fast OPT passes.

17.22. Executing MEMORY pass.

17.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

17.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
No more expansions possible.

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~25 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

17.27.5. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2226:
      Old ports: A=2'00, B=2'11, Y=$techmap\UI_inst.$procmux$2226_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2226_Y [0]
      New connections: $techmap\UI_inst.$procmux$2226_Y [1] = $techmap\UI_inst.$procmux$2226_Y [0]
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2228:
      Old ports: A={ 6'001100 $techmap\UI_inst.$procmux$2226_Y [1:0] }, B=8'00110101, Y=$techmap\UI_inst.$procmux$2228_Y
      New ports: A={ 1'0 $techmap\UI_inst.$procmux$2226_Y [1:0] }, B=3'101, Y=$techmap\UI_inst.$procmux$2228_Y [2:0]
      New connections: $techmap\UI_inst.$procmux$2228_Y [7:3] = 5'00110
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2231:
      Old ports: A=4'0000, B=4'1110, Y=$techmap\UI_inst.$procmux$2231_Y [3:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2231_Y [1]
      New connections: { $techmap\UI_inst.$procmux$2231_Y [3:2] $techmap\UI_inst.$procmux$2231_Y [0] } = { $techmap\UI_inst.$procmux$2231_Y [1] $techmap\UI_inst.$procmux$2231_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2234:
      Old ports: A=5'00000, B=5'10001, Y=$techmap\UI_inst.$procmux$2234_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2234_Y [0]
      New connections: $techmap\UI_inst.$procmux$2234_Y [4:1] = { $techmap\UI_inst.$procmux$2234_Y [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2258:
      Old ports: A=3'000, B=3'101, Y=$techmap\UI_inst.$procmux$2258_Y [2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2258_Y [0]
      New connections: $techmap\UI_inst.$procmux$2258_Y [2:1] = { $techmap\UI_inst.$procmux$2258_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2261:
      Old ports: A=5'10000, B=5'00000, Y=$techmap\UI_inst.$procmux$2261_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$techmap\UI_inst.$procmux$2261_Y [4]
      New connections: $techmap\UI_inst.$procmux$2261_Y [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2263:
      Old ports: A={ 3'001 $techmap\UI_inst.$procmux$2261_Y [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2263_Y
      New ports: A=$techmap\UI_inst.$procmux$2261_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2263_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2263_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2270:
      Old ports: A=5'10000, B=5'00000, Y=$techmap\UI_inst.$procmux$2270_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$techmap\UI_inst.$procmux$2270_Y [4]
      New connections: $techmap\UI_inst.$procmux$2270_Y [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2272:
      Old ports: A={ 3'001 $techmap\UI_inst.$procmux$2270_Y [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2272_Y
      New ports: A=$techmap\UI_inst.$procmux$2270_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2272_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2272_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2279:
      Old ports: A=5'00000, B=5'10001, Y=$techmap\UI_inst.$procmux$2279_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2279_Y [0]
      New connections: $techmap\UI_inst.$procmux$2279_Y [4:1] = { $techmap\UI_inst.$procmux$2279_Y [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2304:
      Old ports: A=5'01110, B=5'11000, Y=$auto$wreduce.cc:455:run$2681 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2681 [4] $auto$wreduce.cc:455:run$2681 [1] }
      New connections: { $auto$wreduce.cc:455:run$2681 [3:2] $auto$wreduce.cc:455:run$2681 [0] } = { 1'1 $auto$wreduce.cc:455:run$2681 [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2307:
      Old ports: A=4'1001, B=4'0101, Y=$auto$wreduce.cc:455:run$2682 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$2682 [3:2]
      New connections: $auto$wreduce.cc:455:run$2682 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2326:
      Old ports: A=5'00000, B=5'10110, Y=$auto$wreduce.cc:455:run$2683 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2683 [1]
      New connections: { $auto$wreduce.cc:455:run$2683 [4:2] $auto$wreduce.cc:455:run$2683 [0] } = { $auto$wreduce.cc:455:run$2683 [1] 1'0 $auto$wreduce.cc:455:run$2683 [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2328:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2683 [4:0] }, B=8'00110100, Y=$techmap\UI_inst.$procmux$2328_Y
      New ports: A=$auto$wreduce.cc:455:run$2683 [4:0], B=5'10100, Y=$techmap\UI_inst.$procmux$2328_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2328_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2345:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:455:run$2684 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2684 [4]
      New connections: $auto$wreduce.cc:455:run$2684 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2347:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2684 [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2347_Y
      New ports: A=$auto$wreduce.cc:455:run$2684 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2347_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2347_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2350:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:455:run$2685 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2685 [4]
      New connections: $auto$wreduce.cc:455:run$2685 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2352:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2685 [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2352_Y
      New ports: A=$auto$wreduce.cc:455:run$2685 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2352_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2352_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2355:
      Old ports: A=5'00000, B=5'10001, Y=$auto$wreduce.cc:455:run$2686 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2686 [0]
      New connections: $auto$wreduce.cc:455:run$2686 [4:1] = { $auto$wreduce.cc:455:run$2686 [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$626:
      Old ports: A=17'00000000000000000, B=17'10100000001010000, Y=$auto$wreduce.cc:455:run$2687 [16:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2687 [4]
      New connections: { $auto$wreduce.cc:455:run$2687 [16:5] $auto$wreduce.cc:455:run$2687 [3:0] } = { $auto$wreduce.cc:455:run$2687 [4] 1'0 $auto$wreduce.cc:455:run$2687 [4] 7'0000000 $auto$wreduce.cc:455:run$2687 [4] 5'00000 }
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.LCD.$procmux$628:
      Old ports: A=20'00000000000000000000, B={ 22'1011011100011011000000 $auto$wreduce.cc:455:run$2691 [17:0] 7'0000000 $auto$wreduce.cc:455:run$2690 [12:0] 16'0000000000000000 $auto$wreduce.cc:455:run$2689 [3:0] 9'000000000 $auto$wreduce.cc:455:run$2688 [10:0] 3'000 $auto$wreduce.cc:455:run$2687 [16:0] }, Y=$techmap\UI_inst.LCD.$0\main_delay_value[19:0]
      New ports: A=19'0000000000000000000, B={ 20'11101110001101100000 $auto$wreduce.cc:455:run$2691 [17:0] 6'000000 $auto$wreduce.cc:455:run$2690 [12:0] 15'000000000000000 $auto$wreduce.cc:455:run$2689 [3:0] 8'00000000 $auto$wreduce.cc:455:run$2688 [10:0] 2'00 $auto$wreduce.cc:455:run$2687 [16:0] }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17:0] }
      New connections: $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [18] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$630:
      Old ports: A=11'00000000000, B=11'11111010000, Y=$auto$wreduce.cc:455:run$2688 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2688 [4]
      New connections: { $auto$wreduce.cc:455:run$2688 [10:5] $auto$wreduce.cc:455:run$2688 [3:0] } = { $auto$wreduce.cc:455:run$2688 [4] $auto$wreduce.cc:455:run$2688 [4] $auto$wreduce.cc:455:run$2688 [4] $auto$wreduce.cc:455:run$2688 [4] $auto$wreduce.cc:455:run$2688 [4] 5'00000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$633:
      Old ports: A=4'0000, B=4'1011, Y=$auto$wreduce.cc:455:run$2689 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2689 [0]
      New connections: $auto$wreduce.cc:455:run$2689 [3:1] = { $auto$wreduce.cc:455:run$2689 [0] 1'0 $auto$wreduce.cc:455:run$2689 [0] }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$642:
      Old ports: A=13'0000000000000, B=13'1001110001000, Y=$auto$wreduce.cc:455:run$2690 [12:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2690 [3]
      New connections: { $auto$wreduce.cc:455:run$2690 [12:4] $auto$wreduce.cc:455:run$2690 [2:0] } = { $auto$wreduce.cc:455:run$2690 [3] 2'00 $auto$wreduce.cc:455:run$2690 [3] $auto$wreduce.cc:455:run$2690 [3] $auto$wreduce.cc:455:run$2690 [3] 6'000000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$648:
      Old ports: A=18'000000000000000000, B=18'110010000011001000, Y=$auto$wreduce.cc:455:run$2691 [17:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2691 [3]
      New connections: { $auto$wreduce.cc:455:run$2691 [17:4] $auto$wreduce.cc:455:run$2691 [2:0] } = { $auto$wreduce.cc:455:run$2691 [3] $auto$wreduce.cc:455:run$2691 [3] 2'00 $auto$wreduce.cc:455:run$2691 [3] 5'00000 $auto$wreduce.cc:455:run$2691 [3] $auto$wreduce.cc:455:run$2691 [3] 5'00000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$693:
      Old ports: A=4'0010, B=4'1000, Y=$auto$wreduce.cc:455:run$2692 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2692 [3] $auto$wreduce.cc:455:run$2692 [1] }
      New connections: { $auto$wreduce.cc:455:run$2692 [2] $auto$wreduce.cc:455:run$2692 [0] } = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$ternary$UI/lcd_display.v:120$335:
      Old ports: A={ 3'000 \UI_inst.LCD.addr [3:0] }, B={ 3'100 \UI_inst.LCD.addr [3:0] }, Y=\UI_inst.LCD.ramaddr
      New ports: A=1'0, B=1'1, Y=\UI_inst.LCD.ramaddr [6]
      New connections: \UI_inst.LCD.ramaddr [5:0] = { 2'00 \UI_inst.LCD.addr [3:0] }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$1238:
      Old ports: A=\cnt, B={ 15'000000000000000 \cnt [16:0] }, Y=$techmap\UI_inst.diplay_number.$procmux$1238_Y
      New ports: A=\cnt [31:17], B=15'000000000000000, Y=$techmap\UI_inst.diplay_number.$procmux$1238_Y [31:17]
      New connections: $techmap\UI_inst.diplay_number.$procmux$1238_Y [16:0] = \cnt [16:0]
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$1957:
      Old ports: A=8'01011001, B=8'11110010, Y=$techmap\UI_inst.diplay_number.$procmux$1957_Y
      New ports: A=2'01, B=2'10, Y=$techmap\UI_inst.diplay_number.$procmux$1957_Y [1:0]
      New connections: $techmap\UI_inst.diplay_number.$procmux$1957_Y [7:2] = { $techmap\UI_inst.diplay_number.$procmux$1957_Y [1] 1'1 $techmap\UI_inst.diplay_number.$procmux$1957_Y [1] 1'1 $techmap\UI_inst.diplay_number.$procmux$1957_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$2022:
      Old ports: A=4'1000, B=4'0010, Y=$auto$wreduce.cc:455:run$2696 [3:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$2696 [3] $auto$wreduce.cc:455:run$2696 [1] }
      New connections: { $auto$wreduce.cc:455:run$2696 [2] $auto$wreduce.cc:455:run$2696 [0] } = 2'00
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2224:
      Old ports: A=8'00100000, B={ 99'011010010110111001110100010100100110010101100110001011100100000101101101011100000110110000111010001 $techmap\UI_inst.$procmux$2234_Y [4:0] 4'0010 $techmap\UI_inst.$procmux$2231_Y [3:0] $techmap\UI_inst.$procmux$2228_Y 8'01010110 }, Y=$techmap\UI_inst.$procmux$2224_Y
      New ports: A=7'0100000, B={ 86'11010011101110111010010100101100101110011001011101000001110110111100001101100011101001 $techmap\UI_inst.$procmux$2234_Y [0] 3'000 $techmap\UI_inst.$procmux$2234_Y [0] 3'010 $techmap\UI_inst.$procmux$2231_Y [1] $techmap\UI_inst.$procmux$2231_Y [1] $techmap\UI_inst.$procmux$2231_Y [1] 5'00110 $techmap\UI_inst.$procmux$2228_Y [2:0] 7'1010110 }, Y=$techmap\UI_inst.$procmux$2224_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2224_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2263:
      Old ports: A=$techmap\UI_inst.$procmux$2261_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2263_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2261_Y [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2263_Y [4] $techmap\UI_inst.$procmux$2263_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2263_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2265:
      Old ports: A=$techmap\UI_inst.$procmux$2263_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$2265_Y
      New ports: A=$techmap\UI_inst.$procmux$2263_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2265_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2265_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2272:
      Old ports: A=$techmap\UI_inst.$procmux$2270_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2272_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2270_Y [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2272_Y [4] $techmap\UI_inst.$procmux$2272_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2272_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2274:
      Old ports: A=$techmap\UI_inst.$procmux$2272_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$2274_Y
      New ports: A=$techmap\UI_inst.$procmux$2272_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2274_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2274_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2328:
      Old ports: A=$auto$wreduce.cc:455:run$2683 [4:0], B=5'10100, Y=$techmap\UI_inst.$procmux$2328_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2683 [1] $auto$wreduce.cc:455:run$2683 [1] }, B=2'10, Y=$techmap\UI_inst.$procmux$2328_Y [2:1]
      New connections: { $techmap\UI_inst.$procmux$2328_Y [4:3] $techmap\UI_inst.$procmux$2328_Y [0] } = { $techmap\UI_inst.$procmux$2328_Y [2] 2'00 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2330:
      Old ports: A=$techmap\UI_inst.$procmux$2328_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$2330_Y
      New ports: A=$techmap\UI_inst.$procmux$2328_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2330_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2330_Y [7:5] = 3'001
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2342:
      Old ports: A=8'00100000, B={ 75'010101000110100101100101010000110110111101100001011011100111010000111010001 $auto$wreduce.cc:455:run$2686 [4:0] $techmap\UI_inst.$procmux$2352_Y $techmap\UI_inst.$procmux$2347_Y 16'0110110101110011 }, Y=$techmap\UI_inst.$procmux$2342_Y
      New ports: A=7'0100000, B={ 65'10101001101001110010110000111101111110000111011101110100011101001 $auto$wreduce.cc:455:run$2686 [0] 3'000 $auto$wreduce.cc:455:run$2686 [0] 2'01 $techmap\UI_inst.$procmux$2352_Y [4:0] 2'01 $techmap\UI_inst.$procmux$2347_Y [4:0] 14'11011011110011 }, Y=$techmap\UI_inst.$procmux$2342_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2342_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2347:
      Old ports: A=$auto$wreduce.cc:455:run$2684 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2347_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2684 [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2347_Y [4] $techmap\UI_inst.$procmux$2347_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2347_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2352:
      Old ports: A=$auto$wreduce.cc:455:run$2685 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2352_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2685 [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2352_Y [4] $techmap\UI_inst.$procmux$2352_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2352_Y [3:1] = 3'000
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.LCD.$procmux$628:
      Old ports: A=19'0000000000000000000, B={ 20'11101110001101100000 $auto$wreduce.cc:455:run$2691 [17:0] 6'000000 $auto$wreduce.cc:455:run$2690 [12:0] 15'000000000000000 $auto$wreduce.cc:455:run$2689 [3:0] 8'00000000 $auto$wreduce.cc:455:run$2688 [10:0] 2'00 $auto$wreduce.cc:455:run$2687 [16:0] }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17:0] }
      New ports: A=13'0000000000000, B={ 13'1111001101100 $auto$wreduce.cc:455:run$2691 [3] 1'0 $auto$wreduce.cc:455:run$2691 [3] 4'0000 $auto$wreduce.cc:455:run$2691 [3] $auto$wreduce.cc:455:run$2691 [3] 2'00 $auto$wreduce.cc:455:run$2691 [3] 4'0000 $auto$wreduce.cc:455:run$2690 [3] 1'0 $auto$wreduce.cc:455:run$2690 [3] $auto$wreduce.cc:455:run$2690 [3] $auto$wreduce.cc:455:run$2690 [3] 3'000 $auto$wreduce.cc:455:run$2690 [3] 12'000000000000 $auto$wreduce.cc:455:run$2689 [0] $auto$wreduce.cc:455:run$2689 [0] 4'0000 $auto$wreduce.cc:455:run$2688 [4] $auto$wreduce.cc:455:run$2688 [4] $auto$wreduce.cc:455:run$2688 [4] $auto$wreduce.cc:455:run$2688 [4] $auto$wreduce.cc:455:run$2688 [4] 1'0 $auto$wreduce.cc:455:run$2688 [4] 2'00 $auto$wreduce.cc:455:run$2687 [4] $auto$wreduce.cc:455:run$2687 [4] 6'000000 $auto$wreduce.cc:455:run$2687 [4] 1'0 $auto$wreduce.cc:455:run$2687 [4] 2'00 }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [16] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [14:12] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [10:3] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [0] }
      New connections: { $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [15] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [11] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [2:1] } = { $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [5] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [13] 3'000 $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2265:
      Old ports: A=$techmap\UI_inst.$procmux$2263_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2265_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2263_Y [4] 1'0 $techmap\UI_inst.$procmux$2263_Y [0] }, B=3'110, Y={ $techmap\UI_inst.$procmux$2265_Y [4] $techmap\UI_inst.$procmux$2265_Y [1:0] }
      New connections: $techmap\UI_inst.$procmux$2265_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2267:
      Old ports: A=$techmap\UI_inst.$procmux$2265_Y, B=8'00110101, Y=$techmap\UI_inst.$procmux$2267_Y
      New ports: A=$techmap\UI_inst.$procmux$2265_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$2267_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2267_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2274:
      Old ports: A=$techmap\UI_inst.$procmux$2272_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2274_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2272_Y [4] 1'0 $techmap\UI_inst.$procmux$2272_Y [0] }, B=3'110, Y={ $techmap\UI_inst.$procmux$2274_Y [4] $techmap\UI_inst.$procmux$2274_Y [1:0] }
      New connections: $techmap\UI_inst.$procmux$2274_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2276:
      Old ports: A=$techmap\UI_inst.$procmux$2274_Y, B=8'00110101, Y=$techmap\UI_inst.$procmux$2276_Y
      New ports: A=$techmap\UI_inst.$procmux$2274_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$2276_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2276_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2330:
      Old ports: A=$techmap\UI_inst.$procmux$2328_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2330_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2328_Y [2] $techmap\UI_inst.$procmux$2328_Y [2:1] }, B=3'101, Y={ $techmap\UI_inst.$procmux$2330_Y [4] $techmap\UI_inst.$procmux$2330_Y [2:1] }
      New connections: { $techmap\UI_inst.$procmux$2330_Y [3] $techmap\UI_inst.$procmux$2330_Y [0] } = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2332:
      Old ports: A=$techmap\UI_inst.$procmux$2330_Y, B=8'00100000, Y=$techmap\UI_inst.$procmux$2332_Y
      New ports: A=$techmap\UI_inst.$procmux$2330_Y [4:0], B=5'00000, Y=$techmap\UI_inst.$procmux$2332_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2332_Y [7:5] = 3'001
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2253:
      Old ports: A=8'00100000, B={ 91'0110100101101110011101000101001001100110001011100100011001110010011001010111000100111010001 $techmap\UI_inst.$procmux$2279_Y [0] 3'000 $techmap\UI_inst.$procmux$2279_Y [0] $techmap\UI_inst.$procmux$2276_Y $techmap\UI_inst.$procmux$2267_Y 5'00110 $techmap\UI_inst.$procmux$2258_Y [0] 1'0 $techmap\UI_inst.$procmux$2258_Y [0] 24'001100000100100001111010 }, Y=$techmap\UI_inst.$procmux$2253_Y
      New ports: A=7'0100000, B={ 79'1101001110111011101001010010110011001011101000110111001011001011110001011101001 $techmap\UI_inst.$procmux$2279_Y [0] 3'000 $techmap\UI_inst.$procmux$2279_Y [0] 2'01 $techmap\UI_inst.$procmux$2276_Y [4:0] 2'01 $techmap\UI_inst.$procmux$2267_Y [4:0] 4'0110 $techmap\UI_inst.$procmux$2258_Y [0] 1'0 $techmap\UI_inst.$procmux$2258_Y [0] 21'011000010010001111010 }, Y=$techmap\UI_inst.$procmux$2253_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2253_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2267:
      Old ports: A=$techmap\UI_inst.$procmux$2265_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$2267_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2265_Y [4] 1'0 $techmap\UI_inst.$procmux$2265_Y [1:0] }, B=4'1101, Y={ $techmap\UI_inst.$procmux$2267_Y [4] $techmap\UI_inst.$procmux$2267_Y [2:0] }
      New connections: $techmap\UI_inst.$procmux$2267_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2276:
      Old ports: A=$techmap\UI_inst.$procmux$2274_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$2276_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2274_Y [4] 1'0 $techmap\UI_inst.$procmux$2274_Y [1:0] }, B=4'1101, Y={ $techmap\UI_inst.$procmux$2276_Y [4] $techmap\UI_inst.$procmux$2276_Y [2:0] }
      New connections: $techmap\UI_inst.$procmux$2276_Y [3] = 1'0
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2322:
      Old ports: A=8'00100000, B={ 40'0100011101100001011010010110111000111010 $techmap\UI_inst.$procmux$2332_Y 24'001100000110010001000010 }, Y=$techmap\UI_inst.$procmux$2322_Y
      New ports: A=7'0100000, B={ 37'1000111110000111010011101110011101001 $techmap\UI_inst.$procmux$2332_Y [4:0] 21'011000011001001000010 }, Y=$techmap\UI_inst.$procmux$2322_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2322_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2332:
      Old ports: A=$techmap\UI_inst.$procmux$2330_Y [4:0], B=5'00000, Y=$techmap\UI_inst.$procmux$2332_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2330_Y [4] $techmap\UI_inst.$procmux$2330_Y [2:1] }, B=3'000, Y={ $techmap\UI_inst.$procmux$2332_Y [4] $techmap\UI_inst.$procmux$2332_Y [2:1] }
      New connections: { $techmap\UI_inst.$procmux$2332_Y [3] $techmap\UI_inst.$procmux$2332_Y [0] } = 2'00
  Optimizing cells in module \top.
Performed a total of 52 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

17.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.29.16. Finished OPT passes. (There is nothing left to do.)

17.30. Executing TECHMAP pass (map to technology primitives).

17.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.30.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
Using template $paramod$constmap:d0521459f0fb86cc32cc9b1590b67862dc67dbbd$paramod$93c08705e9f7437b3330e07efac558fa4bdbfcf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$a68bb28b088c405e0a0932831a6b331eb440b1a1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=9 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=18 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=16 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=11\Y_WIDTH=11 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=49\Y_WIDTH=49 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=49\B_WIDTH=49\Y_WIDTH=49 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=24\Y_WIDTH=24 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=21 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=20\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=11\Y_WIDTH=11 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=33\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=32 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~3149 debug messages>

17.31. Executing ICE40_OPT pass (performing simple optimizations).

17.31.1. Running ICE40 specific optimizations.

17.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2804 debug messages>

17.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~4362 debug messages>
Removed a total of 1454 cells.

17.31.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:496:simplemap_adff$6645 ($_DFF_PP0_) from module top.
Replaced 1 DFF cells.

17.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 624 unused cells and 2178 unused wires.
<suppressed ~625 debug messages>

17.31.6. Rerunning OPT passes. (Removed registers in this run.)

17.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2766.slice[0].carry: CO=\cnt [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2769.slice[0].carry: CO=\Filter.tickcount [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2772.slice[0].carry: CO=\Filter.inaddr [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2775.slice[0].carry: CO=\UI_inst.TC [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2787.slice[0].carry: CO=\UI_inst.cnt3 [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2790.slice[0].carry: CO=\UI_inst.count [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2793.slice[0].carry: CO=\UI_inst.disppos [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2796.slice[0].carry: CO=\UI_inst.TC [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2802.slice[0].carry: CO=\UI_inst.reffreq [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2808.slice[0].carry: CO=\UI_inst.cnt0 [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2811.slice[0].carry: CO=\UI_inst.cnt1 [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2814.slice[0].carry: CO=\UI_inst.cnt2 [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2817.slice[0].carry: CO=\UI_inst.disppos [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2820.slice[0].carry: CO=\UI_inst.TC [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2826.slice[0].carry: CO=\UI_inst.reffreq [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2832.slice[0].carry: CO=\UI_inst.LCD.pos [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2835.slice[0].carry: CO=\UI_inst.LCD.delay_counter.counter [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2838.slice[0].carry: CO=\UI_inst.diplay_number.dec [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2844.slice[0].carry: CO=\UI_inst.diplay_number.dec [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2850.slice[0].carry: CO=\UI_inst.diplay_number.pos [0]
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2766.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2769.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2772.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2775.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2787.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2790.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2793.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2796.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2802.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2808.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2811.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2814.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2817.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2820.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2826.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2832.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2835.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2838.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2844.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2850.slice[1].adder back to logic.

17.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~286 debug messages>

17.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

17.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 50 unused wires.
<suppressed ~1 debug messages>

17.31.12. Rerunning OPT passes. (Removed registers in this run.)

17.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[1].carry: CO=1'1

17.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.31.18. Rerunning OPT passes. (Removed registers in this run.)

17.31.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[2].carry: CO=1'1

17.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.31.24. Rerunning OPT passes. (Removed registers in this run.)

17.31.25. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[3].carry: CO=1'1

17.31.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.28. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.31.30. Rerunning OPT passes. (Removed registers in this run.)

17.31.31. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[4].carry: CO=1'1

17.31.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.34. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.31.36. Rerunning OPT passes. (Removed registers in this run.)

17.31.37. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[5].carry: CO=1'1

17.31.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.40. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.31.42. Rerunning OPT passes. (Removed registers in this run.)

17.31.43. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[6].carry: CO=1'1

17.31.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.46. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.31.48. Rerunning OPT passes. (Removed registers in this run.)

17.31.49. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[7].carry: CO=1'1

17.31.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.52. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.31.54. Rerunning OPT passes. (Removed registers in this run.)

17.31.55. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[8].carry: CO=1'1

17.31.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.58. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.31.60. Rerunning OPT passes. (Removed registers in this run.)

17.31.61. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2757.slice[9].carry: CO=$auto$alumacc.cc:474:replace_alu$2757.BB [9]

17.31.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.64. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

17.31.66. Rerunning OPT passes. (Removed registers in this run.)

17.31.67. Running ICE40 specific optimizations.

17.31.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.31.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.31.70. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.31.72. Finished OPT passes. (There is nothing left to do.)

17.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

17.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10014 to $_DFFE_PP_ for $techmap\UI_inst.LCD.delay_counter.$0\counter[19:0] [1] -> \UI_inst.LCD.delay_counter.counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3015 to $_DFFE_PP_ for $techmap\Filter.$0\inaddr[7:0] [0] -> \Filter.inaddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3016 to $_DFFE_PP_ for $techmap\Filter.$0\inaddr[7:0] [1] -> \Filter.inaddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3017 to $_DFFE_PP_ for $techmap\Filter.$0\inaddr[7:0] [2] -> \Filter.inaddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3018 to $_DFFE_PP_ for $techmap\Filter.$0\inaddr[7:0] [3] -> \Filter.inaddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3019 to $_DFFE_PP_ for $techmap\Filter.$0\inaddr[7:0] [4] -> \Filter.inaddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3020 to $_DFFE_PP_ for $techmap\Filter.$0\inaddr[7:0] [5] -> \Filter.inaddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3021 to $_DFFE_PP_ for $techmap\Filter.$0\inaddr[7:0] [6] -> \Filter.inaddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3022 to $_DFFE_PP_ for $techmap\Filter.$0\inaddr[7:0] [7] -> \Filter.inaddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3023 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [0] -> \UI_inst.cnt3 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3024 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [1] -> \UI_inst.cnt3 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3025 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [2] -> \UI_inst.cnt3 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3026 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [3] -> \UI_inst.cnt3 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3027 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [4] -> \UI_inst.cnt3 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3028 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [5] -> \UI_inst.cnt3 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3029 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [6] -> \UI_inst.cnt3 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3030 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [7] -> \UI_inst.cnt3 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3031 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [8] -> \UI_inst.cnt3 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3032 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [9] -> \UI_inst.cnt3 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3033 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [10] -> \UI_inst.cnt3 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3034 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [11] -> \UI_inst.cnt3 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3035 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [12] -> \UI_inst.cnt3 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3036 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [13] -> \UI_inst.cnt3 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3037 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [14] -> \UI_inst.cnt3 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3038 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [15] -> \UI_inst.cnt3 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3039 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [16] -> \UI_inst.cnt3 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3040 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [17] -> \UI_inst.cnt3 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3041 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [18] -> \UI_inst.cnt3 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3042 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [19] -> \UI_inst.cnt3 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3043 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [20] -> \UI_inst.cnt3 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3044 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [21] -> \UI_inst.cnt3 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3045 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [22] -> \UI_inst.cnt3 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3046 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [23] -> \UI_inst.cnt3 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3048 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3050 to $_DFFE_PP_ for $0\cnt[31:0] [1] -> \cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3139 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [0] -> \Filter.I0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3140 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [1] -> \Filter.I0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3141 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [2] -> \Filter.I0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3142 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [3] -> \Filter.I0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3143 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [4] -> \Filter.I0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3144 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [5] -> \Filter.I0 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3145 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [6] -> \Filter.I0 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3146 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [7] -> \Filter.I0 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3147 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [8] -> \Filter.I0 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3148 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [9] -> \Filter.I0 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3149 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [10] -> \Filter.I0 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3150 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [11] -> \Filter.I0 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3151 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [12] -> \Filter.I0 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3152 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [13] -> \Filter.I0 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3153 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [14] -> \Filter.I0 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3154 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [15] -> \Filter.I0 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3155 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [16] -> \Filter.I0 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3156 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [17] -> \Filter.I0 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3157 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [18] -> \Filter.I0 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3158 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [19] -> \Filter.I0 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3159 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [20] -> \Filter.I0 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3160 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [21] -> \Filter.I0 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3161 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [22] -> \Filter.I0 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3162 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [23] -> \Filter.I0 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3163 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [24] -> \Filter.I0 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3164 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [25] -> \Filter.I0 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3165 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [26] -> \Filter.I0 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3166 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [27] -> \Filter.I0 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3167 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [28] -> \Filter.I0 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3168 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [29] -> \Filter.I0 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3169 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [30] -> \Filter.I0 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3170 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [31] -> \Filter.I0 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3171 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [32] -> \Filter.I0 [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3172 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [33] -> \Filter.I0 [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3173 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [34] -> \Filter.I0 [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3174 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [35] -> \Filter.I0 [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3175 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [36] -> \Filter.I0 [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3176 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [37] -> \Filter.I0 [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3177 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [38] -> \Filter.I0 [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3178 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [39] -> \Filter.I0 [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3179 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [40] -> \Filter.I0 [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3180 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [41] -> \Filter.I0 [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3181 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [42] -> \Filter.I0 [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3182 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [43] -> \Filter.I0 [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3183 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [44] -> \Filter.I0 [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3184 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [45] -> \Filter.I0 [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3185 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [46] -> \Filter.I0 [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3186 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [47] -> \Filter.I0 [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3187 to $_DFFE_PP_ for $techmap\Filter.$0\I0[48:0] [48] -> \Filter.I0 [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3188 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [0] -> \Filter.tickcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3189 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [1] -> \Filter.tickcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3190 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [2] -> \Filter.tickcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3191 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [3] -> \Filter.tickcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3192 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [4] -> \Filter.tickcount [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3193 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [5] -> \Filter.tickcount [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3194 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [6] -> \Filter.tickcount [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3195 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [7] -> \Filter.tickcount [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3196 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [8] -> \Filter.tickcount [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3197 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [9] -> \Filter.tickcount [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3198 to $_DFFE_PP_ for $techmap\Filter.$0\tickcount[10:0] [10] -> \Filter.tickcount [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3200 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [0] -> \Filter.OUT [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3201 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [1] -> \Filter.OUT [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3202 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [2] -> \Filter.OUT [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3203 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [3] -> \Filter.OUT [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3204 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [4] -> \Filter.OUT [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3205 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [5] -> \Filter.OUT [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3206 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [6] -> \Filter.OUT [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3207 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [7] -> \Filter.OUT [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3208 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [8] -> \Filter.OUT [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3209 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [9] -> \Filter.OUT [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3210 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [10] -> \Filter.OUT [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3211 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [11] -> \Filter.OUT [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3212 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [12] -> \Filter.OUT [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3213 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [13] -> \Filter.OUT [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3214 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [14] -> \Filter.OUT [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3215 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [15] -> \Filter.OUT [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3216 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [16] -> \Filter.OUT [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3217 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [17] -> \Filter.OUT [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3218 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [18] -> \Filter.OUT [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3219 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [19] -> \Filter.OUT [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3220 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [20] -> \Filter.OUT [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3221 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [21] -> \Filter.OUT [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3222 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [22] -> \Filter.OUT [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3223 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [23] -> \Filter.OUT [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3224 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [24] -> \Filter.OUT [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3225 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [25] -> \Filter.OUT [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3226 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [26] -> \Filter.OUT [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3227 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [27] -> \Filter.OUT [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3228 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [28] -> \Filter.OUT [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3229 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [29] -> \Filter.OUT [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3230 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [30] -> \Filter.OUT [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3231 to $_DFFE_PP_ for $techmap\Filter.$0\OUT[31:0] [31] -> \Filter.OUT [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5016 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [0] -> \UI_inst.cnt2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5017 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [1] -> \UI_inst.cnt2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5018 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [2] -> \UI_inst.cnt2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5019 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [3] -> \UI_inst.cnt2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5020 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [4] -> \UI_inst.cnt2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5021 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [5] -> \UI_inst.cnt2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5022 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [6] -> \UI_inst.cnt2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5023 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [7] -> \UI_inst.cnt2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5024 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [8] -> \UI_inst.cnt2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5025 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [9] -> \UI_inst.cnt2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5026 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [10] -> \UI_inst.cnt2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5027 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [11] -> \UI_inst.cnt2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5028 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [12] -> \UI_inst.cnt2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5029 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [13] -> \UI_inst.cnt2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5030 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [14] -> \UI_inst.cnt2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5031 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [15] -> \UI_inst.cnt2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5032 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [16] -> \UI_inst.cnt2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5033 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [17] -> \UI_inst.cnt2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5034 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [18] -> \UI_inst.cnt2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5035 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [19] -> \UI_inst.cnt2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5036 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [20] -> \UI_inst.cnt2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5037 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [21] -> \UI_inst.cnt2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5038 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [22] -> \UI_inst.cnt2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5039 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [23] -> \UI_inst.cnt2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5040 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [0] -> \UI_inst.cnt1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5041 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [1] -> \UI_inst.cnt1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5042 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [2] -> \UI_inst.cnt1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5043 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [3] -> \UI_inst.cnt1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5044 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [4] -> \UI_inst.cnt1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5045 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [5] -> \UI_inst.cnt1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5046 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [6] -> \UI_inst.cnt1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5047 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [7] -> \UI_inst.cnt1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5048 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [8] -> \UI_inst.cnt1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5049 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [9] -> \UI_inst.cnt1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5050 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [10] -> \UI_inst.cnt1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5051 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [11] -> \UI_inst.cnt1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5052 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [12] -> \UI_inst.cnt1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5053 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [13] -> \UI_inst.cnt1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5054 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [14] -> \UI_inst.cnt1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5055 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [15] -> \UI_inst.cnt1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5056 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [16] -> \UI_inst.cnt1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5057 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [17] -> \UI_inst.cnt1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5058 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [18] -> \UI_inst.cnt1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5059 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [19] -> \UI_inst.cnt1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5060 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [20] -> \UI_inst.cnt1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5061 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [21] -> \UI_inst.cnt1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5062 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [22] -> \UI_inst.cnt1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5063 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [23] -> \UI_inst.cnt1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5064 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [0] -> \UI_inst.cnt0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5065 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [1] -> \UI_inst.cnt0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5066 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [2] -> \UI_inst.cnt0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5067 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [3] -> \UI_inst.cnt0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5068 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [4] -> \UI_inst.cnt0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5069 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [5] -> \UI_inst.cnt0 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5070 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [6] -> \UI_inst.cnt0 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5071 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [7] -> \UI_inst.cnt0 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5072 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [8] -> \UI_inst.cnt0 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5073 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [9] -> \UI_inst.cnt0 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5074 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [10] -> \UI_inst.cnt0 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5075 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [11] -> \UI_inst.cnt0 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5076 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [12] -> \UI_inst.cnt0 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5077 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [13] -> \UI_inst.cnt0 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5078 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [14] -> \UI_inst.cnt0 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5079 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [15] -> \UI_inst.cnt0 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5080 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [16] -> \UI_inst.cnt0 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5081 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [17] -> \UI_inst.cnt0 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5082 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [18] -> \UI_inst.cnt0 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5083 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [19] -> \UI_inst.cnt0 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5084 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [20] -> \UI_inst.cnt0 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5085 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [21] -> \UI_inst.cnt0 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5086 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [22] -> \UI_inst.cnt0 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5087 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [23] -> \UI_inst.cnt0 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5100 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2250.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5755_Y [0] -> \UI_inst.datS [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5101 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2250.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5755_Y [1] -> \UI_inst.datS [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5102 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2250.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5755_Y [2] -> \UI_inst.datS [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5103 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2250.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5755_Y [3] -> \UI_inst.datS [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5104 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2250.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5755_Y [4] -> \UI_inst.datS [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5105 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2250.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5755_Y [5] -> \UI_inst.datS [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5106 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2250.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5755_Y [6] -> \UI_inst.datS [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5107 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2250.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5755_Y [7] -> \UI_inst.datS [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5108 to $_DFFE_PP_ for $techmap\UI_inst.$0\ismagphase[0:0] -> \UI_inst.ismagphase.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5109 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2122.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6110_Y [0] -> \UI_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5110 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2122.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6110_Y [1] -> \UI_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5111 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2122.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6110_Y [2] -> \UI_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5112 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2122.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6110_Y [3] -> \UI_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5115 to $_DFFE_PP_ for $auto$simplemap.cc:309:simplemap_lut$17007 -> \UI_inst.count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5138 to $_DFFE_PP_ for $techmap\UI_inst.$0\refIO[0:0] -> \UI_inst.refIO.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5139 to $_DFFE_PP_ for $techmap\UI_inst.$0\refampl[1:0] [0] -> \UI_inst.refampl [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5140 to $_DFFE_PP_ for $techmap\UI_inst.$0\refampl[1:0] [1] -> \UI_inst.refampl [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5141 to $_DFFE_PP_ for $techmap\UI_inst.$0\reffreq[2:0] [0] -> \UI_inst.reffreq [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5142 to $_DFFE_PP_ for $techmap\UI_inst.$0\reffreq[2:0] [1] -> \UI_inst.reffreq [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5143 to $_DFFE_PP_ for $techmap\UI_inst.$0\reffreq[2:0] [2] -> \UI_inst.reffreq [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5144 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [0] -> \UI_inst.TC [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5145 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [1] -> \UI_inst.TC [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5146 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [2] -> \UI_inst.TC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5147 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [3] -> \UI_inst.TC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5148 to $_DFFE_PP_ for $techmap\UI_inst.$0\gain[1:0] [0] -> \UI_inst.gain [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5149 to $_DFFE_PP_ for $techmap\UI_inst.$0\gain[1:0] [1] -> \UI_inst.gain [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6594 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [0] -> \UI_inst.LCD.pos [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6595 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [1] -> \UI_inst.LCD.pos [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6596 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [2] -> \UI_inst.LCD.pos [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6597 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [3] -> \UI_inst.LCD.pos [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6598 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [4] -> \UI_inst.LCD.pos [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6599 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [5] -> \UI_inst.LCD.pos [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6600 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [6] -> \UI_inst.LCD.pos [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6601 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [7] -> \UI_inst.LCD.pos [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6602 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [8] -> \UI_inst.LCD.pos [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6603 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [9] -> \UI_inst.LCD.pos [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6604 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [10] -> \UI_inst.LCD.pos [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6605 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [11] -> \UI_inst.LCD.pos [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6606 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [12] -> \UI_inst.LCD.pos [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6607 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [13] -> \UI_inst.LCD.pos [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6608 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [14] -> \UI_inst.LCD.pos [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6609 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [15] -> \UI_inst.LCD.pos [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6610 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [16] -> \UI_inst.LCD.pos [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6611 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [17] -> \UI_inst.LCD.pos [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6612 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [18] -> \UI_inst.LCD.pos [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6613 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [19] -> \UI_inst.LCD.pos [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6614 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [20] -> \UI_inst.LCD.pos [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6615 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [21] -> \UI_inst.LCD.pos [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6616 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [22] -> \UI_inst.LCD.pos [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6617 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [23] -> \UI_inst.LCD.pos [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6618 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [24] -> \UI_inst.LCD.pos [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6619 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [25] -> \UI_inst.LCD.pos [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6620 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [26] -> \UI_inst.LCD.pos [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6621 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [27] -> \UI_inst.LCD.pos [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6622 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [28] -> \UI_inst.LCD.pos [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6623 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [29] -> \UI_inst.LCD.pos [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6624 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [30] -> \UI_inst.LCD.pos [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6625 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$777.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6824_Y [31] -> \UI_inst.LCD.pos [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6647 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$666.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6097_Y -> \UI_inst.LCD.LCD_E1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6648 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$687.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5375_Y [0] -> \UI_inst.LCD.SF_D1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6649 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$687.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5375_Y [1] -> \UI_inst.LCD.SF_D1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6650 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$687.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5375_Y [2] -> \UI_inst.LCD.SF_D1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6651 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$687.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5375_Y [3] -> \UI_inst.LCD.SF_D1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6657 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6926_Y [0] -> \UI_inst.LCD.tx_byte [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6658 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6926_Y [1] -> \UI_inst.LCD.tx_byte [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6659 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6926_Y [2] -> \UI_inst.LCD.tx_byte [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6660 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6926_Y [3] -> \UI_inst.LCD.tx_byte [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6661 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6926_Y [4] -> \UI_inst.LCD.tx_byte [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6662 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6926_Y [5] -> \UI_inst.LCD.tx_byte [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6663 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6926_Y [6] -> \UI_inst.LCD.tx_byte [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6664 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6926_Y [7] -> \UI_inst.LCD.tx_byte [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6665 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$504.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7357_Y -> \UI_inst.LCD.tx_delay_load.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6666 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [0] -> \UI_inst.LCD.tx_delay_value [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6667 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [1] -> \UI_inst.LCD.tx_delay_value [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6668 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [2] -> \UI_inst.LCD.tx_delay_value [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6669 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [3] -> \UI_inst.LCD.tx_delay_value [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6670 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [4] -> \UI_inst.LCD.tx_delay_value [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6671 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [5] -> \UI_inst.LCD.tx_delay_value [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6672 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [6] -> \UI_inst.LCD.tx_delay_value [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6673 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [7] -> \UI_inst.LCD.tx_delay_value [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6674 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [8] -> \UI_inst.LCD.tx_delay_value [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6675 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [9] -> \UI_inst.LCD.tx_delay_value [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6676 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [10] -> \UI_inst.LCD.tx_delay_value [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6677 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [11] -> \UI_inst.LCD.tx_delay_value [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6678 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [12] -> \UI_inst.LCD.tx_delay_value [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6679 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [13] -> \UI_inst.LCD.tx_delay_value [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6680 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [14] -> \UI_inst.LCD.tx_delay_value [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6681 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [15] -> \UI_inst.LCD.tx_delay_value [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6682 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [16] -> \UI_inst.LCD.tx_delay_value [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6683 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [17] -> \UI_inst.LCD.tx_delay_value [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6684 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [18] -> \UI_inst.LCD.tx_delay_value [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6685 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$524.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7477_Y [19] -> \UI_inst.LCD.tx_delay_value [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6686 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$541.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6097_Y -> \UI_inst.LCD.LCD_E0.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6687 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$551.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5375_Y [0] -> \UI_inst.LCD.SF_D0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6688 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$551.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5375_Y [1] -> \UI_inst.LCD.SF_D0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6689 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$551.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5375_Y [2] -> \UI_inst.LCD.SF_D0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6690 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$551.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5375_Y [3] -> \UI_inst.LCD.SF_D0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6691 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6097_Y -> \UI_inst.LCD.tx_done.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7861 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\leadz[0:0] -> \UI_inst.diplay_number.leadz.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7862 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\holdoff[0:0] -> \UI_inst.diplay_number.holdoff.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7895 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\difference[32:0] [32] -> \UI_inst.diplay_number.difference [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7896 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [0] -> \UI_inst.diplay_number.dec [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7897 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [1] -> \UI_inst.diplay_number.dec [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7898 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [2] -> \UI_inst.diplay_number.dec [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7899 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [3] -> \UI_inst.diplay_number.dec [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7900 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [0] -> \UI_inst.diplay_number.pos [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7901 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [1] -> \UI_inst.diplay_number.pos [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7902 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [2] -> \UI_inst.diplay_number.pos [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7903 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [3] -> \UI_inst.diplay_number.pos [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7904 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [4] -> \UI_inst.diplay_number.pos [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7907 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [0] -> \UI_inst.diplay_number.summand [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7908 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [1] -> \UI_inst.diplay_number.summand [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7909 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [2] -> \UI_inst.diplay_number.summand [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7910 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [3] -> \UI_inst.diplay_number.summand [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7911 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [4] -> \UI_inst.diplay_number.summand [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7912 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [5] -> \UI_inst.diplay_number.summand [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7913 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [6] -> \UI_inst.diplay_number.summand [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7914 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [7] -> \UI_inst.diplay_number.summand [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7915 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [8] -> \UI_inst.diplay_number.summand [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7916 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [9] -> \UI_inst.diplay_number.summand [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7917 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [10] -> \UI_inst.diplay_number.summand [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7918 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [11] -> \UI_inst.diplay_number.summand [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7919 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [12] -> \UI_inst.diplay_number.summand [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7920 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [13] -> \UI_inst.diplay_number.summand [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7921 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [14] -> \UI_inst.diplay_number.summand [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7922 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [15] -> \UI_inst.diplay_number.summand [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7923 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [16] -> \UI_inst.diplay_number.summand [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7924 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [17] -> \UI_inst.diplay_number.summand [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7925 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [18] -> \UI_inst.diplay_number.summand [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7926 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [19] -> \UI_inst.diplay_number.summand [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7927 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [20] -> \UI_inst.diplay_number.summand [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7928 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [21] -> \UI_inst.diplay_number.summand [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7929 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [22] -> \UI_inst.diplay_number.summand [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7930 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [23] -> \UI_inst.diplay_number.summand [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7931 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [24] -> \UI_inst.diplay_number.summand [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7932 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [25] -> \UI_inst.diplay_number.summand [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7933 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [26] -> \UI_inst.diplay_number.summand [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7934 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [27] -> \UI_inst.diplay_number.summand [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7935 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [28] -> \UI_inst.diplay_number.summand [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7936 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [29] -> \UI_inst.diplay_number.summand [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7937 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [30] -> \UI_inst.diplay_number.summand [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7938 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [31] -> \UI_inst.diplay_number.summand [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7939 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [0] -> \UI_inst.diplay_number.secondlastacc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7940 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [1] -> \UI_inst.diplay_number.secondlastacc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7941 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [2] -> \UI_inst.diplay_number.secondlastacc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7942 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [3] -> \UI_inst.diplay_number.secondlastacc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7943 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [4] -> \UI_inst.diplay_number.secondlastacc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7944 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [5] -> \UI_inst.diplay_number.secondlastacc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7945 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [6] -> \UI_inst.diplay_number.secondlastacc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7946 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [7] -> \UI_inst.diplay_number.secondlastacc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7947 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [8] -> \UI_inst.diplay_number.secondlastacc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7948 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [9] -> \UI_inst.diplay_number.secondlastacc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7949 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [10] -> \UI_inst.diplay_number.secondlastacc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7950 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [11] -> \UI_inst.diplay_number.secondlastacc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7951 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [12] -> \UI_inst.diplay_number.secondlastacc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7952 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [13] -> \UI_inst.diplay_number.secondlastacc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7953 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [14] -> \UI_inst.diplay_number.secondlastacc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7954 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [15] -> \UI_inst.diplay_number.secondlastacc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7955 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [16] -> \UI_inst.diplay_number.secondlastacc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7956 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [17] -> \UI_inst.diplay_number.secondlastacc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7957 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [18] -> \UI_inst.diplay_number.secondlastacc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7958 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [19] -> \UI_inst.diplay_number.secondlastacc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7959 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [20] -> \UI_inst.diplay_number.secondlastacc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7960 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [21] -> \UI_inst.diplay_number.secondlastacc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7961 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [22] -> \UI_inst.diplay_number.secondlastacc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7962 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [23] -> \UI_inst.diplay_number.secondlastacc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7963 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [24] -> \UI_inst.diplay_number.secondlastacc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7964 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [25] -> \UI_inst.diplay_number.secondlastacc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7965 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [26] -> \UI_inst.diplay_number.secondlastacc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7966 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [27] -> \UI_inst.diplay_number.secondlastacc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7967 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [28] -> \UI_inst.diplay_number.secondlastacc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7968 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [29] -> \UI_inst.diplay_number.secondlastacc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7969 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [30] -> \UI_inst.diplay_number.secondlastacc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7970 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [31] -> \UI_inst.diplay_number.secondlastacc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7971 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [0] -> \UI_inst.diplay_number.lastacc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7972 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [1] -> \UI_inst.diplay_number.lastacc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7973 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [2] -> \UI_inst.diplay_number.lastacc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7974 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [3] -> \UI_inst.diplay_number.lastacc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7975 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [4] -> \UI_inst.diplay_number.lastacc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7976 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [5] -> \UI_inst.diplay_number.lastacc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7977 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [6] -> \UI_inst.diplay_number.lastacc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7978 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [7] -> \UI_inst.diplay_number.lastacc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7979 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [8] -> \UI_inst.diplay_number.lastacc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7980 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [9] -> \UI_inst.diplay_number.lastacc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7981 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [10] -> \UI_inst.diplay_number.lastacc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7982 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [11] -> \UI_inst.diplay_number.lastacc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7983 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [12] -> \UI_inst.diplay_number.lastacc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7984 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [13] -> \UI_inst.diplay_number.lastacc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7985 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [14] -> \UI_inst.diplay_number.lastacc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7986 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [15] -> \UI_inst.diplay_number.lastacc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7987 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [16] -> \UI_inst.diplay_number.lastacc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7988 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [17] -> \UI_inst.diplay_number.lastacc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7989 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [18] -> \UI_inst.diplay_number.lastacc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7990 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [19] -> \UI_inst.diplay_number.lastacc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7991 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [20] -> \UI_inst.diplay_number.lastacc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7992 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [21] -> \UI_inst.diplay_number.lastacc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7993 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [22] -> \UI_inst.diplay_number.lastacc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7994 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [23] -> \UI_inst.diplay_number.lastacc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7995 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [24] -> \UI_inst.diplay_number.lastacc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7996 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [25] -> \UI_inst.diplay_number.lastacc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7997 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [26] -> \UI_inst.diplay_number.lastacc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7998 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [27] -> \UI_inst.diplay_number.lastacc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7999 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [28] -> \UI_inst.diplay_number.lastacc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8000 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [29] -> \UI_inst.diplay_number.lastacc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8001 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [30] -> \UI_inst.diplay_number.lastacc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8002 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [31] -> \UI_inst.diplay_number.lastacc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8003 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [0] -> \UI_inst.diplay_number.acc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8004 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [1] -> \UI_inst.diplay_number.acc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8005 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [2] -> \UI_inst.diplay_number.acc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8006 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [3] -> \UI_inst.diplay_number.acc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8007 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [4] -> \UI_inst.diplay_number.acc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8008 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [5] -> \UI_inst.diplay_number.acc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8009 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [6] -> \UI_inst.diplay_number.acc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8010 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [7] -> \UI_inst.diplay_number.acc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8011 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [8] -> \UI_inst.diplay_number.acc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8012 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [9] -> \UI_inst.diplay_number.acc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8013 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [10] -> \UI_inst.diplay_number.acc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8014 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [11] -> \UI_inst.diplay_number.acc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8015 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [12] -> \UI_inst.diplay_number.acc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8016 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [13] -> \UI_inst.diplay_number.acc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8017 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [14] -> \UI_inst.diplay_number.acc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8018 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [15] -> \UI_inst.diplay_number.acc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8019 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [16] -> \UI_inst.diplay_number.acc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8020 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [17] -> \UI_inst.diplay_number.acc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8021 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [18] -> \UI_inst.diplay_number.acc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8022 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [19] -> \UI_inst.diplay_number.acc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8023 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [20] -> \UI_inst.diplay_number.acc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8024 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [21] -> \UI_inst.diplay_number.acc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8025 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [22] -> \UI_inst.diplay_number.acc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8026 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [23] -> \UI_inst.diplay_number.acc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8027 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [24] -> \UI_inst.diplay_number.acc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8028 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [25] -> \UI_inst.diplay_number.acc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8029 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [26] -> \UI_inst.diplay_number.acc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8030 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [27] -> \UI_inst.diplay_number.acc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8031 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [28] -> \UI_inst.diplay_number.acc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8032 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [29] -> \UI_inst.diplay_number.acc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8033 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [30] -> \UI_inst.diplay_number.acc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8034 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [31] -> \UI_inst.diplay_number.acc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8035 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [32] -> \UI_inst.diplay_number.acc [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8036 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [0] -> \UI_inst.diplay_number.rest [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8037 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [1] -> \UI_inst.diplay_number.rest [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8038 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [2] -> \UI_inst.diplay_number.rest [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8039 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [3] -> \UI_inst.diplay_number.rest [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8040 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [4] -> \UI_inst.diplay_number.rest [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8041 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [5] -> \UI_inst.diplay_number.rest [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8042 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [6] -> \UI_inst.diplay_number.rest [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8043 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [7] -> \UI_inst.diplay_number.rest [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8044 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [8] -> \UI_inst.diplay_number.rest [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8045 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [9] -> \UI_inst.diplay_number.rest [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8046 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [10] -> \UI_inst.diplay_number.rest [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8047 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [11] -> \UI_inst.diplay_number.rest [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8048 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [12] -> \UI_inst.diplay_number.rest [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8049 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [13] -> \UI_inst.diplay_number.rest [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8050 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [14] -> \UI_inst.diplay_number.rest [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8051 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [15] -> \UI_inst.diplay_number.rest [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8052 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [16] -> \UI_inst.diplay_number.rest [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8053 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [17] -> \UI_inst.diplay_number.rest [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8054 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [18] -> \UI_inst.diplay_number.rest [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8055 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [19] -> \UI_inst.diplay_number.rest [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8056 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [20] -> \UI_inst.diplay_number.rest [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8057 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [21] -> \UI_inst.diplay_number.rest [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8058 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [22] -> \UI_inst.diplay_number.rest [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8059 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [23] -> \UI_inst.diplay_number.rest [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8060 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [24] -> \UI_inst.diplay_number.rest [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8061 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [25] -> \UI_inst.diplay_number.rest [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8062 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [26] -> \UI_inst.diplay_number.rest [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8063 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [27] -> \UI_inst.diplay_number.rest [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8064 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [28] -> \UI_inst.diplay_number.rest [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8065 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [29] -> \UI_inst.diplay_number.rest [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8066 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [30] -> \UI_inst.diplay_number.rest [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8067 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [31] -> \UI_inst.diplay_number.rest [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8068 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [0] -> \UI_inst.diplay_number.dat [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8069 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [1] -> \UI_inst.diplay_number.dat [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8070 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [2] -> \UI_inst.diplay_number.dat [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8071 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [3] -> \UI_inst.diplay_number.dat [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8072 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [4] -> \UI_inst.diplay_number.dat [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8073 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [5] -> \UI_inst.diplay_number.dat [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8074 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [6] -> \UI_inst.diplay_number.dat [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8075 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [7] -> \UI_inst.diplay_number.dat [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8076 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\we[0:0] -> \UI_inst.diplay_number.we.
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$6652 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7116_Y [0] -> \UI_inst.LCD.display_state [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$6653 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7116_Y [1] -> \UI_inst.LCD.display_state [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$6654 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7116_Y [2] -> \UI_inst.LCD.display_state [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$6655 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7116_Y [3] -> \UI_inst.LCD.display_state [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$6656 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7116_Y [4] -> \UI_inst.LCD.display_state [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$6692 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$563.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7381_Y [0] -> \UI_inst.LCD.tx_state [0].
  converting $_DFF_PP1_ cell $auto$simplemap.cc:496:simplemap_adff$6693 to $__DFFE_PP1 for $techmap$techmap\UI_inst.LCD.$procmux$563.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7381_Y [1] -> \UI_inst.LCD.tx_state [1].
  converting $_DFF_PP1_ cell $auto$simplemap.cc:496:simplemap_adff$6694 to $__DFFE_PP1 for $techmap$techmap\UI_inst.LCD.$procmux$563.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7381_Y [2] -> \UI_inst.LCD.tx_state [2].

17.34. Executing TECHMAP pass (map to technology primitives).

17.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

17.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$__DFFE_PP0 for cells of type $__DFFE_PP0.
Using template \$__DFFE_PP1 for cells of type $__DFFE_PP1.
No more expansions possible.
<suppressed ~652 debug messages>

17.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1265 debug messages>

17.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8075 (SB_DFFE): \UI_inst.diplay_number.dat [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8076 (SB_DFFE): \UI_inst.diplay_number.we = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3063 (SB_DFF): \cnt [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3043 (SB_DFFE): \UI_inst.cnt3 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3064 (SB_DFF): \cnt [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3044 (SB_DFFE): \UI_inst.cnt3 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3065 (SB_DFF): \cnt [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3045 (SB_DFFE): \UI_inst.cnt3 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3066 (SB_DFF): \cnt [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3046 (SB_DFFE): \UI_inst.cnt3 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3069 (SB_DFF): \cnt [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3067 (SB_DFF): \cnt [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3050 (SB_DFFE): \cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3068 (SB_DFF): \cnt [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3029 (SB_DFFE): \UI_inst.cnt3 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3051 (SB_DFF): \cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3052 (SB_DFF): \cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3023 (SB_DFFE): \UI_inst.cnt3 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3053 (SB_DFF): \cnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3054 (SB_DFF): \cnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3056 (SB_DFF): \cnt [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3057 (SB_DFF): \cnt [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3037 (SB_DFFE): \UI_inst.cnt3 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3058 (SB_DFF): \cnt [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3059 (SB_DFF): \cnt [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3060 (SB_DFF): \cnt [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3061 (SB_DFF): \cnt [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3062 (SB_DFF): \cnt [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3015 (SB_DFFE): \Filter.inaddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3017 (SB_DFFE): \Filter.inaddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3019 (SB_DFFE): \Filter.inaddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3021 (SB_DFFE): \Filter.inaddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3024 (SB_DFFE): \UI_inst.cnt3 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5012 (SB_DFF): \UI_inst.btnt3 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3048 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3027 (SB_DFFE): \UI_inst.cnt3 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3030 (SB_DFFE): \UI_inst.cnt3 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3032 (SB_DFFE): \UI_inst.cnt3 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3033 (SB_DFFE): \UI_inst.cnt3 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3034 (SB_DFFE): \UI_inst.cnt3 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3031 (SB_DFFE): \UI_inst.cnt3 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3035 (SB_DFFE): \UI_inst.cnt3 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3036 (SB_DFFE): \UI_inst.cnt3 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3038 (SB_DFFE): \UI_inst.cnt3 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3039 (SB_DFFE): \UI_inst.cnt3 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3040 (SB_DFFE): \UI_inst.cnt3 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3041 (SB_DFFE): \UI_inst.cnt3 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3042 (SB_DFFE): \UI_inst.cnt3 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3016 (SB_DFFE): \Filter.inaddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3018 (SB_DFFE): \Filter.inaddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3020 (SB_DFFE): \Filter.inaddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3022 (SB_DFFE): \Filter.inaddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3026 (SB_DFFE): \UI_inst.cnt3 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3028 (SB_DFFE): \UI_inst.cnt3 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3070 (SB_DFF): \cnt [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3071 (SB_DFF): \cnt [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3072 (SB_DFF): \cnt [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3073 (SB_DFF): \cnt [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3074 (SB_DFF): \cnt [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3075 (SB_DFF): \cnt [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3076 (SB_DFF): \cnt [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3077 (SB_DFF): \cnt [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3078 (SB_DFF): \cnt [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3079 (SB_DFF): \cnt [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3080 (SB_DFF): \cnt [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3091 (SB_DFF): \Filter.OUTpipe [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3049 (SB_DFF): \cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3097 (SB_DFF): \Filter.OUTpipe [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3092 (SB_DFF): \Filter.OUTpipe [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3093 (SB_DFF): \Filter.OUTpipe [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3094 (SB_DFF): \Filter.OUTpipe [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3095 (SB_DFF): \Filter.OUTpipe [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3096 (SB_DFF): \Filter.OUTpipe [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3098 (SB_DFF): \Filter.OUTpipe [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3089 (SB_DFF): \Filter.we = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3099 (SB_DFF): \Filter.OUTpipe [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3100 (SB_DFF): \Filter.OUTpipe [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3101 (SB_DFF): \Filter.OUTpipe [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3102 (SB_DFF): \Filter.OUTpipe [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3103 (SB_DFF): \Filter.OUTpipe [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3104 (SB_DFF): \Filter.OUTpipe [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3105 (SB_DFF): \Filter.OUTpipe [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3106 (SB_DFF): \Filter.OUTpipe [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3107 (SB_DFF): \Filter.OUTpipe [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3108 (SB_DFF): \Filter.OUTpipe [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3109 (SB_DFF): \Filter.OUTpipe [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3110 (SB_DFF): \Filter.OUTpipe [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3111 (SB_DFF): \Filter.OUTpipe [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3112 (SB_DFF): \Filter.OUTpipe [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3113 (SB_DFF): \Filter.OUTpipe [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3114 (SB_DFF): \Filter.OUTpipe [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3115 (SB_DFF): \Filter.OUTpipe [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3116 (SB_DFF): \Filter.OUTpipe [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3117 (SB_DFF): \Filter.OUTpipe [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3118 (SB_DFF): \Filter.OUTpipe [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3119 (SB_DFF): \Filter.OUTpipe [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3120 (SB_DFF): \Filter.OUTpipe [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3121 (SB_DFF): \Filter.OUTpipe [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3122 (SB_DFF): \Filter.OUTpipe [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3123 (SB_DFF): \Filter.OUTpipe [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3124 (SB_DFF): \Filter.OUTpipe [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3125 (SB_DFF): \Filter.OUTpipe [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3126 (SB_DFF): \Filter.OUTpipe [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3127 (SB_DFF): \Filter.OUTpipe [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3128 (SB_DFF): \Filter.OUTpipe [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3129 (SB_DFF): \Filter.OUTpipe [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3130 (SB_DFF): \Filter.OUTpipe [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3131 (SB_DFF): \Filter.OUTpipe [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3132 (SB_DFF): \Filter.OUTpipe [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3133 (SB_DFF): \Filter.OUTpipe [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3134 (SB_DFF): \Filter.OUTpipe [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3135 (SB_DFF): \Filter.OUTpipe [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3136 (SB_DFF): \Filter.OUTpipe [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3137 (SB_DFF): \Filter.OUTpipe [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3138 (SB_DFF): \Filter.OUTpipe [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3139 (SB_DFFE): \Filter.I0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3140 (SB_DFFE): \Filter.I0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3141 (SB_DFFE): \Filter.I0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3142 (SB_DFFE): \Filter.I0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3143 (SB_DFFE): \Filter.I0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3144 (SB_DFFE): \Filter.I0 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3145 (SB_DFFE): \Filter.I0 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3146 (SB_DFFE): \Filter.I0 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3148 (SB_DFFE): \Filter.I0 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3090 (SB_DFF): \Filter.OUTpipe [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3149 (SB_DFFE): \Filter.I0 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3150 (SB_DFFE): \Filter.I0 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3151 (SB_DFFE): \Filter.I0 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3152 (SB_DFFE): \Filter.I0 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3153 (SB_DFFE): \Filter.I0 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3154 (SB_DFFE): \Filter.I0 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3155 (SB_DFFE): \Filter.I0 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3156 (SB_DFFE): \Filter.I0 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3157 (SB_DFFE): \Filter.I0 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3158 (SB_DFFE): \Filter.I0 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3159 (SB_DFFE): \Filter.I0 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3160 (SB_DFFE): \Filter.I0 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3161 (SB_DFFE): \Filter.I0 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3162 (SB_DFFE): \Filter.I0 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3163 (SB_DFFE): \Filter.I0 [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3164 (SB_DFFE): \Filter.I0 [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3165 (SB_DFFE): \Filter.I0 [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3166 (SB_DFFE): \Filter.I0 [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3167 (SB_DFFE): \Filter.I0 [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3168 (SB_DFFE): \Filter.I0 [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3169 (SB_DFFE): \Filter.I0 [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3170 (SB_DFFE): \Filter.I0 [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3171 (SB_DFFE): \Filter.I0 [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3172 (SB_DFFE): \Filter.I0 [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3173 (SB_DFFE): \Filter.I0 [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3174 (SB_DFFE): \Filter.I0 [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3175 (SB_DFFE): \Filter.I0 [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3176 (SB_DFFE): \Filter.I0 [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3177 (SB_DFFE): \Filter.I0 [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3178 (SB_DFFE): \Filter.I0 [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3179 (SB_DFFE): \Filter.I0 [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3180 (SB_DFFE): \Filter.I0 [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3181 (SB_DFFE): \Filter.I0 [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3182 (SB_DFFE): \Filter.I0 [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3183 (SB_DFFE): \Filter.I0 [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3184 (SB_DFFE): \Filter.I0 [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3185 (SB_DFFE): \Filter.I0 [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3186 (SB_DFFE): \Filter.I0 [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3187 (SB_DFFE): \Filter.I0 [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3188 (SB_DFFE): \Filter.tickcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3189 (SB_DFFE): \Filter.tickcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3190 (SB_DFFE): \Filter.tickcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3191 (SB_DFFE): \Filter.tickcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3192 (SB_DFFE): \Filter.tickcount [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3193 (SB_DFFE): \Filter.tickcount [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3194 (SB_DFFE): \Filter.tickcount [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3195 (SB_DFFE): \Filter.tickcount [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3197 (SB_DFFE): \Filter.tickcount [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3147 (SB_DFFE): \Filter.I0 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3198 (SB_DFFE): \Filter.tickcount [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3199 (SB_DFF): \Filter.lasttick = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3196 (SB_DFFE): \Filter.tickcount [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7861 (SB_DFFE): \UI_inst.diplay_number.leadz = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5017 (SB_DFFE): \UI_inst.cnt2 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5020 (SB_DFFE): \UI_inst.cnt2 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5013 (SB_DFF): \UI_inst.btnt2 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5014 (SB_DFF): \UI_inst.btnt1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5015 (SB_DFF): \UI_inst.btnt0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5018 (SB_DFFE): \UI_inst.cnt2 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5019 (SB_DFFE): \UI_inst.cnt2 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5021 (SB_DFFE): \UI_inst.cnt2 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5022 (SB_DFFE): \UI_inst.cnt2 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5023 (SB_DFFE): \UI_inst.cnt2 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5024 (SB_DFFE): \UI_inst.cnt2 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5025 (SB_DFFE): \UI_inst.cnt2 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5026 (SB_DFFE): \UI_inst.cnt2 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5027 (SB_DFFE): \UI_inst.cnt2 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5028 (SB_DFFE): \UI_inst.cnt2 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5029 (SB_DFFE): \UI_inst.cnt2 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5030 (SB_DFFE): \UI_inst.cnt2 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5031 (SB_DFFE): \UI_inst.cnt2 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5032 (SB_DFFE): \UI_inst.cnt2 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5033 (SB_DFFE): \UI_inst.cnt2 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5034 (SB_DFFE): \UI_inst.cnt2 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5035 (SB_DFFE): \UI_inst.cnt2 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5036 (SB_DFFE): \UI_inst.cnt2 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5037 (SB_DFFE): \UI_inst.cnt2 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5038 (SB_DFFE): \UI_inst.cnt2 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5039 (SB_DFFE): \UI_inst.cnt2 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5040 (SB_DFFE): \UI_inst.cnt1 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5041 (SB_DFFE): \UI_inst.cnt1 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5042 (SB_DFFE): \UI_inst.cnt1 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5043 (SB_DFFE): \UI_inst.cnt1 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5045 (SB_DFFE): \UI_inst.cnt1 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5056 (SB_DFFE): \UI_inst.cnt1 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5046 (SB_DFFE): \UI_inst.cnt1 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5047 (SB_DFFE): \UI_inst.cnt1 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5049 (SB_DFFE): \UI_inst.cnt1 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5016 (SB_DFFE): \UI_inst.cnt2 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5050 (SB_DFFE): \UI_inst.cnt1 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5051 (SB_DFFE): \UI_inst.cnt1 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5052 (SB_DFFE): \UI_inst.cnt1 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5053 (SB_DFFE): \UI_inst.cnt1 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5054 (SB_DFFE): \UI_inst.cnt1 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5044 (SB_DFFE): \UI_inst.cnt1 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5062 (SB_DFFE): \UI_inst.cnt1 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5057 (SB_DFFE): \UI_inst.cnt1 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5058 (SB_DFFE): \UI_inst.cnt1 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5059 (SB_DFFE): \UI_inst.cnt1 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5060 (SB_DFFE): \UI_inst.cnt1 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5055 (SB_DFFE): \UI_inst.cnt1 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5068 (SB_DFFE): \UI_inst.cnt0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5063 (SB_DFFE): \UI_inst.cnt1 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5064 (SB_DFFE): \UI_inst.cnt0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5065 (SB_DFFE): \UI_inst.cnt0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5066 (SB_DFFE): \UI_inst.cnt0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5061 (SB_DFFE): \UI_inst.cnt1 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5075 (SB_DFFE): \UI_inst.cnt0 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5069 (SB_DFFE): \UI_inst.cnt0 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5070 (SB_DFFE): \UI_inst.cnt0 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5071 (SB_DFFE): \UI_inst.cnt0 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5073 (SB_DFFE): \UI_inst.cnt0 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5048 (SB_DFFE): \UI_inst.cnt1 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5067 (SB_DFFE): \UI_inst.cnt0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5081 (SB_DFFE): \UI_inst.cnt0 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5076 (SB_DFFE): \UI_inst.cnt0 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5077 (SB_DFFE): \UI_inst.cnt0 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5078 (SB_DFFE): \UI_inst.cnt0 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5079 (SB_DFFE): \UI_inst.cnt0 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5074 (SB_DFFE): \UI_inst.cnt0 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5086 (SB_DFFE): \UI_inst.cnt0 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5082 (SB_DFFE): \UI_inst.cnt0 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5083 (SB_DFFE): \UI_inst.cnt0 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5084 (SB_DFFE): \UI_inst.cnt0 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5085 (SB_DFFE): \UI_inst.cnt0 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5080 (SB_DFFE): \UI_inst.cnt0 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5088 (SB_DFF): \UI_inst.BP [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5097 (SB_DFF): \UI_inst.disppos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5089 (SB_DFF): \UI_inst.BP [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5090 (SB_DFF): \UI_inst.BP [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5091 (SB_DFF): \UI_inst.BP [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5094 (SB_DFF): \UI_inst.disppos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5096 (SB_DFF): \UI_inst.disppos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5092 (SB_DFF): \UI_inst.dispdone = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5087 (SB_DFFE): \UI_inst.cnt0 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5105 (SB_DFFE): \UI_inst.datS [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5072 (SB_DFFE): \UI_inst.cnt0 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5098 (SB_DFF): \UI_inst.repaintS = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5101 (SB_DFFE): \UI_inst.datS [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5106 (SB_DFFE): \UI_inst.datS [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5099 (SB_DFF): \UI_inst.weS = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5102 (SB_DFFE): \UI_inst.datS [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5103 (SB_DFFE): \UI_inst.datS [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5095 (SB_DFF): \UI_inst.disppos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5115 (SB_DFFE): \UI_inst.count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5107 (SB_DFFE): \UI_inst.datS [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5093 (SB_DFF): \UI_inst.disppos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5108 (SB_DFFE): \UI_inst.ismagphase = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5110 (SB_DFFE): \UI_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5116 (SB_DFF): \UI_inst.count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5111 (SB_DFFE): \UI_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5104 (SB_DFFE): \UI_inst.datS [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5122 (SB_DFF): \UI_inst.count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5109 (SB_DFFE): \UI_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5113 (SB_DFF): \UI_inst.update = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5117 (SB_DFF): \UI_inst.count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5100 (SB_DFFE): \UI_inst.datS [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5118 (SB_DFF): \UI_inst.count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5119 (SB_DFF): \UI_inst.count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5120 (SB_DFF): \UI_inst.count [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5112 (SB_DFFE): \UI_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5127 (SB_DFF): \UI_inst.count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5123 (SB_DFF): \UI_inst.count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5124 (SB_DFF): \UI_inst.count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5125 (SB_DFF): \UI_inst.count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5126 (SB_DFF): \UI_inst.count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5121 (SB_DFF): \UI_inst.count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5128 (SB_DFF): \UI_inst.count [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5130 (SB_DFF): \UI_inst.count [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5136 (SB_DFF): \UI_inst.count [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5131 (SB_DFF): \UI_inst.count [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5132 (SB_DFF): \UI_inst.count [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5133 (SB_DFF): \UI_inst.count [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5134 (SB_DFF): \UI_inst.count [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5129 (SB_DFF): \UI_inst.count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5145 (SB_DFFE): \UI_inst.TC [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5137 (SB_DFF): \UI_inst.count [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5138 (SB_DFFE): \UI_inst.refIO = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5140 (SB_DFFE): \UI_inst.refampl [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5146 (SB_DFFE): \UI_inst.TC [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5142 (SB_DFFE): \UI_inst.reffreq [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5139 (SB_DFFE): \UI_inst.refampl [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5135 (SB_DFF): \UI_inst.count [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3055 (SB_DFF): \cnt [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5141 (SB_DFFE): \UI_inst.reffreq [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5147 (SB_DFFE): \UI_inst.TC [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5114 (SB_DFF): \UI_inst.count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5148 (SB_DFFE): \UI_inst.gain [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5149 (SB_DFFE): \UI_inst.gain [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5143 (SB_DFFE): \UI_inst.reffreq [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6602 (SB_DFFE): \UI_inst.LCD.pos [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6594 (SB_DFFE): \UI_inst.LCD.pos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6595 (SB_DFFE): \UI_inst.LCD.pos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6596 (SB_DFFE): \UI_inst.LCD.pos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6597 (SB_DFFE): \UI_inst.LCD.pos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6598 (SB_DFFE): \UI_inst.LCD.pos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5144 (SB_DFFE): \UI_inst.TC [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6599 (SB_DFFE): \UI_inst.LCD.pos [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6601 (SB_DFFE): \UI_inst.LCD.pos [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6603 (SB_DFFE): \UI_inst.LCD.pos [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6604 (SB_DFFE): \UI_inst.LCD.pos [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6605 (SB_DFFE): \UI_inst.LCD.pos [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6606 (SB_DFFE): \UI_inst.LCD.pos [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6607 (SB_DFFE): \UI_inst.LCD.pos [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6608 (SB_DFFE): \UI_inst.LCD.pos [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6609 (SB_DFFE): \UI_inst.LCD.pos [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6610 (SB_DFFE): \UI_inst.LCD.pos [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6611 (SB_DFFE): \UI_inst.LCD.pos [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6612 (SB_DFFE): \UI_inst.LCD.pos [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6613 (SB_DFFE): \UI_inst.LCD.pos [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6614 (SB_DFFE): \UI_inst.LCD.pos [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6615 (SB_DFFE): \UI_inst.LCD.pos [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6616 (SB_DFFE): \UI_inst.LCD.pos [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6617 (SB_DFFE): \UI_inst.LCD.pos [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6618 (SB_DFFE): \UI_inst.LCD.pos [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6619 (SB_DFFE): \UI_inst.LCD.pos [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6620 (SB_DFFE): \UI_inst.LCD.pos [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6621 (SB_DFFE): \UI_inst.LCD.pos [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6622 (SB_DFFE): \UI_inst.LCD.pos [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6623 (SB_DFFE): \UI_inst.LCD.pos [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6624 (SB_DFFE): \UI_inst.LCD.pos [30] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6644 (SB_DFFR): \UI_inst.LCD.main_delay_value [17] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6655 (SB_DFFER): \UI_inst.LCD.display_state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6647 (SB_DFFE): \UI_inst.LCD.LCD_E1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6649 (SB_DFFE): \UI_inst.LCD.SF_D1 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6650 (SB_DFFE): \UI_inst.LCD.SF_D1 [2] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6656 (SB_DFFER): \UI_inst.LCD.display_state [4] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6652 (SB_DFFER): \UI_inst.LCD.display_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6673 (SB_DFFE): \UI_inst.LCD.tx_delay_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6667 (SB_DFFE): \UI_inst.LCD.tx_delay_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6668 (SB_DFFE): \UI_inst.LCD.tx_delay_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6669 (SB_DFFE): \UI_inst.LCD.tx_delay_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6670 (SB_DFFE): \UI_inst.LCD.tx_delay_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6671 (SB_DFFE): \UI_inst.LCD.tx_delay_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6665 (SB_DFFE): \UI_inst.LCD.tx_delay_load = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6672 (SB_DFFE): \UI_inst.LCD.tx_delay_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6674 (SB_DFFE): \UI_inst.LCD.tx_delay_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6675 (SB_DFFE): \UI_inst.LCD.tx_delay_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6676 (SB_DFFE): \UI_inst.LCD.tx_delay_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6677 (SB_DFFE): \UI_inst.LCD.tx_delay_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6678 (SB_DFFE): \UI_inst.LCD.tx_delay_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6679 (SB_DFFE): \UI_inst.LCD.tx_delay_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6680 (SB_DFFE): \UI_inst.LCD.tx_delay_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6681 (SB_DFFE): \UI_inst.LCD.tx_delay_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6682 (SB_DFFE): \UI_inst.LCD.tx_delay_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6683 (SB_DFFE): \UI_inst.LCD.tx_delay_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6684 (SB_DFFE): \UI_inst.LCD.tx_delay_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6685 (SB_DFFE): \UI_inst.LCD.tx_delay_value [19] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6694 (SB_DFFES): \UI_inst.LCD.tx_state [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6686 (SB_DFFE): \UI_inst.LCD.LCD_E0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6688 (SB_DFFE): \UI_inst.LCD.SF_D0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6689 (SB_DFFE): \UI_inst.LCD.SF_D0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6687 (SB_DFFE): \UI_inst.LCD.SF_D0 [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6692 (SB_DFFER): \UI_inst.LCD.tx_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3025 (SB_DFFE): \UI_inst.cnt3 [2] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6693 (SB_DFFES): \UI_inst.LCD.tx_state [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7895 (SB_DFFE): \UI_inst.diplay_number.difference [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7896 (SB_DFFE): \UI_inst.diplay_number.dec [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7897 (SB_DFFE): \UI_inst.diplay_number.dec [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7898 (SB_DFFE): \UI_inst.diplay_number.dec [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7904 (SB_DFFE): \UI_inst.diplay_number.pos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7899 (SB_DFFE): \UI_inst.diplay_number.dec [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7901 (SB_DFFE): \UI_inst.diplay_number.pos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7902 (SB_DFFE): \UI_inst.diplay_number.pos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7862 (SB_DFFE): \UI_inst.diplay_number.holdoff = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7903 (SB_DFFE): \UI_inst.diplay_number.pos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7913 (SB_DFFE): \UI_inst.diplay_number.summand [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7906 (SB_DFF): \UI_inst.diplay_number.lastupdate = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7905 (SB_DFF): \UI_inst.diplay_number.updating = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7908 (SB_DFFE): \UI_inst.diplay_number.summand [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7909 (SB_DFFE): \UI_inst.diplay_number.summand [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7910 (SB_DFFE): \UI_inst.diplay_number.summand [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7911 (SB_DFFE): \UI_inst.diplay_number.summand [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7900 (SB_DFFE): \UI_inst.diplay_number.pos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7912 (SB_DFFE): \UI_inst.diplay_number.summand [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7914 (SB_DFFE): \UI_inst.diplay_number.summand [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7915 (SB_DFFE): \UI_inst.diplay_number.summand [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7916 (SB_DFFE): \UI_inst.diplay_number.summand [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7917 (SB_DFFE): \UI_inst.diplay_number.summand [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7918 (SB_DFFE): \UI_inst.diplay_number.summand [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7919 (SB_DFFE): \UI_inst.diplay_number.summand [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7920 (SB_DFFE): \UI_inst.diplay_number.summand [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7921 (SB_DFFE): \UI_inst.diplay_number.summand [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7922 (SB_DFFE): \UI_inst.diplay_number.summand [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7923 (SB_DFFE): \UI_inst.diplay_number.summand [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7924 (SB_DFFE): \UI_inst.diplay_number.summand [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7925 (SB_DFFE): \UI_inst.diplay_number.summand [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7926 (SB_DFFE): \UI_inst.diplay_number.summand [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7927 (SB_DFFE): \UI_inst.diplay_number.summand [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7928 (SB_DFFE): \UI_inst.diplay_number.summand [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7929 (SB_DFFE): \UI_inst.diplay_number.summand [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7930 (SB_DFFE): \UI_inst.diplay_number.summand [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7931 (SB_DFFE): \UI_inst.diplay_number.summand [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7932 (SB_DFFE): \UI_inst.diplay_number.summand [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7933 (SB_DFFE): \UI_inst.diplay_number.summand [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7934 (SB_DFFE): \UI_inst.diplay_number.summand [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7935 (SB_DFFE): \UI_inst.diplay_number.summand [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7936 (SB_DFFE): \UI_inst.diplay_number.summand [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7937 (SB_DFFE): \UI_inst.diplay_number.summand [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7938 (SB_DFFE): \UI_inst.diplay_number.summand [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7939 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7940 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7941 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7942 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7943 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7944 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7945 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7907 (SB_DFFE): \UI_inst.diplay_number.summand [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7946 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7948 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7949 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7950 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7951 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7952 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7953 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7954 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7955 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7956 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7957 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7958 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7959 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7960 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7961 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7962 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7963 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7964 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7965 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7966 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7967 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7968 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7969 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7970 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7971 (SB_DFFE): \UI_inst.diplay_number.lastacc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7972 (SB_DFFE): \UI_inst.diplay_number.lastacc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7973 (SB_DFFE): \UI_inst.diplay_number.lastacc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7974 (SB_DFFE): \UI_inst.diplay_number.lastacc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7975 (SB_DFFE): \UI_inst.diplay_number.lastacc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7976 (SB_DFFE): \UI_inst.diplay_number.lastacc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7977 (SB_DFFE): \UI_inst.diplay_number.lastacc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7947 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7978 (SB_DFFE): \UI_inst.diplay_number.lastacc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7980 (SB_DFFE): \UI_inst.diplay_number.lastacc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7981 (SB_DFFE): \UI_inst.diplay_number.lastacc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7982 (SB_DFFE): \UI_inst.diplay_number.lastacc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7983 (SB_DFFE): \UI_inst.diplay_number.lastacc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7984 (SB_DFFE): \UI_inst.diplay_number.lastacc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7985 (SB_DFFE): \UI_inst.diplay_number.lastacc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7986 (SB_DFFE): \UI_inst.diplay_number.lastacc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7987 (SB_DFFE): \UI_inst.diplay_number.lastacc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7988 (SB_DFFE): \UI_inst.diplay_number.lastacc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7989 (SB_DFFE): \UI_inst.diplay_number.lastacc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7990 (SB_DFFE): \UI_inst.diplay_number.lastacc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7991 (SB_DFFE): \UI_inst.diplay_number.lastacc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7992 (SB_DFFE): \UI_inst.diplay_number.lastacc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7993 (SB_DFFE): \UI_inst.diplay_number.lastacc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7994 (SB_DFFE): \UI_inst.diplay_number.lastacc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7995 (SB_DFFE): \UI_inst.diplay_number.lastacc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7996 (SB_DFFE): \UI_inst.diplay_number.lastacc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7997 (SB_DFFE): \UI_inst.diplay_number.lastacc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7998 (SB_DFFE): \UI_inst.diplay_number.lastacc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7999 (SB_DFFE): \UI_inst.diplay_number.lastacc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8000 (SB_DFFE): \UI_inst.diplay_number.lastacc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8001 (SB_DFFE): \UI_inst.diplay_number.lastacc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8002 (SB_DFFE): \UI_inst.diplay_number.lastacc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8003 (SB_DFFE): \UI_inst.diplay_number.acc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8004 (SB_DFFE): \UI_inst.diplay_number.acc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8005 (SB_DFFE): \UI_inst.diplay_number.acc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8006 (SB_DFFE): \UI_inst.diplay_number.acc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8007 (SB_DFFE): \UI_inst.diplay_number.acc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8008 (SB_DFFE): \UI_inst.diplay_number.acc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8009 (SB_DFFE): \UI_inst.diplay_number.acc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7979 (SB_DFFE): \UI_inst.diplay_number.lastacc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8010 (SB_DFFE): \UI_inst.diplay_number.acc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8012 (SB_DFFE): \UI_inst.diplay_number.acc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8013 (SB_DFFE): \UI_inst.diplay_number.acc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8014 (SB_DFFE): \UI_inst.diplay_number.acc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8015 (SB_DFFE): \UI_inst.diplay_number.acc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8016 (SB_DFFE): \UI_inst.diplay_number.acc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8017 (SB_DFFE): \UI_inst.diplay_number.acc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8018 (SB_DFFE): \UI_inst.diplay_number.acc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8019 (SB_DFFE): \UI_inst.diplay_number.acc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8020 (SB_DFFE): \UI_inst.diplay_number.acc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8021 (SB_DFFE): \UI_inst.diplay_number.acc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8022 (SB_DFFE): \UI_inst.diplay_number.acc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8023 (SB_DFFE): \UI_inst.diplay_number.acc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8024 (SB_DFFE): \UI_inst.diplay_number.acc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8025 (SB_DFFE): \UI_inst.diplay_number.acc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8026 (SB_DFFE): \UI_inst.diplay_number.acc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8027 (SB_DFFE): \UI_inst.diplay_number.acc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8028 (SB_DFFE): \UI_inst.diplay_number.acc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8029 (SB_DFFE): \UI_inst.diplay_number.acc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8030 (SB_DFFE): \UI_inst.diplay_number.acc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8031 (SB_DFFE): \UI_inst.diplay_number.acc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8032 (SB_DFFE): \UI_inst.diplay_number.acc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8033 (SB_DFFE): \UI_inst.diplay_number.acc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8034 (SB_DFFE): \UI_inst.diplay_number.acc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8035 (SB_DFFE): \UI_inst.diplay_number.acc [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8036 (SB_DFFE): \UI_inst.diplay_number.rest [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8037 (SB_DFFE): \UI_inst.diplay_number.rest [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8038 (SB_DFFE): \UI_inst.diplay_number.rest [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8039 (SB_DFFE): \UI_inst.diplay_number.rest [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8040 (SB_DFFE): \UI_inst.diplay_number.rest [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8041 (SB_DFFE): \UI_inst.diplay_number.rest [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8042 (SB_DFFE): \UI_inst.diplay_number.rest [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8011 (SB_DFFE): \UI_inst.diplay_number.acc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8043 (SB_DFFE): \UI_inst.diplay_number.rest [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8045 (SB_DFFE): \UI_inst.diplay_number.rest [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8046 (SB_DFFE): \UI_inst.diplay_number.rest [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8047 (SB_DFFE): \UI_inst.diplay_number.rest [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8048 (SB_DFFE): \UI_inst.diplay_number.rest [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8049 (SB_DFFE): \UI_inst.diplay_number.rest [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8050 (SB_DFFE): \UI_inst.diplay_number.rest [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8051 (SB_DFFE): \UI_inst.diplay_number.rest [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8052 (SB_DFFE): \UI_inst.diplay_number.rest [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8053 (SB_DFFE): \UI_inst.diplay_number.rest [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8054 (SB_DFFE): \UI_inst.diplay_number.rest [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8055 (SB_DFFE): \UI_inst.diplay_number.rest [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8056 (SB_DFFE): \UI_inst.diplay_number.rest [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8057 (SB_DFFE): \UI_inst.diplay_number.rest [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8058 (SB_DFFE): \UI_inst.diplay_number.rest [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8059 (SB_DFFE): \UI_inst.diplay_number.rest [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8060 (SB_DFFE): \UI_inst.diplay_number.rest [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8061 (SB_DFFE): \UI_inst.diplay_number.rest [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8062 (SB_DFFE): \UI_inst.diplay_number.rest [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8063 (SB_DFFE): \UI_inst.diplay_number.rest [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8064 (SB_DFFE): \UI_inst.diplay_number.rest [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8065 (SB_DFFE): \UI_inst.diplay_number.rest [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8066 (SB_DFFE): \UI_inst.diplay_number.rest [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8067 (SB_DFFE): \UI_inst.diplay_number.rest [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8068 (SB_DFFE): \UI_inst.diplay_number.dat [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8069 (SB_DFFE): \UI_inst.diplay_number.dat [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8070 (SB_DFFE): \UI_inst.diplay_number.dat [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8071 (SB_DFFE): \UI_inst.diplay_number.dat [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8072 (SB_DFFE): \UI_inst.diplay_number.dat [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8073 (SB_DFFE): \UI_inst.diplay_number.dat [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8074 (SB_DFFE): \UI_inst.diplay_number.dat [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8044 (SB_DFFE): \UI_inst.diplay_number.rest [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6625 (SB_DFFE): \UI_inst.LCD.pos [31] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6626 (SB_DFFR): \UI_inst.LCD.main_delay_load = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6628 (SB_DFFR): \UI_inst.LCD.main_delay_value [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6630 (SB_DFFR): \UI_inst.LCD.main_delay_value [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6631 (SB_DFFR): \UI_inst.LCD.main_delay_value [4] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6632 (SB_DFFR): \UI_inst.LCD.main_delay_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6600 (SB_DFFE): \UI_inst.LCD.pos [6] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6633 (SB_DFFR): \UI_inst.LCD.main_delay_value [6] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6635 (SB_DFFR): \UI_inst.LCD.main_delay_value [8] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6636 (SB_DFFR): \UI_inst.LCD.main_delay_value [9] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6637 (SB_DFFR): \UI_inst.LCD.main_delay_value [10] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6639 (SB_DFFR): \UI_inst.LCD.main_delay_value [12] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6641 (SB_DFFR): \UI_inst.LCD.main_delay_value [14] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6643 (SB_DFFR): \UI_inst.LCD.main_delay_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6648 (SB_DFFE): \UI_inst.LCD.SF_D1 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6651 (SB_DFFE): \UI_inst.LCD.SF_D1 [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6653 (SB_DFFER): \UI_inst.LCD.display_state [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6634 (SB_DFFR): \UI_inst.LCD.main_delay_value [7] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$6654 (SB_DFFER): \UI_inst.LCD.display_state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6691 (SB_DFFE): \UI_inst.LCD.tx_done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6690 (SB_DFFE): \UI_inst.LCD.SF_D0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6666 (SB_DFFE): \UI_inst.LCD.tx_delay_value [0] = 0

17.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$5314 (A=$auto$wreduce.cc:455:run$2678 [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5315 (A=$auto$wreduce.cc:455:run$2678 [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5316 (A=$auto$wreduce.cc:455:run$2678 [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5317 (A=$auto$wreduce.cc:455:run$2678 [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3046 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5300 (A=$auto$wreduce.cc:455:run$2678 [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5294 (A=$auto$wreduce.cc:455:run$2678 [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5308 (A=$auto$wreduce.cc:455:run$2678 [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5295 (A=$auto$simplemap.cc:309:simplemap_lut$16985 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5351 (A=$techmap\UI_inst.$procmux$2426_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$5012 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5298 (A=$auto$wreduce.cc:455:run$2678 [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5301 (A=$auto$wreduce.cc:455:run$2678 [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5303 (A=$auto$wreduce.cc:455:run$2678 [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5304 (A=$auto$wreduce.cc:455:run$2678 [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5305 (A=$auto$wreduce.cc:455:run$2678 [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5302 (A=$auto$wreduce.cc:455:run$2678 [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5306 (A=$auto$wreduce.cc:455:run$2678 [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5307 (A=$auto$wreduce.cc:455:run$2678 [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5309 (A=$auto$wreduce.cc:455:run$2678 [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5310 (A=$auto$wreduce.cc:455:run$2678 [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5311 (A=$auto$wreduce.cc:455:run$2678 [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5312 (A=$auto$wreduce.cc:455:run$2678 [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5313 (A=$auto$wreduce.cc:455:run$2678 [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5297 (A=$auto$wreduce.cc:455:run$2678 [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5299 (A=$auto$wreduce.cc:455:run$2678 [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3383 (A=1'0, B=$auto$rtlil.cc:1836:ReduceOr$2765, S=$techmap\Filter.$logic_and$filter/CIC.v:39$15_Y) into $auto$simplemap.cc:420:simplemap_dff$3089 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3307 (A=$auto$wreduce.cc:455:run$2675 [0], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3308 (A=$auto$alumacc.cc:474:replace_alu$2757.BB [1], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3309 (A=$auto$wreduce.cc:455:run$2675 [2], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3310 (A=$auto$wreduce.cc:455:run$2675 [3], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3311 (A=$auto$wreduce.cc:455:run$2675 [4], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3312 (A=$auto$wreduce.cc:455:run$2675 [5], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3313 (A=$auto$wreduce.cc:455:run$2675 [6], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3314 (A=$auto$wreduce.cc:455:run$2675 [7], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3316 (A=$auto$wreduce.cc:455:run$2675 [9], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3317 (A=$auto$wreduce.cc:455:run$2675 [10], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3315 (A=$auto$wreduce.cc:455:run$2675 [8], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$2765) into $auto$simplemap.cc:420:simplemap_dff$3196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5247 (A=$auto$simplemap.cc:309:simplemap_lut$17118 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5250 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5348 (A=$techmap\UI_inst.$procmux$2432_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5013 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5345 (A=$techmap\UI_inst.$procmux$2438_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5014 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5342 (A=$techmap\UI_inst.$procmux$2444_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5015 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5248 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5249 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5251 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5252 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5253 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5254 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5255 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5256 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5257 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5258 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5259 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5260 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5261 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5262 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5263 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5264 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5265 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5266 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5267 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5268 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5269 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5198 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5199 (A=$auto$simplemap.cc:309:simplemap_lut$17099 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5200 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5201 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5203 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5214 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5056 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5204 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5046 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5205 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5047 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5207 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5049 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5246 (A=$techmap\UI_inst.$add$UI/UI.v:98$64_Y [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$5016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5208 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5050 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5209 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5051 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5210 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5052 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5211 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5053 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5212 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5202 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5220 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5215 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5216 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5058 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5217 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5218 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5213 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5154 (A=$auto$wreduce.cc:455:run$2679 [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5221 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5063 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5150 (A=$auto$wreduce.cc:455:run$2679 [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5151 (A=$auto$simplemap.cc:309:simplemap_lut$17080 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5065 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5152 (A=$auto$wreduce.cc:455:run$2679 [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5066 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5219 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5061 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5161 (A=$auto$wreduce.cc:455:run$2679 [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5075 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5155 (A=$auto$wreduce.cc:455:run$2679 [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5156 (A=$auto$wreduce.cc:455:run$2679 [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5157 (A=$auto$wreduce.cc:455:run$2679 [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5159 (A=$auto$wreduce.cc:455:run$2679 [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5073 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5206 (A=$techmap\UI_inst.$add$UI/UI.v:88$60_Y [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$5048 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5153 (A=$auto$wreduce.cc:455:run$2679 [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5167 (A=$auto$wreduce.cc:455:run$2679 [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5162 (A=$auto$wreduce.cc:455:run$2679 [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5076 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5163 (A=$auto$wreduce.cc:455:run$2679 [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5077 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5164 (A=$auto$wreduce.cc:455:run$2679 [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5078 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5165 (A=$auto$wreduce.cc:455:run$2679 [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5160 (A=$auto$wreduce.cc:455:run$2679 [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5074 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5172 (A=$auto$wreduce.cc:455:run$2679 [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5168 (A=$auto$wreduce.cc:455:run$2679 [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5169 (A=$auto$wreduce.cc:455:run$2679 [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5170 (A=$auto$wreduce.cc:455:run$2679 [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5171 (A=$auto$wreduce.cc:455:run$2679 [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5166 (A=$auto$wreduce.cc:455:run$2679 [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5173 (A=$auto$wreduce.cc:455:run$2679 [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5158 (A=$auto$wreduce.cc:455:run$2679 [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$5072 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10284 (A=1'0, B=$techmap$techmap\UI_inst.$procmux$2165.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6100_Y, S=$techmap$techmap\UI_inst.$procmux$2165.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6096_Y) into $auto$simplemap.cc:420:simplemap_dff$5098 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5296 (A=$auto$wreduce.cc:455:run$2678 [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3025 (SB_DFFE).

17.39. Executing ICE40_OPT pass (performing simple optimizations).

17.39.1. Running ICE40 specific optimizations.

17.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~235 debug messages>

17.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1203 debug messages>
Removed a total of 401 cells.

17.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 114 unused cells and 4100 unused wires.
<suppressed ~115 debug messages>

17.39.6. Rerunning OPT passes. (Removed registers in this run.)

17.39.7. Running ICE40 specific optimizations.

17.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

17.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

17.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

17.39.12. Finished OPT passes. (There is nothing left to do.)

17.40. Executing TECHMAP pass (map to technology primitives).

17.40.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.40.2. Continuing TECHMAP pass.
No more expansions possible.

17.41. Executing ABC pass (technology mapping using ABC).

17.41.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 4740 gates and 5539 wires to a netlist network with 797 inputs and 563 outputs.

17.41.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     905.
ABC: Participating nodes from both networks       =    2051.
ABC: Participating nodes from the first network   =     911. (  70.02 % of nodes)
ABC: Participating nodes from the second network  =    1140. (  87.62 % of nodes)
ABC: Node pairs (any polarity)                    =     911. (  70.02 % of names can be moved)
ABC: Node pairs (same polarity)                   =     675. (  51.88 % of names can be moved)
ABC: Total runtime =     0.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2598
ABC RESULTS:        internal signals:     4179
ABC RESULTS:           input signals:      797
ABC RESULTS:          output signals:      563
Removing temp directory.
Removed 0 unused cells and 2338 unused wires.

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101010111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
No more expansions possible.
<suppressed ~3229 debug messages>
Removed 0 unused cells and 2586 unused wires.

17.43. Executing HIERARCHY pass (managing design hierarchy).

17.43.1. Analyzing design hierarchy..
Top module:  \top

17.43.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

17.44. Printing statistics.

=== top ===

   Number of wires:               1551
   Number of wire bits:           3597
   Number of public wires:         130
   Number of public wire bits:    1351
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2792
     SB_CARRY                      424
     SB_DFF                        145
     SB_DFFE                       372
     SB_DFFER                        8
     SB_DFFESR                     107
     SB_DFFR                        14
     SB_DFFSR                        2
     SB_DFFSS                        4
     SB_LUT4                      1710
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     5

17.45. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

17.46. Executing JSON backend.

Warnings: 32 unique messages, 32 total
End of script. Logfile hash: acdec675a6
CPU: user 9.68s system 0.13s, MEM: 87.08 MB total, 53.89 MB resident
Yosys 0.9 (git sha1 4c89a4e6, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 23% 32x opt_clean (2 sec), 23% 33x opt_expr (2 sec), ...
