<!doctype html public "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<title>Symhony EDA - Html for C:/Users/welly/Documents/GitHub/LT38A/pratica06/simili/saida.vhdl</title>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<style type="text/css" media="all">
<!--
pre {  font-family:"Courier New", "Courier New", "Courier";  font-size:11.0pt;  font-weight:normal;  font-style:normal;  color:#000000;  }
b {font-weight:normal; font-style:normal;  color:#0000ff; }
i {font-weight:normal; font-style:normal;  color:#006400; }
tt {font-weight:normal; font-style:normal;  color:#ff00ff; }
-->
</style>
</head>
<body>
<table cellspacing=0 border=0 cellpadding=0>
<tr><td colspan=3 bgcolor="#ffffe8"><font face="Verdana, Arial, Helvetica" size=1>
Html generated by <a href="http://www.symphonyeda.com">Symphony EDA</a>
Sonata for 'C:/Users/welly/Documents/GitHub/LT38A/pratica06/simili/saida.vhdl'<br>
Source file last modified on Tue Nov 07 22:14:56 Hora oficial do Brasil 2023<br>
<b>Note:</b> <i>Use IE 5+ or Netscape 6+ or Mozilla Firefox for best results</i>
</font></td></tr>
<tr><td bgcolor="#d0d0d0" valign=top nowrap width="1%"><pre>
 1 
 2 
 3 
 4 
 5 
 6 
 7 
 8 
 9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
38 
39 
40 
41 
42 
43 
44 
45 
46 
47 
48 
49 
50 
51 
52 
53 
54 
55 
56 
57 
58 
59 
60 
61 
62 
63 
64 
65 
</pre></td>
<td bgcolor="#f0f0f0" nowrap width=6><pre>&nbsp;&nbsp;</pre></td>
<td bgcolor="#ffffff" valign=top nowrap><pre>
<b>library</b> <b>ieee</b>;
<b>use</b> <b>ieee</b>.<b>numeric_std</b>.<b>all</b>;
<b>use</b> <b>ieee</b>.<b>std_logic_1164</b>.<b>all</b>;

<b>entity</b> saida <b>is</b>
    <b>port</b>(
        dividendo,divisor: <b>in</b> <b>unsigned</b>(7 <b>downto</b> 0);
        quociente,resto: <b>in</b> <b>std_logic_vector</b>(7 <b>downto</b> 0);
        sel: <b>in</b> <b>bit_vector</b>(1 <b>downto</b> 0);
        inibi: <b>in</b> <b>bit</b>;

        inibedsevenSeg0,inibedsevenSeg1,inibedsevenSeg2: <b>out</b> <b>std_logic_vector</b>(6 <b>downto</b> 0)
    );
<b>end</b> <b>entity</b>;

<b>architecture</b> behavior <b>of</b> saida <b>is</b>

    <b>component</b> sevenSeg8bitDec <b>is</b>
        <b>port</b>(
            A: <b>in</b> <b>std_logic_vector</b>(7 <b>downto</b> 0);
            ssA0,ssA1,ssA2: <b>out</b> <b>std_logic_vector</b>(6 <b>downto</b> 0)
        );
    <b>end</b> <b>component</b>;

    <b>component</b> outputMultiplexer <b>is</b>
        <b>port</b>(
            A,B,C,D: <b>in</b> <b>std_logic_vector</b>(6 <b>downto</b> 0);
            sel: <b>in</b> <b>bit_vector</b>(1 <b>downto</b> 0);
            S: <b>out</b> <b>std_logic_vector</b>(6 <b>downto</b> 0)
        );
    <b>end</b> <b>component</b>;

    <b>component</b> inib <b>is</b>
        <b>port</b>(
            sevenSeg0,sevenSeg1,sevenSeg2: <b>in</b> <b>std_logic_vector</b>(6 <b>downto</b> 0);
            inib: <b>in</b> <b>bit</b>;
            inibedsevenSeg0,inibedsevenSeg1,inibedsevenSeg2: <b>out</b> <b>std_logic_vector</b>(6 <b>downto</b> 0)
        );
    <b>end</b> <b>component</b>;

    <b>signal</b> ssA0,ssA1,ssA2: <b>std_logic_vector</b>(6 <b>downto</b> 0);
    <b>signal</b> ssB0,ssB1,ssB2: <b>std_logic_vector</b>(6 <b>downto</b> 0);
    <b>signal</b> ssC0,ssC1,ssC2: <b>std_logic_vector</b>(6 <b>downto</b> 0);
    <b>signal</b> ssD0,ssD1,ssD2: <b>std_logic_vector</b>(6 <b>downto</b> 0);

    <b>signal</b> sevenSeg0,sevenSeg1,sevenSeg2: <b>std_logic_vector</b>(6 <b>downto</b> 0);

<b>begin</b>

    dividendoDecoder: sevenSeg8bitDec <b>port</b> <b>map</b>(<b>std_logic_vector</b>(dividendo),ssA0,ssA1,ssA2);
    divisorDecoder: sevenSeg8bitDec <b>port</b> <b>map</b>(<b>std_logic_vector</b>(divisor),ssB0,ssB1,ssB2);
    quocienteDecoder: sevenSeg8bitDec <b>port</b> <b>map</b>(quociente,ssC0,ssC1,ssC2);
    restoDecoder: sevenSeg8bitDec <b>port</b> <b>map</b>(resto,ssD0,ssD1,ssD2);

    mux0: outputMultiplexer <b>port</b> <b>map</b>(ssA0,ssB0,ssC0,ssD0,sel,sevenSeg0);
    mux1: outputMultiplexer <b>port</b> <b>map</b>(ssA1,ssB1,ssC1,ssD1,sel,sevenSeg1);
    mux2: outputMultiplexer <b>port</b> <b>map</b>(ssA2,ssB2,ssC2,ssD2,sel,sevenSeg2);

    inibidor: inib <b>port</b> <b>map</b>(sevenSeg0,sevenSeg1,sevenSeg2,inibi,inibedsevenSeg0,inibedsevenSeg1,inibedsevenSeg2);



<b>end</b> <b>architecture</b>;


</pre></td></tr>
<tr><td colspan=3 bgcolor="#ffffe8"><font face="Verdana, Arial, Helvetica" size=1>
Note: Modifying your display preferences for the text editor in Sonata
will correspondingly modify the look and<br>feel of the generated HTML file.
Also, to properly print background colors, you may have to enable a setting<br>
in your browser (especially IE users).<br><br>
<a href="http://validator.w3.org/check?uri=referer"><img border="0"
src="http://www.w3.org/Icons/valid-html401"
alt="Valid HTML 4.01!" height="31" width="88"></a>
</font></td></tr>
</table>
</body>
</html>
