C,W,T,Registers,L1(Dcache),L2,Mapping,ALUs,occupancy_width,occupancy_depth,total_occupancy,greedy_thruput_desired_depth,temp_diff
4,2,32,64,16,0,TM,256,1.0,1.0,1.0,39.1425,37.1425
8,2,16,64,32,0,TM,256,1.0,1.0,1.0,39.1425,37.1425
16,2,8,64,64,0,TM,256,1.0,1.0,1.0,39.1425,37.1425
4,2,32,64,16,1,TM,256,1.0,1.0,1.0,39.1425,37.1425
8,2,16,64,32,1,TM,256,1.0,1.0,1.0,39.1425,37.1425
16,2,8,64,64,1,TM,256,1.0,1.0,1.0,39.1425,37.1425
4,2,32,64,16,2,TM,256,1.0,1.0,1.0,39.1425,37.1425
8,2,16,64,32,2,TM,256,1.0,1.0,1.0,39.1425,37.1425
16,2,8,64,64,2,TM,256,1.0,1.0,1.0,39.1425,37.1425
4,2,32,64,16,0,CM,256,1.0,1.0,1.0,39.1425,37.1425
8,2,16,64,32,0,CM,256,1.0,1.0,1.0,39.1425,37.1425
16,2,8,64,64,0,CM,256,1.0,1.0,1.0,39.1425,37.1425
4,2,32,64,16,1,CM,256,1.0,1.0,1.0,39.1425,37.1425
8,2,16,64,32,1,CM,256,1.0,1.0,1.0,39.1425,37.1425
16,2,8,64,64,1,CM,256,1.0,1.0,1.0,39.1425,37.1425
4,2,32,64,16,2,CM,256,1.0,1.0,1.0,39.1425,37.1425
8,2,16,64,32,2,CM,256,1.0,1.0,1.0,39.1425,37.1425
16,2,8,64,64,2,CM,256,1.0,1.0,1.0,39.1425,37.1425
