{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521749599325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521749599376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 14:13:19 2018 " "Processing started: Thu Mar 22 14:13:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521749599376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749599376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749599377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521749599665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521749599665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/PC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeIFD.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeIFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeIFD " "Found entity 1: PipeIFD" {  } { { "PipeIFD.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/PipeIFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeDE.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeDE.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeDE " "Found entity 1: PipeDE" {  } { { "PipeDE.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/PipeDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeEM.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeEM " "Found entity 1: PipeEM" {  } { { "PipeEM.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/PipeEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeWB.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeWB.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeWB " "Found entity 1: PipeWB" {  } { { "PipeWB.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/PipeWB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDirMem muxDirMem CPU.v(128) " "Verilog HDL Declaration information at CPU.v(128): object \"MuxDirMem\" differs only in case from object \"muxDirMem\" in the same scope" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521749614294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDato muxDato CPU.v(129) " "Verilog HDL Declaration information at CPU.v(129): object \"MuxDato\" differs only in case from object \"muxDato\" in the same scope" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521749614294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModuloEspecial.v 1 1 " "Found 1 design units, including 1 entities, in source file ModuloEspecial.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloEsp " "Found entity 1: ModuloEsp" {  } { { "ModuloEspecial.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/ModuloEspecial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tester.v 1 1 " "Found 1 design units, including 1 entities, in source file Tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614297 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/Process1.bdf " "Can't analyze file -- file simulation/Process1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521749614298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/clock_divider.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seven_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614299 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Diseño.bdf " "Can't analyze file -- file Diseño.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521749614299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUDiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPUDiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDiagram " "Found entity 1: CPUDiagram" {  } { { "CPUDiagram.bdf" "" { Schematic "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/CPUDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "prueba.v " "Can't analyze file -- file prueba.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521749614301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8 " "Found entity 1: alu_8" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorial_units.v 1 1 " "Found 1 design units, including 1 entities, in source file vectorial_units.v" { { "Info" "ISGN_ENTITY_NAME" "1 vect_unit " "Found entity 1: vect_unit" {  } { { "vectorial_units.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/vectorial_units.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521749614302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tester " "Elaborating entity \"Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521749614370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vect_unit vect_unit:vect " "Elaborating entity \"vect_unit\" for hierarchy \"vect_unit:vect\"" {  } { { "Tester.v" "vect" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521749614372 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags vectorial_units.v(6) " "Output port \"flags\" at vectorial_units.v(6) has no driver" {  } { { "vectorial_units.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/vectorial_units.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521749614374 "|Tester|vect_unit:vect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8 vect_unit:vect\|alu_8:alu_8b1 " "Elaborating entity \"alu_8\" for hierarchy \"vect_unit:vect\|alu_8:alu_8b1\"" {  } { { "vectorial_units.v" "alu_8b1" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/vectorial_units.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521749614381 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result alu_8b.v(16) " "Verilog HDL Always Construct warning at alu_8b.v(16): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521749614382 "|Tester|vect_unit:vect|alu_8:alu_8b1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu_8b.v(16) " "Inferred latch for \"Result\[0\]\" at alu_8b.v(16)" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614383 "|Tester|vect_unit:vect|alu_8:alu_8b1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu_8b.v(16) " "Inferred latch for \"Result\[1\]\" at alu_8b.v(16)" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614383 "|Tester|vect_unit:vect|alu_8:alu_8b1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu_8b.v(16) " "Inferred latch for \"Result\[2\]\" at alu_8b.v(16)" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614383 "|Tester|vect_unit:vect|alu_8:alu_8b1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu_8b.v(16) " "Inferred latch for \"Result\[3\]\" at alu_8b.v(16)" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614384 "|Tester|vect_unit:vect|alu_8:alu_8b1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu_8b.v(16) " "Inferred latch for \"Result\[4\]\" at alu_8b.v(16)" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614384 "|Tester|vect_unit:vect|alu_8:alu_8b1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu_8b.v(16) " "Inferred latch for \"Result\[5\]\" at alu_8b.v(16)" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614384 "|Tester|vect_unit:vect|alu_8:alu_8b1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu_8b.v(16) " "Inferred latch for \"Result\[6\]\" at alu_8b.v(16)" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614384 "|Tester|vect_unit:vect|alu_8:alu_8b1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu_8b.v(16) " "Inferred latch for \"Result\[7\]\" at alu_8b.v(16)" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749614384 "|Tester|vect_unit:vect|alu_8:alu_8b1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b4\|Result\[0\] " "Latch vect_unit:vect\|alu_8:alu_8b4\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b4\|Result\[1\] " "Latch vect_unit:vect\|alu_8:alu_8b4\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b4\|Result\[2\] " "Latch vect_unit:vect\|alu_8:alu_8b4\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b4\|Result\[3\] " "Latch vect_unit:vect\|alu_8:alu_8b4\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b4\|Result\[4\] " "Latch vect_unit:vect\|alu_8:alu_8b4\|Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b4\|Result\[5\] " "Latch vect_unit:vect\|alu_8:alu_8b4\|Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b4\|Result\[6\] " "Latch vect_unit:vect\|alu_8:alu_8b4\|Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b4\|Result\[7\] " "Latch vect_unit:vect\|alu_8:alu_8b4\|Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b3\|Result\[0\] " "Latch vect_unit:vect\|alu_8:alu_8b3\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b3\|Result\[1\] " "Latch vect_unit:vect\|alu_8:alu_8b3\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614960 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b3\|Result\[2\] " "Latch vect_unit:vect\|alu_8:alu_8b3\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b3\|Result\[3\] " "Latch vect_unit:vect\|alu_8:alu_8b3\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b3\|Result\[4\] " "Latch vect_unit:vect\|alu_8:alu_8b3\|Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b3\|Result\[5\] " "Latch vect_unit:vect\|alu_8:alu_8b3\|Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b3\|Result\[6\] " "Latch vect_unit:vect\|alu_8:alu_8b3\|Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b3\|Result\[7\] " "Latch vect_unit:vect\|alu_8:alu_8b3\|Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b2\|Result\[0\] " "Latch vect_unit:vect\|alu_8:alu_8b2\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b2\|Result\[1\] " "Latch vect_unit:vect\|alu_8:alu_8b2\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b2\|Result\[2\] " "Latch vect_unit:vect\|alu_8:alu_8b2\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b2\|Result\[3\] " "Latch vect_unit:vect\|alu_8:alu_8b2\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614961 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b2\|Result\[4\] " "Latch vect_unit:vect\|alu_8:alu_8b2\|Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b2\|Result\[5\] " "Latch vect_unit:vect\|alu_8:alu_8b2\|Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b2\|Result\[6\] " "Latch vect_unit:vect\|alu_8:alu_8b2\|Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b2\|Result\[7\] " "Latch vect_unit:vect\|alu_8:alu_8b2\|Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b1\|Result\[0\] " "Latch vect_unit:vect\|alu_8:alu_8b1\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b1\|Result\[1\] " "Latch vect_unit:vect\|alu_8:alu_8b1\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b1\|Result\[2\] " "Latch vect_unit:vect\|alu_8:alu_8b1\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b1\|Result\[3\] " "Latch vect_unit:vect\|alu_8:alu_8b1\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b1\|Result\[4\] " "Latch vect_unit:vect\|alu_8:alu_8b1\|Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b1\|Result\[5\] " "Latch vect_unit:vect\|alu_8:alu_8b1\|Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b1\|Result\[6\] " "Latch vect_unit:vect\|alu_8:alu_8b1\|Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vect_unit:vect\|alu_8:alu_8b1\|Result\[7\] " "Latch vect_unit:vect\|alu_8:alu_8b1\|Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluCTRL\[0\] " "Ports D and ENA on the latch are fed by the same signal aluCTRL\[0\]" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521749614962 ""}  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/alu_8b.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521749614962 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[0\] GND " "Pin \"flags\[0\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521749615287 "|Tester|flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] GND " "Pin \"flags\[1\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521749615287 "|Tester|flags[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521749615287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521749615378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/output_files/Process1.map.smsg " "Generated suppressed messages file /home/jairo-mm26/Documents/Jairo/Documents/Arqui1/Proyecto1_Arqui_I/Procesador32bits/output_files/Process1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749615805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521749615938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521749615938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "398 " "Implemented 398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521749616040 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521749616040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521749616040 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1521749616040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521749616040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1024 " "Peak virtual memory: 1024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521749616049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 14:13:36 2018 " "Processing ended: Thu Mar 22 14:13:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521749616049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521749616049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521749616049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521749616049 ""}
