<head>
<html>
<head>
<TITLE> C&#259;lin Ca&#351;caval's Curriculum Vitae</title>

<META http-equiv="Content-Style-Type" content="text/css">
<style type="text/css">
<!--
 body { font-family: "Helvetica Neue", Helvetica, Arial, sans-serif;
        line-height: 1.586;
        color: rgb(50, 50, 50);
        font-weight: 400;
 }
 a {
  font-weight: bold;
   text-decoration: none;
 }
 a.conf {
  font-weight: normal;
 }
 a.title {
  font-style: italic;
  font-weight: bold;
 }
 a:link {color: #168BD0;}

# .cvfull { display: none; }
 .cv2page { display: none; }
 .position { font-size: large; font-style: italic; }
 td.heading { padding-left: 20pt; }
 td.posdate { align: 'right'; }
 td.poscompany { padding-left: 40pt; }
 td.possummary { padding-left: 40pt; padding-top: 1em; colspan: 2; }
# .position:after { content: attr("<br/>");}

@page { margin: 15mm 25mm 25mm 20mm; }
@media print {
    body { font-size: 10px; }
    td.heading { padding-left: 0pt; }
    td.posdate { align: 'right'; font-size: 10px; }
    td.poscompany { padding-left: 20pt; font-size: 10px; }
    td.possummary { padding-left: 20pt; padding-top: 1em;
                    colspan: 2; font-size: 10px; }
    h2 { font-size: 14px; }
    a { font-weight: bold; color: black; text-decoration: none; }
    a:link {color: black; }
    a.title { font-style: italic; color: black; text-decoration: none; }
    a.conf { font-weight: normal; color: black; text-decoration: none; }
    .position { font-style: italic; font-size: 12px; }
    address { font-size: 10px; }
    .office { font-size: 10px; }
    .acmdigitizer { display: none; }
}

-->
</style>
</head>


<body>
<table border="0" width="100%">

<tr><td valign="top"><h1>G. C&#259;lin Ca&#351;caval</h1></td>
<!--
</tr><tr>
-->
<td></td><td align='right'>
<table>
  <tr><td class="office"><b>Office address:</b>
      <a href='https://google.com'>Google LLC</a></td></tr>
<tr><td>
<address>
<!--
IBM TJ Watson Research Center<br/>
1101 Kitchawan Road<br/>
Yorktown Heights, NY, 10598<br/>
Ph: (914)-945-2635<br/>
Email: <a href="mailto:cascaval@us.ibm.com">cascaval@us.ibm.com</a><br/>
<a href="http://www.research.ibm.com/people/c/cascaval">
http://www.research.ibm.com/people/c/cascaval</a>

Qualcomm Silicon Valley Research Center<br/>
3165 Kifer Rd, Santa Clara, CA, 95051<br/>
Phone: 408-533-9472<br/>

Barefoot Networks<br/>
2185 Park Blvd, Palo Alto, CA, 94306<br/>
<a href='https://www.barefootnetworks.com'>Barefoot Networks</a><br/>
4750 Patrick Henry Dr., Santa Clara, CA, 95054<br/>
-->
10 Madden Street, CBD, Auckland, New Zealand, 1010<br/>
Work email:<a href="mailto:cascaval@google.com">cascaval@google.com</a><br/>
Personal Email: <a href="mailto:cascaval@acm.org">cascaval@acm.org</a><br/>
LinkedIn: <a href="https://www.linkedin.com/in/cascaval">https://www.linkedin.com/in/cascaval</a>
</address>
</td>
</tr>
</table>

</td></tr></table>
<!--
<p>
  Dr. C&#259;lin Ca&#351;caval is Director of Engineering at Google
  Research, leading research in scalable distributed systems.<br/>

  Previously he held positions at Barefoot Networks, an Intel Company,
  Qualcomm Research, and IBM Research.<br/>

  At Barefoot he led the design and implementation of
  the <a href='https://www.barefootnetworks.com/products/brief-p4-studio/'>P4
  language compilers and tools</a> for
  the <a href='https://www.barefootnetworks.com/products/brief-tofino-2/'>Tofino
  family</a> of programmable packet processing ASICs.<br/>

  At Qualcomm Research he led Qualcomm's
  strategy on power aware computing and led the development of the
  Qualcomm
  <a href="http://developer.qualcomm.com/software/heterogeneous-compute-sdk">Snapdragon
  Heterogeneous Compute SDK</a> (formerly known as Qualcomm MARE and
  Symphony System Manager), a runtime system and programming model for
  heterogeneous computing.  His led the team that
  developed <a href="http://developer.qualcomm.com/software/qualcomm-math-libraries">parallel
  math libraries</a>,
  the <a href="http://dx.doi.org/10.1145/2517327.2442543">Zoomm
  parallel browser</a>, and <a href="http://github.com/mcjs/mcjs">the
  MCJS parallel Javascript engine</a>.<br/>

  At the IBM TJ Watson Research Center, C&#259;lin worked on
  systems software, programming models, and compilers for large scale
  parallel systems projects, including Blue Gene and PERCS.<br/>

  C&#259;lin has a PhD in Computer Science from the University of
  Illinois at Urbana-Champaign. He is a senior member of ACM and IEEE.
  C&#259;lin has more than 50 peer-reviewed publications and more than
  35 awarded patents. C&#259;lin works extensively with academia. As
  part of his service activities, he is serving in the Steering
  Committee for the ACM SIGPLAN PPoPP Symposium (and chaired it
  between 2012-2019) and Guest Editor for the 2015 IEEE Micro Special
  Issue on Mobile Systems. He is passionate about programming and
  making it easier to target concurrent systems.
</p>
-->

<p>
Dr. C&#259;lin Ca&#351;caval is Director of Engineering at Google
Research, leading research in scalable distributed systems.<br/>  He
is an experienced technical executive with strategic vision and proven
team building, research and product delivery of computer systems. He
identified industry trends, defined, built, and delivered first of a
kind prototypes and products, including: the first P4 production
compiler and networking stack (at Barefoot Networks), the first mobile
heterogeneous computing runtime and parallel browser (at Qualcomm
Research), system software for the Blue Gene family of supercomputers
and the first UPC compiler to scale to hundreds of thousands of
processors, (at IBM Research).  C&#259;lin has over 50 peer-reviewed
publications, 38 awarded patents. He is an IEEE Fellow and an ACM
Senior Member.
</p>


<p>

<h2>Professional Experience</h2>
<!-- ==================================================================== -->
<table width='100%'>
  <tr>
    <td class="heading"><span class="position">Director of Engineering,
          Google Research</span>
    </td><td class="posdate">February 2020 - Present</td>
  </tr>
  <tr><td colspan='2' class="poscompany"><a href="https://google.com"
                                target="_blank"> Google LLC.</a>,
                                Auckland, New Zealand</td>
  </tr>
  <tr><td colspan='2' class="possummary">Leading research in scalable
      distributed systems.</td>
  </tr>
<tr><td colspan='2'><p/></td></tr>

<!-- ==================================================================== -->
  <tr>
    <td class="heading"><span class="position">Sr. Director, Compilers
    and Tools</span>
    </td><td class="posdate">September 2016 - February 2020</td>
  </tr>
  <tr><td colspan='2'
    class="poscompany"><a href="http://barefootnetworks.com"
    target="_blank">Barefoot Networks, an Intel Company</a>,
    Palo Alto, CA.</td>
</tr>
<tr><td colspan='2' class="possummary">Lead the development and
  productization of language, compilers and tools for programmable
  network devices.</td>
</tr>
<tr><td colspan='2' class="possummary">
<ul>
<li>Led the development and productization of the first <a href='https://www.barefootnetworks.com/products/brief-p4-studio/'>domain
  specific networking stack</a> using the <a href='https://p4.org'>P4
  language</a> on the <a href='https://www.barefootnetworks.com/products/brief-tofino-2/'>Tofino family</a>
  of programmable packet processing ASICs. Managed the compilers and
  tools teams.</li>
<li>Lead the development of the <a href='https://p4.org'>P4
    Language</a>: worked with the p4.org community to evolve the P4
  language to support customer-specific requirements; acted as
  co-chair of the <a href='https://p4.org/working-groups/'>P4 Architecture Working Group</a>, responsible for defining the Portable Switch Architecture.</li>
<li> Defined the strategy around P4 tools and designed, developed and
  productized the P4 Insight visualization tool.</li>
<li>Worked with internal Barefoot Networks teams to define the architecture of several generations of Tofino.</li>
  </td>
</tr>
<tr><td colspan='2'><p/></td></tr>

<!-- ==================================================================== -->
  <tr>
    <td class="heading"><span class="position">Sr. Director of Engineering
    (2013-2016), Director (2009-2013)</span>
    </td><td class="posdate">October 2009 - September 2016</td>
  </tr>
  <tr><td colspan='2'
          class="poscompany"><a href="http://www.qualcomm.com/about/research/locations/bay-area">Qualcomm
          Research Silicon Valley</a>, Santa Clara, CA.</td>
</tr>
  <tr><td class="possummary">Led Qualcomm's Power Aware Computing
  strategy.</td>
</tr>
<tr><td colspan='2' class="possummary">
<ul>

  <li>Led projects on heterogeneous mobile computing, including the
<a href="http://developer.qualcomm.com/software/heterogeneous-compute-sdk">Snapdragon
  Heterogeneous Compute SDK</a>, and parallel libraries, e.g., best in
  class ARM math libraries
  (<a href="http://developer.qualcomm.com/software/qualcomm-math-libraries">Snapdragon
  Math Libraries</a>)</li>

  <li>Led the development of the first
end-to-end <a href="http://dx.doi.org/10.1145/2517327.2442543">parallel
browser</a> and <a href="http://github.com/mcjs/mcjs">parallel
JavaScript engine</a> for mobile devices.</li>

<li>Responsible for management, mentoring, and hiring.</li>

<li>Led collaborations with academia (UC Berkeley, UIUC, UT Austin,
  University of Washington, Georgia Tech).</li>

</ul>
</td></tr>
<tr><td colspan='2'><p/></td></tr>

<!-- ==================================================================== -->
  <tr>
    <td class="heading"><span class="position">Manager, Programming Models and
Tools for Scalable Systems Group</span>
    </td><td class="posdate">September 2004 - October 2009</td>
  </tr>
  <tr><td colspan='2'
          class="poscompany"><a href="http://www.research.ibm.com">IBM
          T.J. Watson Research Center</a>, Yorktown Heights,
          NY.</td>
</tr>
  <tr><td colspan='2' class="possummary">Job responsibilities include leading
research projects with globally distributed teams. Developed and
contributed to the IBM Research strategy in compilers and systems
software.</td>
</tr>
<tr><td colspan='2' class="possummary">
<dd> Led the <a
  href="https://en.wikipedia.org/wiki/PERCS">PERCS
  (DARPA HPCS)</a> Compilers team. As part of this effort we explored
  and developed a number of technologies to improve programmer
  productivity:

<ul>
<li> Continuous Program Optmization (CPO): combine static and dynamic
    compilation and allow statically compiled languages to be executed using
    a managed runtime, in order to continuously monitor and adapt to changes
    in the execution environment.  We developed the CPO vision and
    implemented several optimization prototypes that take as input system
    wide monitoring and optimize an application across
    runs. <span class="cvfull">Papers published
    in <a href="https://doi.org/10.1109/PACT.2005.32">PACT
    2005</a>, <a href="https://doi.org/10.1147/rd.502.0239">IBM System
    Journal</a>, and PAC2 2004.</span>
</li>
<li> The <a href="http://www.alphaworks.ibm.com/tech/upccompiler">xlUPC
    compiler</a>: lead the design and development of a UPC compiler for
    IBM platforms, including IBM pSeries and Blue Gene.  The xlUPC
    compiler is the first compiler and runtime system that scales PGAS
    programs to hundreds of thousands of threads.  The compiler was
    used also in the <a href="http://www.hpcchallenge.org">HPC
    Challenge Productivity Competition</a>, and won the award every
    year we participated (2005, 2006, 2008, 2009)
</li>
<li> Initiated and supervised the development of math libraries for
    high performance linear algebra. </li>
<li> Drove the design and development of tracing libraries for the
    monitoring of the full execution stack.  Contributions to
    the design on the performance counter design in the IBM pSeries
    processors, OS tracing infrastructure and application monitoring
</li>
</ul>

</dd><p>
<dd> Led exploratory projects in parallel programming models and
  parallel languages to improve programmer productivity:
  <ul>
  <li>Asynchronous execution to improve parallel execution: load
  balancing through work stealing, performance portability,
  acceleration support</li>
  <li>Transactional Memory and Thread Level Speculation -- using
  speculative execution to improve programmability and efficiency</li>
  </ul>
</dd><p/>
<dd> Mentoring IBM employees, PhD students and student interns.
<dd> Extensive collaborations with academia.
</dd><p/>
</td></tr>
<tr><td colspan='2'><p/></td></tr>

<!-- ==================================================================== -->
  <tr>
    <td class="heading"><span class="position">Research Staff Member</span>
    </td><td class="posdate">July 2000 - September 2004</td>
  </tr>
  <tr><td colspan='2'
          class="poscompany"><a href="http://www.research.ibm.com">IBM
          T.J. Watson Research Center</a>, Yorktown Heights,
          NY.</td>
</tr>
<tr><td colspan='2' class="possummary">
 Participated in the design and development of system software and
 performance analysis tools for massively parallel systems: Blue Gene
 and PERCS.</td>
</tr>
<tr><td colspan='2' class="possummary">
<ul>

<li> PERCS (DARPA HPCS): Participated in the initial phases of the project,
  initially as a member of the compiler team, and starting in 2004, leading
  it.  Established the research agenda and demonstrated the initial
  feasability for the Continuous Program Optimization, UPC compiler, Linear
  Algebra Compiler, etc.</li>

<li> <a href=http://www.research.ibm.com/bluegene>Blue Gene</a>.
Designed and developed a highly multithreaded simulator for the Blue
Gene/C chip.  Participated in the design and developed an initial
prototype for the job launching system on Blue Gene/L. Designed and
developed an initial prototype of the xl UPC compiler for the Blue
Gene/L architecture. Designed and evaluated Thread Level Speculation
support for Blue Gene/Q. Application evaluation across multiple Blue
Gene families.</li>

<li> Performance monitoring tools.  Designed and developed internal tools
for performance analysis using the hardware performance monitoring counters
and provided feedback to the Power architecture performance team. Developed
a methodology for performance monitoring and adaptation based on
histories<span class="cvfull">
(see <a href="https://doi.org/10.1109/PACT.2003.1238018">PACT 2003
paper</a>)</span>. </li>

</ul>
</td></tr>
<tr><td colspan='2'><p/></td></tr>

<!-- ==================================================================== -->
  <tr>
    <td class="heading"><span class="position">Graduate Research Assistant</span>
    </td><td class="posdate">August 1996 - June 2000</td>
  </tr>
  <tr><td colspan='2'
          class="poscompany"><a href="http://www.cs.uiuc.edu">Computer
          Science Department</a>, Univ. of Illinois at
          Urbana-Champaign, Urbana, IL.</td>
</tr>
  <tr><td colspan='2' class="possummary">Conducted research in
        the <a href="http://polaris.cs.uiuc.edu/polaris/polaris.html">Polaris</a>
        and Delphi projects, working on compile-time performance
        prediction, data locality, and parallel programming models.
</td>
</tr>
<tr><td colspan='2' class="possummary">
      <ul>
<li> Extended the Polaris parallelizing compiler with code generation
passes for <a
href="http://www.cs.rice.edu/~willy/TreadMarks/overview.html">TreadMarks</a>
and <a href="http://www-csag.cs.uiuc.edu/projects/comm/fm.html">Fast
Messages</a>. Maintained the Polaris development environment.</li>

<li> Developed <a
href=http://polaris.cs.uiuc.edu/matmarks>MAT<i>marks</i></a>, an
environment for parallel programming with MATLAB based on
TreadMarks. Obtained linear speedups for several applications on a
network of workstations.</li>

<li> Worked on data locality and false sharing characterization of
applications running on multiprocessor programs. Metrics derived from
this study are to be used for both driving compiler optimizations for
locality and program performance prediction for new architectures.</li>

<li> Developed a compile-time model for cache memory hierarchies that
is able to predict program memory behavior within 5% of the actual
cache behavior.</li>
</ul>

</td></tr>
<tr><td colspan='2'><p/></td></tr>

<!-- ==================================================================== -->
  <tr>
    <td class="heading"><span class="position">Research Associate</span>
    </td><td class="posdate">May 1995 - July 1996</td>
  </tr>
  <tr><td colspan='2'
          class="poscompany">CyberMarche, Inc., Morgantown WV</td>
</tr>
<tr><td colspan='2' class="possummary">
Responsible for the design, implementation, and testing of systems
targeted towards knowledge gathering and sharing for project management.
</td>
</tr>
<tr><td colspan='2' class="possummary">
<ul>

<li>Enterprise Engineering Knowledge Base (EEKB), a project
targeted towards knowledge gathering and sharing in engineering
environments.
<!-- As an outcome of this project, I designed and
implemented a Electronic Notebook for designers to record their daily
activities. The entries in the Notebook can be made available to other
people in the organization through Web, if the creator desires to make
his notes public. <br> Implemented a design defects database,
as an example of knowledge creation and sharing using Electronic
Notebooks. <br> The project was designed using Rumbaugh's OMT, and coded in
Java, using Oracle as a permanent storage for data.
-->
</li>

<li>Project Assessment and Coordination for Teams (PACT), a Project
Management System (PMS) to be used by Hitachi, Ltd.
<!-- The system
enhances Microsoft Project capabilities adding distributed access to
the project data, metrics and assessments for the project as a whole
or for individual tasks, and also the ability to attach results or
documents to individual tasks. A prototype was implemented using
Visual Basic, Oracle, and OLE on a Windows/Windows NT platform.
-->
</li>
</ul>
	Additional responsibilities included system administrator for
a computer network consisting of Sun and IBM-PC computers.
</td></tr>
<tr><td colspan='2'><p/></td></tr>

<!-- ==================================================================== -->
  <tr>
    <td class="heading"><span class="position">Graduate Research
    Assistant</span>
    </td><td class="posdate">August 1993 - May 1995</td>
  </tr>
  <tr><td colspan='2'
          class="poscompany"><a href="http://www.cerc.wvu.edu">Concurrent
          Engineering Research Center-WVU</a>, Morgantown, WV</td>
</tr>
<tr><td colspan='2' class="possummary">
    Conducted research in communication scheduling algorithms and
    software verification.</td>
</tr>
<tr><td colspan='2' class="possummary">
<ul>
    <li> Designed and implemented a Software Project Model which
provides a customizable view of a project for each team involved in
software development and verification. The work was part of the
Independent Verification and Validation of Software (IV&V) Project, a
NASA sponsored effort to develop a collaborative environment for teams
of engineers involved in software production.
    <li>Developed an object oriented gateway to access Oracle services
from CORBA compliant clients as part of the Information Sharing System
(ISS) Project, a CORBA based system for transparent access to
information stored in heterogenous repositories. Also as part of this
project, implemented a Scheme interface to Orbix's Dynamic Invocation
Interface. The work involved programming in C++, Scheme, Oracle,
      Orbix, and Web technologies on Unix platforms.
      <!--
    <li>Ported NIH Class Library on multiple platforms: SGI, HP,
DEC-Risc, DEC-Vax, PC-DOS.
    <li>Designed a parallel z-buffer algorithm and implemented it in
      Split-C on a CM5 parallel computer.
    <li>Developed a multiprefix parallel algorithm, and implemented it
      using several parallel programming languages (C*, Split-C) and
      communication libraries on a Thinking Machine CM5 parallel
      computer.
      -->
    <li>The research for the Master's Thesis involved design and
      implementation of several communication scheduling algorithms.
</ul>
</td></tr>
<tr><td colspan='2'><p/></td></tr>

<!-- ==================================================================== -->
  <tr>
    <td class="heading"><span class="position">Research Associate</span>
    </td><td class="posdate">June 1991 - August 1993</td>
  </tr>
  <tr><td colspan='2' class="poscompany">IPA (Institute for Design in
          Automation), Cluj-Napoca, Romania</td>
</tr>
<tr><td colspan='2' class="possummary">
    Designed and developed production software.</td>
</tr>
<tr><td colspan='2' class="possummary">
<ul>
  <li>Designed and developed an object-oriented Digital
    Components Simulator to be used in a Digital Boards Testing.
    System sold in France.
  <li>Devised and implemented a Cartographic System for Survey
    Measurements.
</ul>
</td></tr>
<tr><td colspan='2'><p/></td></tr>
</table>


<h2>Education</h2>
<blockquote>
PhD in Computer Science, <a href="http://www.cs.uiuc.edu/">University
    of Illinois at Urbana-Champaign</a>, Urbana, IL, June 2000
<div class="cvfull">
Thesis Title: <a class="title"
href="https://www.ideals.illinois.edu/handle/2142/81985">Compile-time
Performance Prediction of Scientific Programs</a>. Available as UIUC
Technical Report UIUCDCS-R-2000-2167.
</div>
</blockquote>

<blockquote>
MS in Computer Science, <a href="http://www.cs.wvu.edu/">West Virginia University</a>,
Morgantown, WV, May 1995
<div class="cvfull">
	Thesis Title: Optimizing Communication in Parallel Compilers
</div>
</blockquote>

<blockquote>
MS in Computer Engineering,
<a href="http://www.utcluj.ro/utcn/divisions.html">Technical
	University Cluj-Napoca</a>, Romania, June 1991
<div class="cvfull">
	Thesis Title: Sistem pentru Analiza si Recunoasterea
Semnalului Vocal (Speech Analysis and Recognition System)
</div>
</blockquote>

<h2>Awards</h2>
<div class="cv2page">
<ul>
<li> IEEE Fellow, 2021 (for contributions to programming models
     for parallel machines and heterogeneous mobile devices).</li>
<li> ACM Senior Member, 2009</li>
<li> The HPC Challenge Productivity Award, 2005, 2006, 2008, 2009</li>
<li> IBM Outstanding Technical Achievement Award, 2008</li>
<li> IBM Invention Achievement Award, 2005, 2006, 2007, 2008, 2009</li>
<li> IBM Research Division Award, 2003, 2006</li>
</ul>
</div>
<div class="cvfull">
<ul>
<li> Dec 2020 - IEEE Fellow for contributions to programming models
     for parallel machines and heterogeneous mobile devices.</li>
<li> Apr 2009 - ACM Senior Member</li>
<li> Nov 2008 - The 2008 HPC Challenge Class 2 Award</li>
<li> Mar 2008 - IBM Outstanding Technical Achievement Award</li>
<li> Mar 2008 - IBM Invention Achievement Award, Fifth plateau</li>
<li> Apr 2007 - IBM Invention Achievement Award, Third plateau</li>
<li> Nov 2006 - The 2006 HPC Challenge Class 2 Award - Best
  Performance and Productivity</li>
<li> Jul 2006 - IBM Invention Achievement Award, Second plateau</li>
<li> Jul 2006 - IBM Research Division Technical Group Award</li>
<li> Feb 2006 - IBM Research Division Award</li>
<li> Nov 2005 - The 2005 HPC Challenge Class 2 Award - Best Productivity</li>
<li> Apr 2005 - IBM Invention Achievement Award, First plateau</li>
<li> Oct 2003 - IBM Research Division Technical Group Award</li>
<li>June 1996 - Software Developer Excellence Award, CyberMarche Inc.</li>
<li>May 1991 - First Prize (with team) at the National Student Contest, Software Section, Timisoara, Romania.</li>
<li>May 1990 - First Prize (with team) at the National Student Contest, Hardware Section, Bucharest, Romania.</li>
</ul>
</div>

<a name="publications"></a>
<h2>Keynote Presentations</h2>
<ol>
  <li><a class="title" href="http://workshops.inf.ed.ac.uk/asr-mov/index.php#program">Qualcomm Symphony: Orchestrating
  Heterogeneity for Power Aware
  Computing</a>, <a href="http://workshops.inf.ed.ac.uk/asr-mov/">Workshop
  on Architectures and Systems for Real-time Mobile Vision
  Applications (ASR-MOV)</a> - In conjunction with CGO 2016</li>
  <li><a class="title"
  href="http://bard-dl.qualcomm.com:6262/manticore/CGO2014Keynote.pdf">Are
  scripting languages ready for mobile
  computing?</a>, <a href="http://www.cgo.org/cgo2014"
  class="conf">The 2014 International Symposium on Code Generation and
  Optimization, CGO 2014</a></li>
  <li><a class="title"
  href="http://conferences.inf.ed.ac.uk/pact2013/slides/PACT2013Keynote.pdf">Parallel Programming for Mobile
  Computing</a>, <a href="http://conferences.inf.ed.ac.uk/pact2013/"
  class="conf">The 22nd International Conference on Parallel
  Architectures and Compilation Techniques, PACT 2013</a></li>
  <li><a href="http://prism.sejong.ac.kr/download/p04_Calin_Cascaval.pdf"
  class="title">Programming for Mobile
  Gadgets</a>, <a href="http://prism.sejong.ac.kr/prism-1.html"
  class="conf">The First International Workshop on Parallelism in
  Mobile Platforms, PRISM-1</a> - In conjunction with HPCA 2013</li>
  <li><a class="title" href="">Power
  Programming</a>, <a href="http://pmea.ac.upc.edu"
  class="conf">Programming Models for Emerging Architectures
  (PMEA)</a> - In conjunction with PACT 2010</li>
</ol>

<h2>Publications</h2>
<p><a href="http://scholar.google.com/citations?user=ezEWSZ0AAAAJ">Google
   Scholar citations</a>: 4750 (as of July 20, 2021).</p>

<div class="cv2page">
Five most relevant recent publications:
<ol>

<li><a class='title'
 href="http://dx.doi.org/10.1145/2576195.2576209">Deoptimization for
 dynamic language JITs on typed, stack-based virtual
 machines</a><br/>Madhukar N. Kedlaya, Behnam Robatmili, Calin
 Cascaval, Ben Hardekopf<br/>
<a class='conf' href="http://vee2014.cs.technion.ac.il/">Virtual Execution Environments (VEE 2014)</a>, Mar 2014. <i>Best Paper Award</i>.<br/><br/></li>

<li><a class='title' href="http://dx.doi.org/10.1145/2517327.2442543"
title="ZOOMM: a parallel web browser engine for multicore mobile
devices">Zoomm: A Parallel Web Browser Engine for Multicore Mobile
Devices</a><br/> Calin Cascaval, Seth Fowler, Pablo Montesinos, Wayne
Piekarski, Mehrdad Reshadi, Behnam Robatmili, Michael Weber, and
Vrajesh Bhavsar<br/> Proceedings of <a class='conf'
href="http://ppopp2013.ics.uci.edu">The 18th ACM SIGPLAN Symposium on
Principles and Practice of Parallel Programming (PPoPP 2013)</a>,
Shenzhen, China, Feb 2013.<br/><br/></li>

<li><a class='title'
href="http://doi.acm.org/10.1145/1504176.1504181">
How Much Parallelism is There in Irregular Applications?</a><br/>
Milind Kulkarni, Martin Burtscher, R. Inkulu, Keshav Pingali, Calin
Cascaval <br/> Proceedings of the <a class='conf'
href='http://ppopp09.rice.edu'>14th ACM SIGPLAN Symposium on
Principles and Practice of Parallel Programming, PPoPP'09</a>,
Raleigh, NC, February 2009 <br/><br/></li>

<li><!-- ACM DL Article 1400228-->
<div class="acmdlitem"
id="item1400228"><img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/><a href="http://dl.acm.org/authorize?031797"
title="Software transactional memory: why is it only a research
toy?" class="title">Software transactional memory: why is it only a research
toy?</a><br/>
Calin Cascaval, Colin Blundell, Maged Michael, Harold W. Cain, Peng
  Wu, Stefanie Chiras, Sid Chatterjee<br/>
Communications of the ACM, Nov 2008</div><br/></li>

<li><a class='title'
href="http://iacoma.cs.uiuc.edu/iacoma-papers/isca06_bulk.pdf">Bulk
Disambiguation of Speculative Threads in Multiprocessors</a><br/>
Luis Ceze, James Tuck, Calin Cascaval, and Josep Torrellas<br/>
Proceedings of the <a class='conf'
href="http://www.ece.neu.edu/conf/isca2006/">33rd Annual International
Symposium on Computer Architecture, ISCA 2006</a>, Boston, MA, June
2006
<br/><br/></li>
</ol>

</div>
<div class="cvfull">
<ol>

<li><a class='title'
       href='https://dl.acm.org/citation.cfm?id=3230582'> p4v:
       practical verification for programmable data planes</a><br/>Jed
       Liu, William Hallahan, Cole Schlesinger, Milad Sharif,
       Jeongkeun Lee, Robert Soule, Han Wang, Calin Cascaval, Nick
       McKeown, Nate Foster<br/>
  <a href='http://conferences.sigcomm.org/sigcomm/2018/'>SIGCOMM
    2018</a>, Budapest, Hungary, Aug 2018<br/><br/></li>

<li><a class='title'
       href='http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7140678'>
       Concurrency in Mobile Browser Engines</a><br/>Calin Cascaval,
       Pablo Montesinos-Ortego, Behnam Robatmili, Dario
       Suarez-Gracia<br/><a href="http://www.computer.org/csdl/mags/pc/2015/03/index.html">IEEE Pervasive Computing, Vol. 14, Issue 3</a>,
       July-Sept, 2015<br/><br/></li>

<li><a class='title'
  href="http://dx.doi.org/10.1145/2576195.2576211">MuscalietJS:
  rethinking layered dynamic web runtimes</a><br/> Behnam Robatmili,
  Calin Cascaval, Mehrdad Reshadi, Madhukar N. Kedlaya, Seth Fowler,
  Vrajesh Bhavsar, Michael Weber, Ben Hardekopf<br/>
<a class='conf' href="http://vee2014.cs.technion.ac.il/">Virtual Execution Environments (VEE 2014)</a>, Mar 2014<br/><br/></li>

 <li><a class='title'
 href="http://dx.doi.org/10.1145/2576195.2576209">Deoptimization for
 dynamic language JITs on typed, stack-based virtual
 machines</a><br/>Madhukar N. Kedlaya, Behnam Robatmili, Calin
 Cascaval, Ben Hardekopf<br/>
<a class='conf' href="http://vee2014.cs.technion.ac.il/">Virtual Execution Environments (VEE 2014)</a>, Mar 2014. <i>Best Paper Award</i>.<br/><br/></li>

<li><a class='title' href="http://dl.acm.org/authorize?689314%5C6" title="ZOOMM: a parallel web browser engine for multicore mobile devices">Zoomm: A Parallel Web Browser Engine for Multicore Mobile Devices</a><br/>
Calin Cascaval, Seth Fowler, Pablo Montesinos, Wayne Piekarski, Mehrdad Reshadi, Behnam Robatmili, Michael Weber, and Vrajesh Bhavsar<br/>
Proceedings of <a class='conf' href="http://ppopp2013.ics.uci.edu">The 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2013)</a>, Shenzhen, China, Feb 2013.
<br/>
<br/>
</li>

<li><a class='title' href="http://homes.cs.washington.edu/~asampson/media/papers/webchar-tr.pdf">Automatic Discovery of Performance and Energy Pitfalls in HTML and CSS</a><br>
Adrian Sampson, Calin Cascaval, Luis Ceze, Pablo Montesinos, and Dario Suarez-Gracia<br/>
<a class='conf' href="http://www.iiswc.org/iiswc2012/">2012 IEEE International Symposium on Workload Characterization (IISWC)</a>, Nov 2012
<br/>
<br/>
</li>

 <li><a class='title' href="">Multidimensional dynamic behavior in
mobile computing</a><br/>Mehrdad Reshadi, Calin Cascaval<br/>
<a class="conf" href="http://www.iiswc.org/iiswc2012/index.html">2012 IEEE International Symposium on Workload Characterization</a>, Nov 2012
<br/><br/></li>

<li><a class='title' href="https://www.usenix.org/system/files/conference/hotpar12/hotpar12-final58.pdf">A Case for Parallelizing Web Pages</a><br/>
Haohui Mai, Shuo Tang, Samuel T. King, Calin Cascaval, Pablo Montesinos<br/>
<a class="conf" href="https://www.usenix.org/conference/hotpar12/">4th USENIX Workshop on Hot Topics in Parallelilsm (HotPar'12)</a>, Jun 2012
<br/><br/></li>

<li> <a class='title' href="http://">Heterogenous Systems
Programming</a><br/>Calin Cascaval, Pablo Montesinos<br/> 2nd Workshop
on SoC Architecture, Accelerators and Workloads (SAW-2), Feb,
2011<br/><br/></li>

<li> <a href="http://ieeexplore.ieee.org:80/xpls/abs_all.jsp?arnumber=5571946" class="title">A Taxonomy of Accelerator Architectures and their
Programming Models</a><br/> Calin Cascaval, Siddhartha Chatterjee,
Hubertus Franke, Kevin Gildea, and Pratap Pattnaik<br/> IBM Journal of
Research and Development, vol 54, issue 5, Sept/Oct 2010<br/> <br/></li>

<li> <!-- ACM DL Article 1610271-->
<div class="acmdlitem" id="item1610271">
<img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/>
<a href="http://dl.acm.org/authorize?269122"
title="The Bulk Multicore architecture for improved programmability"
class='title'>The Bulk Multicore Architecture
for Improved Programmability</a>
<br/> Josep Torrellas, Luis Ceze,
James Tuck, Calin Cascaval, Pablo Montesinos, Wonsun Ahn, Milos
Prvulovic<br/> Communications of the ACM, Dec 2009</div><br/></li>

<li> <a class="title" href="http://domino.research.ibm.com/comm/research_people.nsf/pages/cascaval.pubs.html/$FILE/pact09_workstealing.pdf">Analytical
    Modeling of Pipeline Parallelism</a><br>
Angeles Navarro, Rafael Asenjo, Siham Tabik and Calin Cascaval<br>
Proceedings of the <a href="http://pact09.renci.org" class="conf">IEEE
    International Conference on Parallel Architectures and Compilation
    Techniques</a> (PACT 2009),
Raleigh, NC, Sept 2009<br/><br/></li>

<li> <!-- ACM DL Article 1542358-->
<div class="acmdlitem"
id="item1542358"><img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/><a href="http://dl.acm.org/authorize?186774"
title="Load balancing using work-stealing for pipeline parallelism in
emerging applications">Load balancing using work-stealing for pipeline
parallelism in emerging
applications</a><br/>
Angeles Navarro, Rafael Asenjo, Siham Tabik, Calin Cascaval<br/>
ICS '09 Proceedings of the 23rd International conference on Supercomputing,&nbsp;2009</div>
<br/></li>

<li> <a class="title" href="http://research.ihost.com/apgas09/presentations/k-means-slides.pdf">Porting k-means clustering to accelerators with the APGAS runtime</a><br/>
David Cunningham, Sayantan Sur, George Almasi, Vijay Saraswat, and Calin Cascaval<br/>
Proceedings of the first <a class="title" href="http://research.ihost.com/apgas09">Workshop on Asynchrony in the Partition Global Address Space Languages</a>,
Yorktown Heights, NY, June 2009 (with ICS09)<br/><br/></li>

<li> <a class="title" href="http://domino.research.ibm.com/comm/research_people.nsf/pages/cascaval.pubs.html/$FILE/pespma09.pdf"
    rel="nofollow">Parallelization Spectroscopy: Analysis of
    Thread-level Parallelism in HPC Programs</a><br> Arun Kejariwal
    and Calin Cascaval<br> Proceedings of
    the <a class="conf" href="http://cccp.eecs.umich.edu/pespma/"
    rel="nofollow">The 2nd Workshop on Parallel Execution of
    Sequential Programs on Multi-core Architectures (PESPMA 2009)</a>,
    Austin, TX, June 2009
<br/><br/>
</li>

<li> <a class='title' href=''>Scalable RDMA performance in PGAS
    languages</a><br/>
Montse Farreras, George Almasi, Calin Cascaval, and Toni Cortes<br/>
Proceedings of the <a class="conf" href="http://www.ipdps.org/ipdps2009/">IEEE
    International Parallel & Distributed Processing Symposium</a>,
Rome, Italy, May 2009<br/><br/></li>

<li><a class='title' href="http://users.ices.utexas.edu/~burtscher/papers/ispass09.pdf">Lonestar: A Suite of Parallel Irregular
Programs</a><br/>
Milind Kulkarni, Martin Burtscher, Calin Cascaval, and Keshav Pingali<br/>
Proceedings of the <a class="conf" href="http://ispass.org/ispass2009/">2009 IEEE International
Symposium on Performance Analysis of Systems and Software</a>,
Boston, MA, April 2009<br/><br/></li>

<li><!-- ACM DL Article 1504181-->
<div class="acmdlitem"
id="item1504181"><img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/><a href="http://dl.acm.org/authorize?157341"
title="How much parallelism is there in irregular applications?"
class="title">
How much parallelism is there in irregular applications?</a><br/>
Milind Kulkarni, Martin Burtscher, R. Inkulu, Keshav Pingali, Calin
Cascaval <br/> Proceedings of the <a class='conf'
href='http://ppopp09.rice.edu'>14th ACM SIGPLAN Symposium on
Principles and Practice of Parallel Programming, PPoPP'09</a>,
Raleigh, NC, February 2009 </div><br/></li>

<li><a class='title'
href="http://doi.acm.org/10.1145/1504176.1504221">
Parallelization Spectroscopy: Analysis of thread level paralellism in
HPC programs</a><br/>
Arun Kejariwal, Calin Cascaval <br/>
Poster presentation at the <a class='conf'
href='http://ppopp09.rice.edu'>14th ACM SIGPLAN Symposium on
Principles and Practice of Parallel Programming, PPoPP'09</a>,
Raleigh, NC, February 2009 <br/><br/></li>

<li><!-- ACM DL Article 1400228-->
<div class="acmdlitem"
id="item1400228"><img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/><a href="http://dl.acm.org/authorize?031797"
title="Software transactional memory: why is it only a research
toy?" class="title">
Software transactional memory: why is it only a research toy?</a><br/>
Calin Cascaval, Colin Blundell, Maged Michael, Harold W. Cain, Peng
Wu, Stefanie Chiras, Sid Chatterjee<br/>
Communications of the ACM, Nov 2008</div><br/></li>

<li><i>Compiler and Runtime Techniques for Software Transactional
    Memory Optimization</i><br/>
Peng Wu, Maged Michael, Christoph von Praun, Takuya Nakaike, Rajesh
Bordawekar, Harold W. Cain, Calin Cascaval, Siddhartha Chatterjee,
Stefanie Chiras, Rui Hou, Mark Mergen, Xiaowei Shen, Michael
F. Spear, Hua Yong Wang , Kun Wang<br/>
In the Journal of Concurrency and Computation: Practice and
    Experience<br/><br/></li>


<li><a class='title'
href="cascaval.pubs.html/$FILE/lcpc08.pdf">
Compiler-driven Program Dependence Profiling for To Guide Program Parallelization</a><br/>
Peng Wu, Arun Kejariwal, and Calin Cascaval<br/>
Proceedings of the <a class='conf' href="http://www-user.cs.ualberta.ca/conferences/lcpc08">21st International
Workshop on Languages and Compilers for Parallel Computing, LCPC'08</a>,
Edmonton, AB, 2008<br/><br/></li>

<li><div class="acmdlitem"
id="item1345224"><img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/><a href="http://dl.acm.org/authorize?051569"
title="Performance without pain = productivity: data layout and
collective communication in UPC" class="title">
Performance without pain = productivity: data layout and collective communication in UPC</a><br/>
Rajesh Nishtala, George Almasi, and Calin Cascaval<br/>
Proceedings of the <a class='conf' href='http://research.ihost.com/ppopp08'>13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming,
    PPoPP'08</a>,
Salt Lake City, UT, February 2008
</div><br/></li>


<li><!-- ACM DL Article 1345234-->
<div class="acmdlitem"
id="item1345234"><img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/><a href="http://dl.acm.org/authorize?051577"
title="Modeling optimistic concurrency using quantitative dependence
analysis" class="title">
Modeling optimistic concurrency using quantitative dependence analysis</a><br/>
Christoph von Praun, Rajesh Bordawekar, and Calin Cascaval<br/>
Proceedings of the <a class='conf' href='http://research.ihost.com/ppopp08'>13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming,
    PPoPP'08</a>,
Salt Lake City, UT, February 2008
</div><br/></li>

<li><a class="title"
href="http://www.cs.washington.edu/homes/luisceze/publications/mspc08_color.pdf">Concurrency Control with Data Coloring</a><br/>
Luis Ceze, Christoph von Praun, Calin Cascaval, Pablo Montesinos, and Josep Torrellas<br/>
Proceedings of the <a class="conf" href="http://www.cs.umass.edu/~emery/MSPC08/?q=MSPC08">ACM SIGPLAN Workshop on Memory Systems Performance and Correctness</a>, Seattle, WA, March 2008
<br/><br/></li>

<li><a class='title'
href="cascaval.pubs.html/$FILE/locality-analysis.pdf">
Multidimensional blocking in UPC</a><br/>
Christopher Barton, Calin Cascaval, George Almasi, Rahul Garg, Jose Nelson Amaral, and Montse Farreras<br/>
Proceedings of the <a class='conf' href="http://polaris.cs.uiuc.edu/lcpc07">20th International
Workshop on Languages and Compilers for Parallel Computing, LCPC'07</a>,
Urbana, IL, 2007<br/><br/></li>

<li><div class="acmdlitem"
id="item1229443"><img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/><a href="http://dl.acm.org/authorize?954584"
title="Implicit parallelism with ordered transactions" class="title">
Implicit parallelism with ordered transactions</a><br/>
Christoph von Praun, Luis Ceze, and Calin Cascaval<br/>
Proceedings of the
  2007 <a class='conf' href="http://ftg.lbl.gov/ppopp07/ppopp07.html">ACM SIGPLAN
    Symposium on Principles and Practice of Parallel Programming,
    PPoPP'07</a>,
San Jose, CA, March 2007
</div><br/></li>

<li><a class='title'
href="http://research.ihost.com/lcpc06/final/55/55_Paper.pdf">
A Characterization of Shared Data Access Patterns in UPC
Programs</a><br/>
Christopher Barton, Calin Cascaval, and Jose Nelson Amaral<br/>
Proceedings of the <a class='conf' href="http://research.ihost.com">19th
    International
Workshop on Languages and Compilers for Parallel Computing,
    LCPC'06</a>,
New Orleans, LA, 2006<br/><br/></li>

<li><div class="acmdlitem"
id="item1136506"><img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/><a href="http://dl.acm.org/authorize?819316"
title="Bulk Disambiguation of Speculative Threads in
Multiprocessors" class="title">
Bulk Disambiguation of Speculative Threads in Multiprocessors</a><br/>
Luis Ceze, James Tuck, Calin Cascaval, and Josep Torrellas<br/>
Proceedings of the <a class='conf'
href="http://www.ece.neu.edu/conf/isca2006/">33rd Annual International
Symposium on Computer Architecture, ISCA 2006</a>, Boston, MA, June
2006
</div><br/></li>

<li><div class="acmdlitem"
id="item1133995"><img class="acmdigitizer" src="http://dl.acm.org/images/oa.gif" width="25"
height="25" border="0" alt="ACM DL Author-ize service"
style="vertical-align:middle"/><a href="http://dl.acm.org/authorize?817426"
title="Shared memory programming for large scale machines" class="title">
Shared memory programming for large scale machines</a><a class='title'
href="http://www.research.ibm.com/people/c/cascaval/pldi06.pdf">Shared
Memory Programming for Large Scale Machines</a><br/> Christopher
Barton, Calin Cascaval, George Almasi, Yili Zheng, Montse Farreras,
Siddhartha Chatterjee, Jose Nelson Amaral<br/> Proceedings of the <a
class='conf' href="http://research.microsoft.com/conferences/pldi06/">ACM SIGPLAN
2006 Conference on Programming Language Design and Implementation,
PLDI 2006</a>, Ottawa, Canada, June 2006
</div><br/></li>

<li><a class='title' href="https://doi.org/10.1147/rd.502.0239">Performance
and environment monitoring for Continuous Program Optimization</a><br/>
Calin Cascaval, Evelyn Duesterwald, Peter F. Sweeney, Robert
W. Wisniewski<br/> IBM Journal of Research and Development, Volume 50,
Number 2/3, March 2006<br/> <br/></li>

<li> <a class='title' href="https://doi.org/10.1109/PACT.2005.32">Multiple
Page Size Modeling and Optimization</a><br/> Calin Cascaval, Evelyn
Duesterwald, Peter F. Sweeney, and Robert W. Wisniewski<br/> Proceedings of
the <a class='conf' href="https://doi.org/10.1109/PACT.2005.32">The
Fourteenth International Conference on Parallel Architectures and
Compilation Techniques (PACT 2005)</a>, Sept. 2005, St. Louis, MO <br/><br/>
     </li>

<li> <a class='title'
href="https://ieeexplore.ieee.org/document/1419937">Optimizing NANOS OpenMP
for the IBM Cyclops Multithreaded Architecture</a><br/>David Rodenas, Xavier
Martorell, Eduard Ayguade, Jesus Labarta, George Almasi, Calin Cascaval,
Jose Castanos, Jose E. Moreira<br/>Proceedings of the <a class='conf'
href="http://www.ipdps.org/ipdps2005/index.html">19th IEEE International
Parallel and Distributed Processing Symposium (IPDPS'05)</a>, April 2005,
Denver, CO.  <br/><br/>
</li>


<li> Performance and Environment Monitoring for Whole-System
Characterization and Optimization<br/> Robert W. Wisniewski, Peter
F. Sweeney, Kartik Sudeep, Matthias Hauswirth, Evelyn Duesterwald, Calin
Cascaval, and Reza Azimi<br/> The first Watson Conference on
Interaction between Architecture, Circuits, and Compilers, Oct. 2004,
Yorktown Heights, NY.  <br/><br/> </li>

<li> <a class='title'
href="https://doi.org/10.1109/PACT.2003.1238018">Characterizing
and Predicting Program Behavior and its Variability</a><br/>
Evelyn Duesterwald, Calin Cascaval, and Sandhya Dwarkadas<br/>
Proceedings of the <a class='conf'
href="http://www.pactconf.org">Twelfth International Conference
on Parallel Architectures and Compilation Techniques (PACT 2003)</a>,
Sept. 2003, New Orleans, LA.  <br/><br/> </li>

<li> <a class='title'
href="http://www.research.ibm.com/people/c/cascaval/europar03.pdf">An
Overview of the Blue Gene/L System Software
     Organization</a><br/> George Almasi, Ralph Bellofatto, Calin
     Cascaval, Jose G. Castanos, Luis Ceze, Paul Crumley,
     C. Christopher Erway, Joseph Gagliano, Derek Lieber, Jose
     E. Moreira, Alda Sanomiya, and Karin Strauss<br/> Proceedings of
     the <a class='conf' href="http://europar-itec.uni-klu.ac.at">International
     Conference on Parallel and Distributed Computing (Euro-Par
     2003)</a> Aug. 2003, Klagenfurt, Austria.
<br/><br/>
</li>

<li> <a class='title'
href="http://www.research.ibm.com/people/c/cascaval/ics03.pdf">Estimating
Cache Misses and Locality Using
     Stack Distances</a><br/> Calin Cascaval and David
  A. Padua<br/>
     Proceedings of the <a class='conf'
     href="http://www.csit.fsu.edu/ics03">International Conference on
     Supercomputing (ICS 2003)</a>, June 2003, San Francisco,
     California, USA.
<br/><br/>
</li>

<li> <a class='title'
href="http://www.research.ibm.com/people/c/cascaval/wompat03.pdf">Evaluation
of OpenMP for the Cyclops
     Mulithreaded Architecture</a><br/> George Almasi, Eduard
     Ayguade, Calin Cascaval, Jose Castanos, Jesus Labarta, Fracisco
     Martinez, Xavier Martorell, Jose Moreira<br/> Proceedings of the
     <a class='conf' href="http://www.eecg.toronto.edu/wompat2003/"> Workshop on
     OpenMP Applications and Tools (WOMPAT 2003)</a>, Jun. 2003,
     Toronto, Canada.  <br/><br/>
</li>

<li> <a class='title'
href="http://www.research.ibm.com/people/c/cascaval/lcihpc2003.pdf">Full
Circle: Simulating Linux Clusters
     on Linux Clusters</a><br/> Luis Ceze, Karin Strauss, George
     Almasi, Patrick Bohrer, Jose R. Brunheroto, Calin Cascaval, Jose
     G. Castanos, Derek Lieber, Jose E. Moreira, Alda Sanomiya, and
     Eugen Schenfeld<br/> Proceedings of the <a class='conf'
     href="http://www.clusterworldexpo.com/default1.asp?nav=att&amp;alt=url&amp\
;url=/expoexchange/usercontent.asp%3FID%3D56%26EventKey%3D1">Fourth
     LCI International Conference on Linux Clusters</a>, Jun. 2003,
     San Jose, CA.  <br/><br/>
</li>

<li> <a class='title' href="http://www.research.ibm.com/people/c/cascaval/ipdps2003.pdf">
     System Management in the BlueGene/L Supercomputer</a><br/>
     G. Almasi, L. Bachega, R. Bellofatto, J. Brunheroto, C. Cascaval,
     J. Castanos, P. Crumley, C. Erway, J. Gagliano, D. Lieber,
     P. Mindlin, J.E. Moreira, R.K. Sahoo, A. Sanomiya, E. Schenfeld,
     R. Swetz, M. Bae, G. Laib, K. Ranganathan, Y. Aridor, T. Domany,
     Y. Gal, O. Goldshmidt, E. Shmueli<br/>Proceedings of the <a class='conf'
     href="http://vlsi.mcs.kent.edu/~parallel/workshops/ipdps03-mpp/">Third
     Workshop on Massively Parallel Processing (WMPP 2003)</a>,
     Apr. 2003, Nice, France.
<br/><br/>
</li>

<li> <a class='title' href="http://www.research.ibm.com/bluegene/">An
    Overview of the BlueGene/L Supercomputer</a><br/>N Adiga et al.,<br/>
  In Supercomputing, Nov, 2002<br/><br/></li>

<li> <a class='title'
href="http://www.research.ibm.com/people/c/cascaval/medea02.pdf">Dissecting
Cyclops: A Detailed Analysis of a
     Multithreaded Architecture</a><br/>
     George Almasi, Calin Cascaval, Jose G. Castanos, Monty Denneau
     Derek Lieber, Jose E. Moreira, and Henry S. Warren, Jr.<br/>
     Proceedings of the <a class='conf'
href="http://garga.iet.unipi.it/medea">Workshop on Chip
     MultiProcessor: Processor Architecture and Memory Hierarchy
     Related Issues (MEDEA 2002)</a>, Sept. 2002, Charlottesville,
  VA
<br/><br/>
</li>

<li> <a class='title' href="https://link.springer.com/article/10.1023/A:1019856029918">Demonstrating the Scalability of a Molecular Dynamics
     Application on a Petaflops Computer</a><br/>
     George S. Almasi, Calin Cascaval, Jose G. Castanos, Monty
     Denneau, Wilm Donath, Maria Eleftheriou, Mark Giampapa, Howard
     Ho, Derek Lieber, Jose E. Moreira, Dennis Newns, Marc Snir, Henry
     S. Warren, Jr.<br/>
     International Journal of Parallel Programming (IJPP), 30(4),
     Aug. 2002.
<br/><br/>

</li><li> <a class='title'
href="http://www.research.ibm.com/people/c/cascaval/msp02.pdf">Calculating
Stack Distances Efficiently</a><br/>
     George Almasi, Calin Cascaval, and David A. Padua<br/>
     Proceedings of the <a class='conf'
href="http://research.microsoft.com/~trishulc/msp2002">Workshop on
     Memory System Performance (MSP 2002)</a>, June 2002, Berlin,
     Germany
<br/><br/>
</li>

<li> <i>A survey of compiler techniques for energy efficient computing</i><br/> Calin
Cascaval, Jose G. Castanos, Derek Lieber,
     and Jose E. Moreira<br/>
     Austin Conference on Energy-Efficient Design, Feb. 2002, Austin,
    TX.
<br/><br/>
</li>

<li> <a class='title'
        href="https://ieeexplore.ieee.org/document/995720">Evaluation
        of a Multithreaded Architecture for Cellular
        Computing</a><br/> Calin Cascaval, Jose G. Castanos, Luis
        Ceze, Monty Denneau, Manish Gupta, Derek Lieber, Jose
        E. Moreira, Karin Strauss, Henry S. Warren, Jr.<br/>
        Proceedings of the <a class='conf'
        href="http://www.hpcaconf.org/hpca8/index.html">8th
        International Symposium on High-Performance Computer
        Architecture</a>, Feb 2002, Cambridge, MA, USA <br/><br/>
</li>

<li> <i>Demonstrating the Scalability of a Molecular Dynamics
     Application on a Petaflop Computer</i><br/> George S. Almasi,
     Calin Cascaval, Jose G. Castanos, Monty Denneau, Wilm Donath,
     Maria Eleftheriou, Mark Giampapa, Howard Ho, Derek Lieber, Jose
     E. Moreira, Dennis Newns, Marc Snir, Henry S. Warren, Jr.<br/>
     Proceedings of the International Conference on Supercomputing
     (ICS 2001), June 2001, Sorrento, Italy <br/><br/>
</li>

<li> <a class='title'
     href="https://ieeexplore.ieee.org/document/5386970">Blue
     Gene: A vision for protein science using a petaflop
     supercomputer</a><br/>IBM Blue Gene team<br/> IBM Systems
     Journal, Volume 40, Number 2, 2001
<br/><br/>
</li>

<li> <a class='title'
     href='http://polaris.cs.uiuc.edu/~cascaval/lcpc99.pdf'>Compile-time
     Based Performance Prediction</a><br/>Calin Cascaval, Luiz DeRose,
     David Padua, Daniel Reed<br/>Proceedings of the <a class='conf'
     href='http://www-cse.ucsd.edu/users/ferrante/lcpc.html'> Twelfth
     International Workshop on Languages and Compilers for Parallel
     Computing (LCPC99)</a>.
<br/><br/>
</li>

<li> <a class='title'
     href='http://polaris.cs.uiuc.edu/matmarks/matmarks.ps.gz'>MAT<i>marks</i>:
     A Shared Memory Environment for MATLAB Programming</a><br/>
     George Almasi, Calin Cascaval, and David A. Padua<br/> Poster
     presentation to <a class='conf'
     href='http://www.isi.edu/hpdc8'>HPDC'99</a>.  <br/><br/> </li>

<li> <a class='title' href="http://doi.ieeecomputersociety.org/10.1109/ENABL.1996.555183">PACT
     - A Software Package to Manage Projects and Coordinate
     People</a><br/>K.J. Cleetus, Calin Cascaval, and
     K. Matsuzaki<br/>Proceedings of the fifth WETICE, Stanford,
     CA, June 1996, published by the IEEE Computer Society Press.
<br/><br/>
</li>

<li> <a class='title'
     href="http://www.cerc.wvu.edu/cercdocs/techReports/1995/cerc-tr-tm-95-003.pdf">Web*
     - A Technology to Make Information Available on the Web
     </a><br/>
George Almasi, Anca Suvaiala, Ion Muslea, Calin Cascaval, Tad Davis,
     V. "Juggy" Jagannathan<br> Proceedings of the forth workshop
     on Enabling Technologies: Infrastructure for Collaborative
     Enterprises, Berkeley Springs, West Virginia, April 1995,
     published by the IEEE Computer Society Press.
<br/><br/>
</li>

<li> <a class='title'
     href="http://www.cerc.wvu.edu/iss/TclDii.htm">TclDii:
     A TCL Interface to the Orbix(TM) Dynamic Invocation Interface</a><br/>
     George Almasi, Anca Suvaiala, Cristian Goina, Calin Cascaval,
     V. "Juggy" Jagannathan<br> OOPSLA 1995
<br/><br/>
</li>

<li><i>A Collaborative Environment for Independent Verification and
Validation of Software </i><br/> Raghu Karinthi, Kankanahalli Srinivas,
Sumitra Reddy, Ramana Reddy, Calin Cascaval, Walter Jackson,
Srinivasan Venkatraman, Honglan Zheng<br> Proceedings of the
third workshop on Enabling Technologies: Infrastructure for
Collaborative Enterprises, Morgantown, West Virginia, April 1994,
published by the IEEE Computer Society Press.
<br/><br/>
</li>

</ol>
</div>
<p>

<div class="cvfull">
<h2>Books Co-Edited</h2>

<ul>
<li>Calin Cascaval and Pablo Montesinos-Ortego (Eds.)
<a class="conf" href="http://www.springer.com/computer/image+processing/book/978-3-319-09966-8">Languages and Compilers for Parallel Computing</a>. Lecture Notes in Computer Science Vol. 8664, Springer-Verlag, 2014.</li>

<li>Calin Cascaval, Pedro Trancoso, and Viktor Prasanna (Eds.) <a class="conf" href="http://link.springer.com/journal/10766/41/3/page/1">International Journal of Parallel Programming. Volume 41 Number 3</a> </li>

<li> George Almasi, Calin Cascaval and Peng Wu (Eds.) <a class='conf'
href='http://www.springer.com/west/home/generic/search/results?SGWID=4-40109-22-173739879-0'>Languages
and Compilers for Parallel Computing</a>.  Lecture Notes in Computer
Science 4382, Springer-Verlag, 2007.</li>
</ul>

<a name="patents"></a>
<h2>Issued Patents</h2>

The most
up-to-date <a href='https://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=0&f=S&l=50&TERM1=cascaval&FIELD1=INNM&co1=AND&TERM2=&FIELD2=&d=PTXT'>list
  of patents</a> at the US Patent Office (38 as of July 20, 2021).

<ol>
  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=10,592,292.PN.&OS=PN/10,592,292&RS=PN/10,592,292">US
  10,592,292 Method and apparatus for optimized execution using resource
  utilization maps</a> Reshadi, Salamat, Cascaval, Fowler, Ermolinskiy,
  Rychlik</li>


  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=10,169,105.PN.&OS=PN/10,169,105&RS=PN/10,169,105">US
  10,169,105 Method for simplified task-based runtime for efficient parallel
  computing</a> Zhao, Montesinos Ortego, Raman, Robatmili, Cascaval</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=10,114,681.PN.&OS=PN/10,114,681&RS=PN/10,114,681">US
  10,114,681 Identifying enhanced synchronization operation outcomes to
  improve runtime operations</a> Suarez Gracia, Cascaval, Zhao, Kumar,
  Natarajan, Raman</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=10,067,865.PN.&OS=PN/10,067,865&RS=PN/10,067,865">US
      10,067,865 System and method for allocating memory to dissimilar
      memory devices using quality of serviced</a> De, Stewart, Cascaval,
      Chun</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=10,063,585.PN.&OS=PN/10,063,585&RS=PN/10,063,585">US
  10,063,585 Methods and systems for automated anonymous crowdsourcing of
  characterized device behaviors</a> Salajegheh, Mahmoudi, Sridhara,
  Christodorescu, Cascaval</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=10,013,554.PN.&OS=PN/10,013,554&RS=PN/10,013,554">US
  10,013,554 Time varying address space layout randomization</a> Gathala,
  Cascaval, Gupta</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,819,687.PN.&OS=PN/9,819,687&RS=PN/9,819,687">US
  9,819,687 Reducing web browsing overheads with external code
  certification</a> Ceze, Cascaval, Reshadi</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,804,893.PN.&OS=PN/9,804,893&RS=PN/9,804,893">US
  9,804,893 Method and apparatus for optimized execution using resource
  utilization maps</a> Reshadi, Salamat, Cascaval, Fowler, Ermolinskiy,
  Rychlik</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,798,528.PN.&OS=PN/9,798,528&RS=PN/9,798,528">US 9,798,528
  Software solution for cooperative memory-side and processor-side data
  prefetching</a> Gao, Cascaval, Kielstra, Tremaine, Wazlowski, Zhang</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,740,504.PN.&OS=PN/9,740,504&RS=PN/9,740,504">US 9,740,504
  Hardware acceleration for inline caches in dynamic languages</a>
  Robatmili, Cascaval, Kedlaya, Suarez Gracia</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,733,978.PN.&OS=PN/9,733,978&RS=PN/9,733,978">US 9,733,978
  Data management for multiple processing units using data transfer
  costs</a> Suarez Gracia, Kumar, Natarajan, Hastantram, Cascaval, Zhao</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,710,388.PN.&OS=PN/9,710,388&RS=PN/9,710,388">US 9,710,388
  Hardware acceleration for inline caches in dynamic languages</a>
  Robatmili, Cascaval, Kedlaya, Suarez Gracia</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,632,569.PN.&OS=PN/9,632,569&RS=PN/9,632,569">US 9,632,569
  Directed event signaling for multiprocessor systems</a> Suarez Gracia,
  Zhao, Montesinos Ortego, Cascaval, Xenidis</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,501,328.PN.&OS=PN/9,501,328&RS=PN/9,501,328">US 9,501,328
  Method for exploiting parallelism in task-based systems using an
  iteration space splitter</a> Robatmili, Aga, Suarez Gracia, Raman,
  Natarajan, Cascaval, Montesinos Ortego, Zhao</li>

  <li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,372,836.PN.&OS=PN/9,372,836&RS=PN/9,372,836">US 9,372,836 HTML5 I-frame extension</a> Reshadi, Cascaval</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,171,097.PN.&OS=PN/9,171,097&RS=PN/9,171,097">US 9,171,097 Memoizing web-browsing computation with DOM-based isomorphism</a>, Ceze, Cascaval, Wang, Mahan, Dhillon, Ruotsi, Mandyam</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,092,327.PN.&OS=PN/9,092,327&RS=PN/9,092,327">US 9,092,327
System and method for allocating memory to dissimilar memory devices using quality of service</a>, De, Stewart, Cascaval, Chun</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9,003,380.PN.&OS=PN/9,003,380&RS=PN/9,003,380">US 9,003,380
Execution of dynamic languages via metadata extraction</a>, Cascaval, Reshadi.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8,886,887.PN.&OS=PN/8,886,887&RS=PN/8,886,887">US 8,886,887
Uniform external and internal interfaces for delinquent memory operations to facilitate cache optimization</a>, Cascaval, Gao, Martin, Mendell.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8,595,443.PN.&OS=PN/8,595,443&RS=PN/8,595,443">US 8,595,443
Varying a data prefetch size based upon data usage</a>, Arimilli,
Cascaval, Sinharoy, Speight, Zhang.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8,572,341.PN.&OS=PN/8,572,341&RS=PN/8,572,341">US 8,572,341:
Overflow handling of speculative store buffers</a>, Blundell, Cain,
Cascaval, Michael.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8,539,486.PN.&OS=PN/8,539,486&RS=PN/8,539,486">US 8,539,486:
Transactional block conflict resolution based on the determination of executing threads in parallel or in serial mode</a>, Cain, Cascaval, Michael.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8,510,237.PN.&OS=PN/8,510,237&RS=PN/8,510,237">US 8,510,237: Machine learning method to identify independent
    tasks for parallel layout in web browsers</a>, Cascaval, Sampson, Wang</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8392694.PN.&OS=PN/8392694&RS=PN/8392694">US 8,392,694:
  System and method for software initiated checkpoint</a>, Blundell, Cain, Cascaval, Michael.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8266381.PN.&OS=PN/8266381&RS=PN/8266381">US 8,266,381:
  Varying an amount of data retrieved from memory based upon an
  instruction hint</a>, Arimili, Cascaval, Sinharoy, Speight,
  Zhang.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8255913.PN.&OS=PN/8255913&RS=PN/8255913">US 8,255,913:
    Notification to task of completion of GSM operations by initiator
    node</a>, Arimili, Blackmore, Cascaval, Rajamony.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8255626.PN.&OS=PN/8255626&RS=PN/8255626">US 8,255,626:
Atomic commit predicated on consistency of watches</a>, Blundell,
  Cain, Cascaval, Michael.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8250307.PN.&OS=PN/8250307&RS=PN/8250307">US 8,250,307:
Sourcing differing amounts of prefetch data in response to data
    prefetch requests</a>, Arimili, Cascaval, Sinharoy, Speight,
  Zhang.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=8239879.PN.&OS=PN/8239879&RS=PN/8239879">US 8,239,879:
    Notification to task of completion of GSM operations at target node</a>, Arimili, Blackmore, Cascaval, Rajamony.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&Sect2=HITOFF&p=1&u=/netahtml/PTO/search-bool.html&r=1&f=G&l=50&d=PALL&RefSrch=yes&Query=PN/8136103">US 8,136,103: Combining static and dynamic compilation to remove delinquent loads</a>,
Cascaval, Gao, Kielstra, Stoodley.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&Sect2=HITOFF&p=1&u=/netahtml/PTO/search-bool.html&r=1&f=G&l=50&d=PALL&RefSrch=yes&Query=PN/8122439">US 8,122,439: Method and computer program product for dynamically and precisely discovering deliquent memory operations</a>,
Cascaval, Gao, Yotov.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&Sect2=HITOFF&p=1&u=/netahtml/PTO/search-bool.html&r=1&f=G&l=50&d=PALL&RefSrch=yes&Query=PN/7954094">US 7,954,094: Method for improving performance of executable code</a>,
Cascaval, Chatterjee, Duesterwald, Kielstra, Stoodley.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PALL&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&r=1&f=G&l=50&s1=7610266.PN.&OS=PN/7610266&RS=PN/7610266">US 7,610,266:
Method for vertical integrated performance and environment monitoring</a>,
Cascaval, Duesterwald, Sweeney, and Wisniewski.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PALL&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&r=1&f=G&l=50&s1=7596680.PN.&OS=PN/7596680&RS=PN/7596680">US 7,596,680:
System and method for encoding and decoding architecture
registers</a>, Cascaval and Chatterjee.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-adv.htm&r=1&f=G&l=50&d=PTXT&S1=7380086.PN.&OS=PN/7380086&RS=PN/7380086">US 7,380,086: Scalable runtime system for global address
space languages on shared and distributed memory machines</a>,
Archambault, Bolmarcich, Cascaval, Chatterjee, Elefteriou, Mak.</li>

<li><a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-adv.htm&r=1&f=G&l=50&d=PTXT&S1=7376808.PN.&OS=PN/7376808&RS=PN/7376808">US 7,376,808: Method and system for predicting the
performance benefits of mapping subsets of application data to
multiple page sizes</a>, Cascaval, Duesterwald, Sweeney, Wisniewski.</li>

<li><a
href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.htm&r=1&p=1&f=G&l=50&d=PTXT&S1=7289939.PN.&OS=PN/7289939&RS=PN/7289939">US 7,289,939:
Mechanism for on-line prediction of future performance measurements in
a computer system</a>, Cascaval, Duesterwald, and Dwarkadas.</li>

<li><a
href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.htm&r=1&p=1&f=G&l=50&d=PTXT&S1=7072805.PN.&OS=PN/7072805&RS=PN/7072805">US 7,072,805:
Mechanism for on-line prediction of future performance measurements in
a computer system</a>, Cascaval, Duesterwald, and Dwarkadas.</li>
</ol>

</div>

<a name="service"></a>
<h2>Service</h2>

<div class="cvfull">
<dl>
<dt>Steering Committee
<dd><a href='https://dl.acm.org/conference/ppopp'>Principles and Practices of Parallel Programming (PPoPP)</a>, Chair
  (2012-2018), Member (2011-)</dd>
<dd><a href='http://www.computingfrontiers.org'>International Conference on Computing Frontiers</a> (2011-2014)</dd>
</dt>

<dt>Editorial
<dd><a href="https://sites.google.com/site/ieeemicro/call-for-papers/mobile-systems">IEEE Micro Special Issue on Mobile Systems</a>, Feb 2015</dd>


<dt>PhD Committee Member
<dd>Jiho Choi, PhD, UIUC, 2018</dd>
<dd>Daniel Ahn, PhD, UIUC, 2012</dd>
<dd>Luis Ceze, PhD, UIUC, 2007</dd>
<dt>PhD Student Mentor
<dd>
Luis Ceze, UIUC<br/>
Christopher (Kit) Barton, Univ. of Alberta<br/>
Karin Strauss, UIUC<br/>
</dd>

<dt>Technical Program Committee
  <dd>
  <a href='https://asplos-conference.org'>ASPLOS: Architectural Support for
  Programming Languages and Operating Systems</a> (2013-2016)<br/>
  <a href='https://cgo.org'>CGO: Code Generation and Optimization</a>
  (2004)<br/>
  <a href='http://www.cpcworkshops.org/'>CPC: Compilers for Parallel
    Computing</a> (2009)<br/>
  <a href='https://www.usenix.org/conference/hotpar12'>HotPar: USENIX
  Workshop on Hot Topics in Parallelism</a> (2012)<br/>
  <a href='https://www.icpp-conf.org/2008/'>ICPP: International Conference
  on Parallel Processing</a> (2008)<br/>
  <a href='https://www.ics-conference.org'>ICS: International Conference on Supercomputing</a> (2012)<br/>
  <a href='https://www.sigarch.org/call-contributions/ieee-micro-top-picks/'>IEEE Micro Top Picks</a> (2006, 2007)<br/>
  <a href='http://www.ipdps.org'>IPDPS: International Parallel &
    Distributed Processing Symposium</a> (2011)<br/>
  <a href='https://www.iscaconf.org'>ISCA: International Symposium on
  Computer Architecture  (2016)<br/>
  <a href='http://www.lcpcworkshop.org'>LCPC: Languages and Compilers for
  Parallel Computing</a> (2005-2009, 2012-2015, 2022)<br/>
  <a href='https://www.microarch.org'>MICRO: International Symposium on
  Microarchitecture</a> (2009)<br/>
  <a href='http://pactconf.org'>PACT: International Conference on Parallel
  Architectures and Compilation Techniques</a> (2010, 2015, 2016, 2021, 2022)<br/>
  <a href='https://dl.acm.org/conference/pgas'>PGAS: Partitioned Global
  Address Space Programming Models</a> (2009, 2010)<br/>
  <a href='https://dl.acm.org/conference/pldi'>PLDI: Programming Language Design
  and Implementation (PLDI)</a> (2014, 2023)<br/>
  <a href='https://dl.acm.org/conference/ppopp'>PPoPP: Principles and
  Practice of Parallel Programming</a> (2009, 2013)<br/>
  <a href='https://supercomputing.org'>SC: Supercomputing</a> (2007)<br/>
  Other workshops
</dd>

<dt>Organizing Committee
  <dd>
    <a class="conf" href="https://pact2023.github.io">PACT 2023</a> (Program Chair)<br/>
    <a class="conf" href="http://lcpcworkshop.org">LCPC</a> 2006, 2013 (General Chair)<br/>
    <a class="conf" href="http://www.sbc.org.br/sbac/2012/">SBAC-PAD 2012</a> (Program Vice Chair)<br/>
    <a class="conf" href="http://computingfrontiers.org/2011/">Computing Frontiers 2011</a> (General Chair)<br/>
    <a class="conf" href="http://ppopp11.ac.uma.es/tiki-index.php">PPoPP 2011</a> (General Chair)<br/>
    <a class="conf" href="http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?reload=true&punumber=6046213">ICPP 2011</a> (Program Vice Chair)<br/>
    <a class="conf" href="http://research.ihost.com/cpc09/">CPC 2009</a>(General Co-Chair)<br/>
    <a class="conf" href="http://research.ihost.com/ppopp08/">PPoPP 2008</a> (Publications Chair)<br/>
    <a class="conf" href="http://pact07.cs.tamu.edu">PACT 2007</a> (Finance Chair)<br/>
    <a class="conf" href="http://www.ppopp.org">PPoPP 2006</a> (Local Arrangements Chair)
</dd>

<dt>External Review Committee
  <dd> ASPLOS (2010, 2012, 2017, 2019, 2021)<br/>
    ISCA (2010, 2017, 2024)<br/>
    PLDI (2015) <br/>
    PPoPP (2010, 2019)
</dd>

<dt>National Science Foundation (NSF) panelist
</dd>
</dl>
</div>

<div class="cv2page">
Guest Editor for IEEE Micro Special Issue on Mobile Systems.<br/>
Mentored 3 PhD students and several colleagues in IBM.<br/>
Program Chair, PACT 2023<br/>
Steering Committee chair, PPoPP (2012-2018)<br/>
General Chair PPoPP 2011, Computing Frontiers 2011, LCPC 2013, CPC 2009.<br/>
Program Committee Vice-Chair ICPP 2011.<br/>
Program Committee Member for ASPLOS, CGO, ICPP, ICS, IPDPS, LCPC,
MICRO, PACT, PGAS, PLDI, PPoPP, SBAC-PAD, SC, and many workshops.<br/>
Organizing Committee Member for PPoPP, PACT, LCPC, and SBAC-PAD.<br/>
Panelist for NSF.<br/>
Reviewer for numerous journals and technical conferences.
</div>
<hr/>

</body>
</html>
