

================================================================
== Vivado HLS Report for 'filt_Split_240_320_6144_0_s'
================================================================
* Date:           Fri Aug 26 09:20:26 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        filt_hls_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      9.26|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  77521|    1|  77521|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  77520|  3 ~ 323 |          -|          -| 0 ~ 240 |    no    |
        | + loop_width  |    0|    320|         2|          1|          1| 0 ~ 320 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     26|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     28|
|Register         |        -|      -|     52|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     52|     54|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_177_p2          |     +    |      0|  0|   8|           8|           1|
    |j_V_fu_192_p2          |     +    |      0|  0|   9|           9|           1|
    |exitcond3_i_fu_172_p2  |   icmp   |      0|  0|   3|           9|           9|
    |exitcond_i_fu_187_p2   |   icmp   |      0|  0|   4|          10|          10|
    |ap_sig_109             |    or    |      0|  0|   1|           1|           1|
    |ap_sig_149             |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  26|          38|          23|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   1|          5|    1|          5|
    |dst0_data_stream_V_blk_n   |   1|          2|    1|          2|
    |dst1_data_stream_V_blk_n   |   1|          2|    1|          2|
    |dst2_data_stream_V_blk_n   |   1|          2|    1|          2|
    |dst3_data_stream_V_blk_n   |   1|          2|    1|          2|
    |p_3_i_reg_157              |   9|          2|    9|         18|
    |p_i_reg_146                |   8|          2|    8|         16|
    |src_cols_V_blk_n           |   1|          2|    1|          2|
    |src_data_stream_0_V_blk_n  |   1|          2|    1|          2|
    |src_data_stream_1_V_blk_n  |   1|          2|    1|          2|
    |src_data_stream_2_V_blk_n  |   1|          2|    1|          2|
    |src_data_stream_3_V_blk_n  |   1|          2|    1|          2|
    |src_rows_V_blk_n           |   1|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  28|         29|   28|         59|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1    |   1|   0|    1|          0|
    |exitcond_i_reg_217       |   1|   0|    1|          0|
    |i_V_reg_212              |   8|   0|    8|          0|
    |p_3_i_reg_157            |   9|   0|    9|          0|
    |p_i_reg_146              |   8|   0|    8|          0|
    |src_cols_V_read_reg_203  |  10|   0|   10|          0|
    |src_rows_V_read_reg_198  |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  52|   0|   52|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | filt_Split<240, 320, 6144, 0> | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | filt_Split<240, 320, 6144, 0> | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | filt_Split<240, 320, 6144, 0> | return value |
|ap_done                      | out |    1| ap_ctrl_hs | filt_Split<240, 320, 6144, 0> | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | filt_Split<240, 320, 6144, 0> | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | filt_Split<240, 320, 6144, 0> | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | filt_Split<240, 320, 6144, 0> | return value |
|src_rows_V_dout              |  in |    9|   ap_fifo  |           src_rows_V          |    pointer   |
|src_rows_V_empty_n           |  in |    1|   ap_fifo  |           src_rows_V          |    pointer   |
|src_rows_V_read              | out |    1|   ap_fifo  |           src_rows_V          |    pointer   |
|src_cols_V_dout              |  in |   10|   ap_fifo  |           src_cols_V          |    pointer   |
|src_cols_V_empty_n           |  in |    1|   ap_fifo  |           src_cols_V          |    pointer   |
|src_cols_V_read              | out |    1|   ap_fifo  |           src_cols_V          |    pointer   |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |      src_data_stream_0_V      |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |      src_data_stream_0_V      |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  |      src_data_stream_0_V      |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |      src_data_stream_1_V      |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |      src_data_stream_1_V      |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  |      src_data_stream_1_V      |    pointer   |
|src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |      src_data_stream_2_V      |    pointer   |
|src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |      src_data_stream_2_V      |    pointer   |
|src_data_stream_2_V_read     | out |    1|   ap_fifo  |      src_data_stream_2_V      |    pointer   |
|src_data_stream_3_V_dout     |  in |    8|   ap_fifo  |      src_data_stream_3_V      |    pointer   |
|src_data_stream_3_V_empty_n  |  in |    1|   ap_fifo  |      src_data_stream_3_V      |    pointer   |
|src_data_stream_3_V_read     | out |    1|   ap_fifo  |      src_data_stream_3_V      |    pointer   |
|dst0_data_stream_V_din       | out |    8|   ap_fifo  |       dst0_data_stream_V      |    pointer   |
|dst0_data_stream_V_full_n    |  in |    1|   ap_fifo  |       dst0_data_stream_V      |    pointer   |
|dst0_data_stream_V_write     | out |    1|   ap_fifo  |       dst0_data_stream_V      |    pointer   |
|dst1_data_stream_V_din       | out |    8|   ap_fifo  |       dst1_data_stream_V      |    pointer   |
|dst1_data_stream_V_full_n    |  in |    1|   ap_fifo  |       dst1_data_stream_V      |    pointer   |
|dst1_data_stream_V_write     | out |    1|   ap_fifo  |       dst1_data_stream_V      |    pointer   |
|dst2_data_stream_V_din       | out |    8|   ap_fifo  |       dst2_data_stream_V      |    pointer   |
|dst2_data_stream_V_full_n    |  in |    1|   ap_fifo  |       dst2_data_stream_V      |    pointer   |
|dst2_data_stream_V_write     | out |    1|   ap_fifo  |       dst2_data_stream_V      |    pointer   |
|dst3_data_stream_V_din       | out |    8|   ap_fifo  |       dst3_data_stream_V      |    pointer   |
|dst3_data_stream_V_full_n    |  in |    1|   ap_fifo  |       dst3_data_stream_V      |    pointer   |
|dst3_data_stream_V_write     | out |    1|   ap_fifo  |       dst3_data_stream_V      |    pointer   |
+-----------------------------+-----+-----+------------+-------------------------------+--------------+

