#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1884f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1885100 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18772d0 .functor NOT 1, L_0x18d7490, C4<0>, C4<0>, C4<0>;
L_0x18d7270 .functor XOR 2, L_0x18d7110, L_0x18d71d0, C4<00>, C4<00>;
L_0x18d7380 .functor XOR 2, L_0x18d7270, L_0x18d72e0, C4<00>, C4<00>;
v0x18d1e50_0 .net *"_ivl_10", 1 0, L_0x18d72e0;  1 drivers
v0x18d1f50_0 .net *"_ivl_12", 1 0, L_0x18d7380;  1 drivers
v0x18d2030_0 .net *"_ivl_2", 1 0, L_0x18d51c0;  1 drivers
v0x18d20f0_0 .net *"_ivl_4", 1 0, L_0x18d7110;  1 drivers
v0x18d21d0_0 .net *"_ivl_6", 1 0, L_0x18d71d0;  1 drivers
v0x18d2300_0 .net *"_ivl_8", 1 0, L_0x18d7270;  1 drivers
v0x18d23e0_0 .net "a", 0 0, v0x18ce500_0;  1 drivers
v0x18d2480_0 .net "b", 0 0, v0x18ce5a0_0;  1 drivers
v0x18d2520_0 .net "c", 0 0, v0x18ce640_0;  1 drivers
v0x18d25c0_0 .var "clk", 0 0;
v0x18d2660_0 .net "d", 0 0, v0x18ce780_0;  1 drivers
v0x18d2700_0 .net "out_pos_dut", 0 0, L_0x18d6f90;  1 drivers
v0x18d27a0_0 .net "out_pos_ref", 0 0, L_0x18d3cd0;  1 drivers
v0x18d2840_0 .net "out_sop_dut", 0 0, L_0x18d4c30;  1 drivers
v0x18d28e0_0 .net "out_sop_ref", 0 0, L_0x18a8cb0;  1 drivers
v0x18d2980_0 .var/2u "stats1", 223 0;
v0x18d2a20_0 .var/2u "strobe", 0 0;
v0x18d2ac0_0 .net "tb_match", 0 0, L_0x18d7490;  1 drivers
v0x18d2b90_0 .net "tb_mismatch", 0 0, L_0x18772d0;  1 drivers
v0x18d2c30_0 .net "wavedrom_enable", 0 0, v0x18cea50_0;  1 drivers
v0x18d2d00_0 .net "wavedrom_title", 511 0, v0x18ceaf0_0;  1 drivers
L_0x18d51c0 .concat [ 1 1 0 0], L_0x18d3cd0, L_0x18a8cb0;
L_0x18d7110 .concat [ 1 1 0 0], L_0x18d3cd0, L_0x18a8cb0;
L_0x18d71d0 .concat [ 1 1 0 0], L_0x18d6f90, L_0x18d4c30;
L_0x18d72e0 .concat [ 1 1 0 0], L_0x18d3cd0, L_0x18a8cb0;
L_0x18d7490 .cmp/eeq 2, L_0x18d51c0, L_0x18d7380;
S_0x1885290 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1885100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18776b0 .functor AND 1, v0x18ce640_0, v0x18ce780_0, C4<1>, C4<1>;
L_0x1877a90 .functor NOT 1, v0x18ce500_0, C4<0>, C4<0>, C4<0>;
L_0x1877e70 .functor NOT 1, v0x18ce5a0_0, C4<0>, C4<0>, C4<0>;
L_0x18780f0 .functor AND 1, L_0x1877a90, L_0x1877e70, C4<1>, C4<1>;
L_0x188fb90 .functor AND 1, L_0x18780f0, v0x18ce640_0, C4<1>, C4<1>;
L_0x18a8cb0 .functor OR 1, L_0x18776b0, L_0x188fb90, C4<0>, C4<0>;
L_0x18d3150 .functor NOT 1, v0x18ce5a0_0, C4<0>, C4<0>, C4<0>;
L_0x18d31c0 .functor OR 1, L_0x18d3150, v0x18ce780_0, C4<0>, C4<0>;
L_0x18d32d0 .functor AND 1, v0x18ce640_0, L_0x18d31c0, C4<1>, C4<1>;
L_0x18d3390 .functor NOT 1, v0x18ce500_0, C4<0>, C4<0>, C4<0>;
L_0x18d3460 .functor OR 1, L_0x18d3390, v0x18ce5a0_0, C4<0>, C4<0>;
L_0x18d34d0 .functor AND 1, L_0x18d32d0, L_0x18d3460, C4<1>, C4<1>;
L_0x18d3650 .functor NOT 1, v0x18ce5a0_0, C4<0>, C4<0>, C4<0>;
L_0x18d36c0 .functor OR 1, L_0x18d3650, v0x18ce780_0, C4<0>, C4<0>;
L_0x18d35e0 .functor AND 1, v0x18ce640_0, L_0x18d36c0, C4<1>, C4<1>;
L_0x18d3850 .functor NOT 1, v0x18ce500_0, C4<0>, C4<0>, C4<0>;
L_0x18d3950 .functor OR 1, L_0x18d3850, v0x18ce780_0, C4<0>, C4<0>;
L_0x18d3a10 .functor AND 1, L_0x18d35e0, L_0x18d3950, C4<1>, C4<1>;
L_0x18d3bc0 .functor XNOR 1, L_0x18d34d0, L_0x18d3a10, C4<0>, C4<0>;
v0x1876c00_0 .net *"_ivl_0", 0 0, L_0x18776b0;  1 drivers
v0x1877000_0 .net *"_ivl_12", 0 0, L_0x18d3150;  1 drivers
v0x18773e0_0 .net *"_ivl_14", 0 0, L_0x18d31c0;  1 drivers
v0x18777c0_0 .net *"_ivl_16", 0 0, L_0x18d32d0;  1 drivers
v0x1877ba0_0 .net *"_ivl_18", 0 0, L_0x18d3390;  1 drivers
v0x1877f80_0 .net *"_ivl_2", 0 0, L_0x1877a90;  1 drivers
v0x1878200_0 .net *"_ivl_20", 0 0, L_0x18d3460;  1 drivers
v0x18cca70_0 .net *"_ivl_24", 0 0, L_0x18d3650;  1 drivers
v0x18ccb50_0 .net *"_ivl_26", 0 0, L_0x18d36c0;  1 drivers
v0x18ccc30_0 .net *"_ivl_28", 0 0, L_0x18d35e0;  1 drivers
v0x18ccd10_0 .net *"_ivl_30", 0 0, L_0x18d3850;  1 drivers
v0x18ccdf0_0 .net *"_ivl_32", 0 0, L_0x18d3950;  1 drivers
v0x18cced0_0 .net *"_ivl_36", 0 0, L_0x18d3bc0;  1 drivers
L_0x7f3a79ee4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18ccf90_0 .net *"_ivl_38", 0 0, L_0x7f3a79ee4018;  1 drivers
v0x18cd070_0 .net *"_ivl_4", 0 0, L_0x1877e70;  1 drivers
v0x18cd150_0 .net *"_ivl_6", 0 0, L_0x18780f0;  1 drivers
v0x18cd230_0 .net *"_ivl_8", 0 0, L_0x188fb90;  1 drivers
v0x18cd310_0 .net "a", 0 0, v0x18ce500_0;  alias, 1 drivers
v0x18cd3d0_0 .net "b", 0 0, v0x18ce5a0_0;  alias, 1 drivers
v0x18cd490_0 .net "c", 0 0, v0x18ce640_0;  alias, 1 drivers
v0x18cd550_0 .net "d", 0 0, v0x18ce780_0;  alias, 1 drivers
v0x18cd610_0 .net "out_pos", 0 0, L_0x18d3cd0;  alias, 1 drivers
v0x18cd6d0_0 .net "out_sop", 0 0, L_0x18a8cb0;  alias, 1 drivers
v0x18cd790_0 .net "pos0", 0 0, L_0x18d34d0;  1 drivers
v0x18cd850_0 .net "pos1", 0 0, L_0x18d3a10;  1 drivers
L_0x18d3cd0 .functor MUXZ 1, L_0x7f3a79ee4018, L_0x18d34d0, L_0x18d3bc0, C4<>;
S_0x18cd9d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1885100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18ce500_0 .var "a", 0 0;
v0x18ce5a0_0 .var "b", 0 0;
v0x18ce640_0 .var "c", 0 0;
v0x18ce6e0_0 .net "clk", 0 0, v0x18d25c0_0;  1 drivers
v0x18ce780_0 .var "d", 0 0;
v0x18ce870_0 .var/2u "fail", 0 0;
v0x18ce910_0 .var/2u "fail1", 0 0;
v0x18ce9b0_0 .net "tb_match", 0 0, L_0x18d7490;  alias, 1 drivers
v0x18cea50_0 .var "wavedrom_enable", 0 0;
v0x18ceaf0_0 .var "wavedrom_title", 511 0;
E_0x18838e0/0 .event negedge, v0x18ce6e0_0;
E_0x18838e0/1 .event posedge, v0x18ce6e0_0;
E_0x18838e0 .event/or E_0x18838e0/0, E_0x18838e0/1;
S_0x18cdd00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18cd9d0;
 .timescale -12 -12;
v0x18cdf40_0 .var/2s "i", 31 0;
E_0x1883780 .event posedge, v0x18ce6e0_0;
S_0x18ce040 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18cd9d0;
 .timescale -12 -12;
v0x18ce240_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18ce320 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18cd9d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18cecd0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1885100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18d3e80 .functor NOT 1, v0x18ce500_0, C4<0>, C4<0>, C4<0>;
L_0x18d3f10 .functor NOT 1, v0x18ce5a0_0, C4<0>, C4<0>, C4<0>;
L_0x18d40b0 .functor AND 1, L_0x18d3e80, L_0x18d3f10, C4<1>, C4<1>;
L_0x18d41c0 .functor AND 1, L_0x18d40b0, v0x18ce640_0, C4<1>, C4<1>;
L_0x18d43c0 .functor NOT 1, v0x18ce780_0, C4<0>, C4<0>, C4<0>;
L_0x18d4540 .functor AND 1, L_0x18d41c0, L_0x18d43c0, C4<1>, C4<1>;
L_0x18d4690 .functor NOT 1, v0x18ce500_0, C4<0>, C4<0>, C4<0>;
L_0x18d4810 .functor AND 1, L_0x18d4690, v0x18ce5a0_0, C4<1>, C4<1>;
L_0x18d4920 .functor AND 1, L_0x18d4810, v0x18ce640_0, C4<1>, C4<1>;
L_0x18d49e0 .functor AND 1, L_0x18d4920, v0x18ce780_0, C4<1>, C4<1>;
L_0x18d4b00 .functor OR 1, L_0x18d4540, L_0x18d49e0, C4<0>, C4<0>;
L_0x18d4bc0 .functor AND 1, v0x18ce500_0, v0x18ce5a0_0, C4<1>, C4<1>;
L_0x18d4ca0 .functor AND 1, L_0x18d4bc0, v0x18ce640_0, C4<1>, C4<1>;
L_0x18d4d60 .functor AND 1, L_0x18d4ca0, v0x18ce780_0, C4<1>, C4<1>;
L_0x18d4c30 .functor OR 1, L_0x18d4b00, L_0x18d4d60, C4<0>, C4<0>;
L_0x18d4f90 .functor OR 1, v0x18ce500_0, v0x18ce5a0_0, C4<0>, C4<0>;
L_0x18d5090 .functor OR 1, L_0x18d4f90, v0x18ce640_0, C4<0>, C4<0>;
L_0x18d5150 .functor NOT 1, v0x18ce780_0, C4<0>, C4<0>, C4<0>;
L_0x18d5260 .functor OR 1, L_0x18d5090, L_0x18d5150, C4<0>, C4<0>;
L_0x18d5370 .functor NOT 1, v0x18ce5a0_0, C4<0>, C4<0>, C4<0>;
L_0x18d5490 .functor OR 1, v0x18ce500_0, L_0x18d5370, C4<0>, C4<0>;
L_0x18d5550 .functor NOT 1, v0x18ce640_0, C4<0>, C4<0>, C4<0>;
L_0x18d5680 .functor OR 1, L_0x18d5490, L_0x18d5550, C4<0>, C4<0>;
L_0x18d5790 .functor OR 1, L_0x18d5680, v0x18ce780_0, C4<0>, C4<0>;
L_0x18d5920 .functor AND 1, L_0x18d5260, L_0x18d5790, C4<1>, C4<1>;
L_0x18d5a30 .functor NOT 1, v0x18ce5a0_0, C4<0>, C4<0>, C4<0>;
L_0x18d5b80 .functor OR 1, v0x18ce500_0, L_0x18d5a30, C4<0>, C4<0>;
L_0x18d5c40 .functor OR 1, L_0x18d5b80, v0x18ce640_0, C4<0>, C4<0>;
L_0x18d5df0 .functor OR 1, L_0x18d5c40, v0x18ce780_0, C4<0>, C4<0>;
L_0x18d5eb0 .functor AND 1, L_0x18d5920, L_0x18d5df0, C4<1>, C4<1>;
L_0x18d60c0 .functor NOT 1, v0x18ce500_0, C4<0>, C4<0>, C4<0>;
L_0x18d6130 .functor NOT 1, v0x18ce5a0_0, C4<0>, C4<0>, C4<0>;
L_0x18d62b0 .functor OR 1, L_0x18d60c0, L_0x18d6130, C4<0>, C4<0>;
L_0x18d63c0 .functor OR 1, L_0x18d62b0, v0x18ce640_0, C4<0>, C4<0>;
L_0x18d65a0 .functor OR 1, L_0x18d63c0, v0x18ce780_0, C4<0>, C4<0>;
L_0x18d6660 .functor AND 1, L_0x18d5eb0, L_0x18d65a0, C4<1>, C4<1>;
L_0x18d68a0 .functor NOT 1, v0x18ce500_0, C4<0>, C4<0>, C4<0>;
L_0x18d6910 .functor OR 1, L_0x18d68a0, v0x18ce5a0_0, C4<0>, C4<0>;
L_0x18d6770 .functor NOT 1, v0x18ce640_0, C4<0>, C4<0>, C4<0>;
L_0x18d67e0 .functor OR 1, L_0x18d6910, L_0x18d6770, C4<0>, C4<0>;
L_0x18d6cb0 .functor NOT 1, v0x18ce780_0, C4<0>, C4<0>, C4<0>;
L_0x18d6d20 .functor OR 1, L_0x18d67e0, L_0x18d6cb0, C4<0>, C4<0>;
L_0x18d6f90 .functor AND 1, L_0x18d6660, L_0x18d6d20, C4<1>, C4<1>;
v0x18cee90_0 .net *"_ivl_0", 0 0, L_0x18d3e80;  1 drivers
v0x18cef70_0 .net *"_ivl_10", 0 0, L_0x18d4540;  1 drivers
v0x18cf050_0 .net *"_ivl_12", 0 0, L_0x18d4690;  1 drivers
v0x18cf140_0 .net *"_ivl_14", 0 0, L_0x18d4810;  1 drivers
v0x18cf220_0 .net *"_ivl_16", 0 0, L_0x18d4920;  1 drivers
v0x18cf350_0 .net *"_ivl_18", 0 0, L_0x18d49e0;  1 drivers
v0x18cf430_0 .net *"_ivl_2", 0 0, L_0x18d3f10;  1 drivers
v0x18cf510_0 .net *"_ivl_20", 0 0, L_0x18d4b00;  1 drivers
v0x18cf5f0_0 .net *"_ivl_22", 0 0, L_0x18d4bc0;  1 drivers
v0x18cf760_0 .net *"_ivl_24", 0 0, L_0x18d4ca0;  1 drivers
v0x18cf840_0 .net *"_ivl_26", 0 0, L_0x18d4d60;  1 drivers
v0x18cf920_0 .net *"_ivl_30", 0 0, L_0x18d4f90;  1 drivers
v0x18cfa00_0 .net *"_ivl_32", 0 0, L_0x18d5090;  1 drivers
v0x18cfae0_0 .net *"_ivl_34", 0 0, L_0x18d5150;  1 drivers
v0x18cfbc0_0 .net *"_ivl_36", 0 0, L_0x18d5260;  1 drivers
v0x18cfca0_0 .net *"_ivl_38", 0 0, L_0x18d5370;  1 drivers
v0x18cfd80_0 .net *"_ivl_4", 0 0, L_0x18d40b0;  1 drivers
v0x18cff70_0 .net *"_ivl_40", 0 0, L_0x18d5490;  1 drivers
v0x18d0050_0 .net *"_ivl_42", 0 0, L_0x18d5550;  1 drivers
v0x18d0130_0 .net *"_ivl_44", 0 0, L_0x18d5680;  1 drivers
v0x18d0210_0 .net *"_ivl_46", 0 0, L_0x18d5790;  1 drivers
v0x18d02f0_0 .net *"_ivl_48", 0 0, L_0x18d5920;  1 drivers
v0x18d03d0_0 .net *"_ivl_50", 0 0, L_0x18d5a30;  1 drivers
v0x18d04b0_0 .net *"_ivl_52", 0 0, L_0x18d5b80;  1 drivers
v0x18d0590_0 .net *"_ivl_54", 0 0, L_0x18d5c40;  1 drivers
v0x18d0670_0 .net *"_ivl_56", 0 0, L_0x18d5df0;  1 drivers
v0x18d0750_0 .net *"_ivl_58", 0 0, L_0x18d5eb0;  1 drivers
v0x18d0830_0 .net *"_ivl_6", 0 0, L_0x18d41c0;  1 drivers
v0x18d0910_0 .net *"_ivl_60", 0 0, L_0x18d60c0;  1 drivers
v0x18d09f0_0 .net *"_ivl_62", 0 0, L_0x18d6130;  1 drivers
v0x18d0ad0_0 .net *"_ivl_64", 0 0, L_0x18d62b0;  1 drivers
v0x18d0bb0_0 .net *"_ivl_66", 0 0, L_0x18d63c0;  1 drivers
v0x18d0c90_0 .net *"_ivl_68", 0 0, L_0x18d65a0;  1 drivers
v0x18d0f80_0 .net *"_ivl_70", 0 0, L_0x18d6660;  1 drivers
v0x18d1060_0 .net *"_ivl_72", 0 0, L_0x18d68a0;  1 drivers
v0x18d1140_0 .net *"_ivl_74", 0 0, L_0x18d6910;  1 drivers
v0x18d1220_0 .net *"_ivl_76", 0 0, L_0x18d6770;  1 drivers
v0x18d1300_0 .net *"_ivl_78", 0 0, L_0x18d67e0;  1 drivers
v0x18d13e0_0 .net *"_ivl_8", 0 0, L_0x18d43c0;  1 drivers
v0x18d14c0_0 .net *"_ivl_80", 0 0, L_0x18d6cb0;  1 drivers
v0x18d15a0_0 .net *"_ivl_82", 0 0, L_0x18d6d20;  1 drivers
v0x18d1680_0 .net "a", 0 0, v0x18ce500_0;  alias, 1 drivers
v0x18d1720_0 .net "b", 0 0, v0x18ce5a0_0;  alias, 1 drivers
v0x18d1810_0 .net "c", 0 0, v0x18ce640_0;  alias, 1 drivers
v0x18d1900_0 .net "d", 0 0, v0x18ce780_0;  alias, 1 drivers
v0x18d19f0_0 .net "out_pos", 0 0, L_0x18d6f90;  alias, 1 drivers
v0x18d1ab0_0 .net "out_sop", 0 0, L_0x18d4c30;  alias, 1 drivers
S_0x18d1c30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1885100;
 .timescale -12 -12;
E_0x186c9f0 .event anyedge, v0x18d2a20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18d2a20_0;
    %nor/r;
    %assign/vec4 v0x18d2a20_0, 0;
    %wait E_0x186c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18cd9d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ce870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ce910_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18cd9d0;
T_4 ;
    %wait E_0x18838e0;
    %load/vec4 v0x18ce9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ce870_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18cd9d0;
T_5 ;
    %wait E_0x1883780;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %wait E_0x1883780;
    %load/vec4 v0x18ce870_0;
    %store/vec4 v0x18ce910_0, 0, 1;
    %fork t_1, S_0x18cdd00;
    %jmp t_0;
    .scope S_0x18cdd00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cdf40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18cdf40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1883780;
    %load/vec4 v0x18cdf40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18cdf40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18cdf40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18cd9d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18838e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ce5a0_0, 0;
    %assign/vec4 v0x18ce500_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18ce870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18ce910_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1885100;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d2a20_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1885100;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18d25c0_0;
    %inv;
    %store/vec4 v0x18d25c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1885100;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18ce6e0_0, v0x18d2b90_0, v0x18d23e0_0, v0x18d2480_0, v0x18d2520_0, v0x18d2660_0, v0x18d28e0_0, v0x18d2840_0, v0x18d27a0_0, v0x18d2700_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1885100;
T_9 ;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1885100;
T_10 ;
    %wait E_0x18838e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d2980_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2980_0, 4, 32;
    %load/vec4 v0x18d2ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2980_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d2980_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2980_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18d28e0_0;
    %load/vec4 v0x18d28e0_0;
    %load/vec4 v0x18d2840_0;
    %xor;
    %load/vec4 v0x18d28e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2980_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2980_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18d27a0_0;
    %load/vec4 v0x18d27a0_0;
    %load/vec4 v0x18d2700_0;
    %xor;
    %load/vec4 v0x18d27a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2980_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18d2980_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2980_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response43/top_module.sv";
