// Seed: 860226959
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3,
    input wor id_4,
    output uwire id_5
);
  supply1 id_7 = 1, id_8;
  supply1 id_9 = 1;
  assign id_7 = id_1;
  wire id_10;
  tri0 id_11 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    input  wor   id_2,
    input  tri0  id_3
);
  module_0(
      id_1, id_2, id_3, id_1, id_2, id_1
  );
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri id_9,
    input supply1 id_10,
    input wor id_11,
    output tri id_12,
    input uwire id_13
);
  tri0 id_15;
  module_0(
      id_4, id_11, id_11, id_4, id_9, id_4
  );
  assign id_15 = id_10;
  wire id_16, id_17;
endmodule
