;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 20, @8
	SUB 10, <0
	SUB 10, <0
	SUB @20, 0
	JMP 210, 60
	CMP 20, @8
	SLT 10, 12
	SPL -7, @-20
	SPL 20, #8
	JMN 10, @0
	SUB -20, @0
	CMP @20, 0
	JMN -37, @-125
	JMN -37, @-125
	ADD #80, @1
	CMP @20, 0
	SUB @-127, 100
	SLT #80, @1
	JMN @273, 0
	ADD #80, @1
	SUB 10, <0
	SUB 10, <0
	JMZ <-127, <100
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMZ <-127, <100
	JMZ <-127, <-100
	CMP @-427, 100
	JMN 0, @460
	MOV @127, 106
	SUB 10, <12
	CMP -37, <-125
	MOV -7, <-20
	SPL @273
	CMP -37, <120
	CMP @20, 0
	MOV -7, <-20
	JMP 2
	JMP -7, @-20
	SPL 0, <802
	CMP -207, <-120
	JMN @273, 0
	JMN @273, 0
	MOV -1, <-20
