Vivado Simulator 2020.1
Time resolution is 1 ps
  Time | state | count | load | en
  -----|-------|-------|------|----
=== Lab 5 FSM Testbench (Priority Encoder) ===

[TEST 1] Global reset
  6000  |  00   | 0000  |  0   |  0
  16000  |  00   | 0000  |  0   |  0
  26000  |  00   | 0000  |  0   |  0
  36000  |  00   | 0000  |  0   |  0
  46000  |  00   | 0000  |  0   |  0
  >> state=00  count=0000  (expect: state=00, count=0000)

[TEST 2] sw=0 stays IDLE
  56000  |  00   | 0000  |  0   |  0
  66000  |  00   | 0000  |  0   |  0
  76000  |  00   | 0000  |  0   |  0
  86000  |  00   | 0000  |  0   |  0
  >> state=00  count=0000  (expect: state=00, count=0000)

[TEST 3] SW[5] only (bit position 5 = value 5)
         Setting sw = 16'h0020 (only bit 5)
  96000  |  01   | 0005  |  0   |  1
  106000  |  10   | 0004  |  0   |  1
  116000  |  10   | 0003  |  0   |  1
  126000  |  10   | 0002  |  0   |  1
  136000  |  10   | 0001  |  0   |  1
  146000  |  10   | 0000  |  0   |  0
  156000  |  00   | 0000  |  0   |  0
  166000  |  00   | 0000  |  0   |  0
  176000  |  00   | 0000  |  0   |  0
  186000  |  00   | 0000  |  0   |  0
  196000  |  00   | 0000  |  0   |  0
  >> state=00  count=0000  (expect: state=00, count=0000)

[TEST 4] SW[8] only (bit 8 = value 8), reset button mid-count
         Setting sw = 16'h0100 (only bit 8)
  206000  |  01   | 0008  |  0   |  1
  216000  |  10   | 0007  |  0   |  1
  226000  |  10   | 0006  |  0   |  1
  236000  |  10   | 0005  |  0   |  1
  >> mid-count: state=10  count=0005  (expect: state=10, count should be 5ish)
  246000  |  10   | 0004  |  0   |  1
  256000  |  10   | 0003  |  0   |  1
  266000  |  10   | 0002  |  0   |  1
  276000  |  10   | 0001  |  0   |  1
  286000  |  10   | 0000  |  0   |  0
  296000  |  00   | 0000  |  0   |  0
  306000  |  00   | 0000  |  0   |  0
  316000  |  00   | 0000  |  0   |  0
  326000  |  00   | 0000  |  0   |  0
  336000  |  00   | 0000  |  0   |  0
  346000  |  00   | 0000  |  0   |  0
  356000  |  00   | 0000  |  0   |  0
  366000  |  00   | 0000  |  0   |  0
  376000  |  00   | 0000  |  0   |  0
  386000  |  00   | 0000  |  0   |  0
  396000  |  00   | 0000  |  0   |  0
  406000  |  00   | 0000  |  0   |  0
  416000  |  00   | 0000  |  0   |  0
  426000  |  00   | 0000  |  0   |  0
  436000  |  00   | 0000  |  0   |  0
  446000  |  00   | 0000  |  0   |  0
  456000  |  00   | 0000  |  0   |  0
  466000  |  00   | 0000  |  0   |  0
  476000  |  00   | 0000  |  0   |  0
  486000  |  00   | 0000  |  0   |  0
  496000  |  00   | 0000  |  0   |  0
  506000  |  00   | 0000  |  0   |  0
  516000  |  00   | 0000  |  0   |  0
  526000  |  00   | 0000  |  0   |  0
  536000  |  00   | 0000  |  0   |  0
  546000  |  00   | 0000  |  0   |  0
  >> after btn: state=00  count=0000  (expect: state=00, count=0000)

[TEST 5] SW[15] only (R2 = bit 15 = value 15)
         Setting sw = 16'h8000 (only bit 15)
  556000  |  01   | 000f  |  0   |  1
  566000  |  10   | 000e  |  0   |  1
  576000  |  10   | 000d  |  0   |  1
  586000  |  10   | 000c  |  0   |  1
  >> state=10  count=000c  (expect: state=10, count=000F)

  596000  |  10   | 000b  |  0   |  1
  606000  |  10   | 000a  |  0   |  1
  616000  |  10   | 0009  |  0   |  1
  626000  |  10   | 0008  |  0   |  1
  636000  |  10   | 0007  |  0   |  1
[TEST 6] SW[0] only (bit 0 = value 0)
         Setting sw = 16'h0001 (only bit 0)
  646000  |  10   | 0006  |  0   |  1
  656000  |  10   | 0005  |  0   |  1
  666000  |  10   | 0004  |  0   |  1
  676000  |  10   | 0003  |  0   |  1
  686000  |  10   | 0002  |  0   |  1
  >> state=10  count=0002  (expect: state=10, count=0000)

  696000  |  10   | 0001  |  0   |  1
  706000  |  10   | 0000  |  0   |  0
  716000  |  00   | 0000  |  0   |  0
  726000  |  00   | 0000  |  0   |  0
  736000  |  00   | 0000  |  0   |  0
[TEST 7] SW[3] and SW[7] both set
         Setting sw = 16'h0088 (bits 3 and 7)
         Priority encoder picks bit 3 ? loads value 3
  746000  |  00   | 0000  |  1   |  0
  756000  |  01   | 0003  |  0   |  1
  766000  |  10   | 0002  |  0   |  1
  776000  |  10   |