vhdtdtfi -lib work D:/301/Lab5/Lab5_1/lab5_1/clk_div.v -lang verilog -prj lab5_1 -o clk_div.spl -module clk_div -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 clk_div.spl D:/301/Lab5/Lab5_1/lab5_1/clk_div.sym 
