// Seed: 1173024616
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  wire id_2 = id_2, id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1,
    output tri1 id_2,
    output tri  id_3,
    input  wire id_4
);
  always @* id_0#(.id_1(id_1 && id_1)) = id_4;
  module_0 modCall_1 ();
endmodule
module module_2;
  initial id_1 = (id_1);
  wire id_2;
  module_0 modCall_1 ();
  integer id_3;
  assign id_1[1] = ((id_3));
  wire id_4;
endmodule
