{"Source Block": ["hdl/library/axi_dmac/src_fifo_inf.v@74:84@HdlStmAssign", "wire ready;\nwire valid;\n\nassign enabled = enable;\n\nassign valid = en & ready;\n\nalways @(posedge clk)\nbegin\n  if (enable) begin\n    overflow <= en & ~ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_fifo_inf.v@72:82", ");\n\nwire ready;\nwire valid;\n\nassign enabled = enable;\n\nassign valid = en & ready;\n\nalways @(posedge clk)\nbegin\n"]], "Diff Content": {"Delete": [[79, "assign valid = en & ready;\n"]], "Add": [[79, "  assign valid = en & ready;\n"]]}}