{"position": "Firmware", "company": "Intel Corporation", "profiles": ["Experience RF Firmware Intel Corporation RF Firmware Intel Corporation RF Firmware Intel Corporation ", "Experience Software Engineer (Firmware) Intel Corporation May 2011  \u2013 Present (4 years 4 months) Software Engineer (Embedded) Enphase Energy October 2010  \u2013  May 2011  (8 months) Petaluma, California Automation Engineer Siemens July 2006  \u2013  December 2006  (6 months) Mumbai Area, India Software Engineer (Firmware) Intel Corporation May 2011  \u2013 Present (4 years 4 months) Software Engineer (Firmware) Intel Corporation May 2011  \u2013 Present (4 years 4 months) Software Engineer (Embedded) Enphase Energy October 2010  \u2013  May 2011  (8 months) Petaluma, California Software Engineer (Embedded) Enphase Energy October 2010  \u2013  May 2011  (8 months) Petaluma, California Automation Engineer Siemens July 2006  \u2013  December 2006  (6 months) Mumbai Area, India Automation Engineer Siemens July 2006  \u2013  December 2006  (6 months) Mumbai Area, India Skills Perl Firmware C++ C Embedded Systems Software Development Linux Automation Programming Simulations Debugging Embedded Software Testing Device Drivers Software Engineering VHDL System Architecture Unix See 3+ \u00a0 \u00a0 See less Skills  Perl Firmware C++ C Embedded Systems Software Development Linux Automation Programming Simulations Debugging Embedded Software Testing Device Drivers Software Engineering VHDL System Architecture Unix See 3+ \u00a0 \u00a0 See less Perl Firmware C++ C Embedded Systems Software Development Linux Automation Programming Simulations Debugging Embedded Software Testing Device Drivers Software Engineering VHDL System Architecture Unix See 3+ \u00a0 \u00a0 See less Perl Firmware C++ C Embedded Systems Software Development Linux Automation Programming Simulations Debugging Embedded Software Testing Device Drivers Software Engineering VHDL System Architecture Unix See 3+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Master of Science (M.S),  Electrical Engineering 2007  \u2013 2008 University of Mumbai Bachelor of Engineering (B.E.),  Electronics Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 1. Student Council member of Students Forum for Mathematics and Computation\n2. Deputy Sports Secretary of Vivekanand Education Society's Institute of Technology (V.E.S.I.T) (University of Mumbai) The University of Texas at Arlington Master of Science (M.S),  Electrical Engineering 2007  \u2013 2008 The University of Texas at Arlington Master of Science (M.S),  Electrical Engineering 2007  \u2013 2008 The University of Texas at Arlington Master of Science (M.S),  Electrical Engineering 2007  \u2013 2008 University of Mumbai Bachelor of Engineering (B.E.),  Electronics Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 1. Student Council member of Students Forum for Mathematics and Computation\n2. Deputy Sports Secretary of Vivekanand Education Society's Institute of Technology (V.E.S.I.T) (University of Mumbai) University of Mumbai Bachelor of Engineering (B.E.),  Electronics Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 1. Student Council member of Students Forum for Mathematics and Computation\n2. Deputy Sports Secretary of Vivekanand Education Society's Institute of Technology (V.E.S.I.T) (University of Mumbai) University of Mumbai Bachelor of Engineering (B.E.),  Electronics Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 1. Student Council member of Students Forum for Mathematics and Computation\n2. Deputy Sports Secretary of Vivekanand Education Society's Institute of Technology (V.E.S.I.T) (University of Mumbai) ", "Summary Software engineer talented in learning new concepts and processes quickly, knowledgeable with Agile/Scrum software development methodology. Offer experience in Mobile Communications system algorithms, including LTE Layer 1, signal processing, and algorithm development for OFDM transmission systems. \n \nSpecialties: C/C++ language, MATLAB, SystemC, Object oriented programming, Assembly language, html, networking, Orcad tools, VHDL. \nArabic (native), English (fluent). Summary Software engineer talented in learning new concepts and processes quickly, knowledgeable with Agile/Scrum software development methodology. Offer experience in Mobile Communications system algorithms, including LTE Layer 1, signal processing, and algorithm development for OFDM transmission systems. \n \nSpecialties: C/C++ language, MATLAB, SystemC, Object oriented programming, Assembly language, html, networking, Orcad tools, VHDL. \nArabic (native), English (fluent). Software engineer talented in learning new concepts and processes quickly, knowledgeable with Agile/Scrum software development methodology. Offer experience in Mobile Communications system algorithms, including LTE Layer 1, signal processing, and algorithm development for OFDM transmission systems. \n \nSpecialties: C/C++ language, MATLAB, SystemC, Object oriented programming, Assembly language, html, networking, Orcad tools, VHDL. \nArabic (native), English (fluent). Software engineer talented in learning new concepts and processes quickly, knowledgeable with Agile/Scrum software development methodology. Offer experience in Mobile Communications system algorithms, including LTE Layer 1, signal processing, and algorithm development for OFDM transmission systems. \n \nSpecialties: C/C++ language, MATLAB, SystemC, Object oriented programming, Assembly language, html, networking, Orcad tools, VHDL. \nArabic (native), English (fluent). Experience Component Lead Intel Corporation March 2013  \u2013 Present (2 years 6 months) Egypt - Contributed in the planning of XMM7360 LTE Access Stratum (EAS) Protocol Stack and participated in workshops in Munich to define User Stories and plan next steps, which expanded my knowledge in Cellular systems. \n- Working with an Agile/Scrum methodology in XMM7360 as product owner to ensure delivery of high quality work with three weeks iteration/sprints. \n- Enhanced RQI quality via daily follow-up with the developers and planning commit slots, the RQI has increased to 0.8. \n- Tracked longrunners tickets for XMM7160 bimonthly and decreased them overall, especially showstoppers. COMPONENT DEVELOPMENT FIRMWARE Intel Corporation March 2011  \u2013  February 2013  (2 years) Egypt - Developed Sounding Reference Signal (SRS) Tx/Rx in Matlab and fixed point C, which was integrated in  \nthe eNodeB developed in Intel Chain.  \n- Developed and integrated eNodeB controller using C++, which was used as flexible software test  \nenvironment for the Virtual Prototype in XMM7160 and XMM7260 projects.  \n- Updated eNodeB to full Rel.8/10 including multi cell and RACH, to be prepared for XMM7260 project,  \nwhich enabled the team to test Carrier Aggregation.  \n\uf0b7 Provided weekly eNodeB release in ClearCase in a standard format with known quality. That fully helped  \nthe project integration manager in his overall task.  \n- Managed to get the eNodeB VOB relocated to Cairo that improved the productivity of the team.  \n- Collaborated with SW/FW colleagues via traveling to Dresden and Duisburg and participate in workshops  \nto defining the interfaces between eNodeB controller, Virtual Prototype, java Frame Work and DigRF.  \n- Co-Created Quality Gate mechanism to maintain the quality of the eNodeB controller using C++. DSP engineer SySDSoft April 2010  \u2013  February 2011  (11 months) Egypt Communication Systems Engineer to participate in algorithm design for a set of world-class wireless communication systems software products. \n \n- Developed and integrated basic Layer 1 PHY transceiver chain for LTE Base Station in Matlab and fixed point C, this was used as simulation environment to test further a dded eNodeB features.  \n- Developed and integrated the Physical Random Access CHannel (PRACH) Rx for LTE Base Station.  \n- Replaced free-scale intrinsic functions in WiMAX code with alternative C macros; this enabled the  \ncompany to have platform independent source code to be used in further projects.  \n- Supported customer by fixing WiMAX issues related to the DL-MAP and FFT size 1024 modulation which helped the customer to perform a successful data transfer in large bands.  \n- Applied performance measurements/time profile in Matlab and TI DSP kit and optimized the functions that consume time/processing cycles. Component Lead Intel Corporation March 2013  \u2013 Present (2 years 6 months) Egypt - Contributed in the planning of XMM7360 LTE Access Stratum (EAS) Protocol Stack and participated in workshops in Munich to define User Stories and plan next steps, which expanded my knowledge in Cellular systems. \n- Working with an Agile/Scrum methodology in XMM7360 as product owner to ensure delivery of high quality work with three weeks iteration/sprints. \n- Enhanced RQI quality via daily follow-up with the developers and planning commit slots, the RQI has increased to 0.8. \n- Tracked longrunners tickets for XMM7160 bimonthly and decreased them overall, especially showstoppers. Component Lead Intel Corporation March 2013  \u2013 Present (2 years 6 months) Egypt - Contributed in the planning of XMM7360 LTE Access Stratum (EAS) Protocol Stack and participated in workshops in Munich to define User Stories and plan next steps, which expanded my knowledge in Cellular systems. \n- Working with an Agile/Scrum methodology in XMM7360 as product owner to ensure delivery of high quality work with three weeks iteration/sprints. \n- Enhanced RQI quality via daily follow-up with the developers and planning commit slots, the RQI has increased to 0.8. \n- Tracked longrunners tickets for XMM7160 bimonthly and decreased them overall, especially showstoppers. COMPONENT DEVELOPMENT FIRMWARE Intel Corporation March 2011  \u2013  February 2013  (2 years) Egypt - Developed Sounding Reference Signal (SRS) Tx/Rx in Matlab and fixed point C, which was integrated in  \nthe eNodeB developed in Intel Chain.  \n- Developed and integrated eNodeB controller using C++, which was used as flexible software test  \nenvironment for the Virtual Prototype in XMM7160 and XMM7260 projects.  \n- Updated eNodeB to full Rel.8/10 including multi cell and RACH, to be prepared for XMM7260 project,  \nwhich enabled the team to test Carrier Aggregation.  \n\uf0b7 Provided weekly eNodeB release in ClearCase in a standard format with known quality. That fully helped  \nthe project integration manager in his overall task.  \n- Managed to get the eNodeB VOB relocated to Cairo that improved the productivity of the team.  \n- Collaborated with SW/FW colleagues via traveling to Dresden and Duisburg and participate in workshops  \nto defining the interfaces between eNodeB controller, Virtual Prototype, java Frame Work and DigRF.  \n- Co-Created Quality Gate mechanism to maintain the quality of the eNodeB controller using C++. COMPONENT DEVELOPMENT FIRMWARE Intel Corporation March 2011  \u2013  February 2013  (2 years) Egypt - Developed Sounding Reference Signal (SRS) Tx/Rx in Matlab and fixed point C, which was integrated in  \nthe eNodeB developed in Intel Chain.  \n- Developed and integrated eNodeB controller using C++, which was used as flexible software test  \nenvironment for the Virtual Prototype in XMM7160 and XMM7260 projects.  \n- Updated eNodeB to full Rel.8/10 including multi cell and RACH, to be prepared for XMM7260 project,  \nwhich enabled the team to test Carrier Aggregation.  \n\uf0b7 Provided weekly eNodeB release in ClearCase in a standard format with known quality. That fully helped  \nthe project integration manager in his overall task.  \n- Managed to get the eNodeB VOB relocated to Cairo that improved the productivity of the team.  \n- Collaborated with SW/FW colleagues via traveling to Dresden and Duisburg and participate in workshops  \nto defining the interfaces between eNodeB controller, Virtual Prototype, java Frame Work and DigRF.  \n- Co-Created Quality Gate mechanism to maintain the quality of the eNodeB controller using C++. DSP engineer SySDSoft April 2010  \u2013  February 2011  (11 months) Egypt Communication Systems Engineer to participate in algorithm design for a set of world-class wireless communication systems software products. \n \n- Developed and integrated basic Layer 1 PHY transceiver chain for LTE Base Station in Matlab and fixed point C, this was used as simulation environment to test further a dded eNodeB features.  \n- Developed and integrated the Physical Random Access CHannel (PRACH) Rx for LTE Base Station.  \n- Replaced free-scale intrinsic functions in WiMAX code with alternative C macros; this enabled the  \ncompany to have platform independent source code to be used in further projects.  \n- Supported customer by fixing WiMAX issues related to the DL-MAP and FFT size 1024 modulation which helped the customer to perform a successful data transfer in large bands.  \n- Applied performance measurements/time profile in Matlab and TI DSP kit and optimized the functions that consume time/processing cycles. DSP engineer SySDSoft April 2010  \u2013  February 2011  (11 months) Egypt Communication Systems Engineer to participate in algorithm design for a set of world-class wireless communication systems software products. \n \n- Developed and integrated basic Layer 1 PHY transceiver chain for LTE Base Station in Matlab and fixed point C, this was used as simulation environment to test further a dded eNodeB features.  \n- Developed and integrated the Physical Random Access CHannel (PRACH) Rx for LTE Base Station.  \n- Replaced free-scale intrinsic functions in WiMAX code with alternative C macros; this enabled the  \ncompany to have platform independent source code to be used in further projects.  \n- Supported customer by fixing WiMAX issues related to the DL-MAP and FFT size 1024 modulation which helped the customer to perform a successful data transfer in large bands.  \n- Applied performance measurements/time profile in Matlab and TI DSP kit and optimized the functions that consume time/processing cycles. Languages English Full professional proficiency Arabic Native or bilingual proficiency German Elementary proficiency English Full professional proficiency Arabic Native or bilingual proficiency German Elementary proficiency English Full professional proficiency Arabic Native or bilingual proficiency German Elementary proficiency Full professional proficiency Native or bilingual proficiency Elementary proficiency Skills Matlab C C++ Language LTE Firmware SystemC OOP Embedded C Object Oriented Design Digital Signal... Mobile system... Fixed point... Agile Methodologies Scrum Microsoft Visual Studio... Eclipse ClearCase Git Tortoise SVN OFDMA MIMO Wireless WiMAX Telecommunications Debugging Makefiles HTML Assembly Language Simulations Signal Processing Algorithms Digital Signal... Testing C++ PHY See 20+ \u00a0 \u00a0 See less Skills  Matlab C C++ Language LTE Firmware SystemC OOP Embedded C Object Oriented Design Digital Signal... Mobile system... Fixed point... Agile Methodologies Scrum Microsoft Visual Studio... Eclipse ClearCase Git Tortoise SVN OFDMA MIMO Wireless WiMAX Telecommunications Debugging Makefiles HTML Assembly Language Simulations Signal Processing Algorithms Digital Signal... Testing C++ PHY See 20+ \u00a0 \u00a0 See less Matlab C C++ Language LTE Firmware SystemC OOP Embedded C Object Oriented Design Digital Signal... Mobile system... Fixed point... Agile Methodologies Scrum Microsoft Visual Studio... Eclipse ClearCase Git Tortoise SVN OFDMA MIMO Wireless WiMAX Telecommunications Debugging Makefiles HTML Assembly Language Simulations Signal Processing Algorithms Digital Signal... Testing C++ PHY See 20+ \u00a0 \u00a0 See less Matlab C C++ Language LTE Firmware SystemC OOP Embedded C Object Oriented Design Digital Signal... Mobile system... Fixed point... Agile Methodologies Scrum Microsoft Visual Studio... Eclipse ClearCase Git Tortoise SVN OFDMA MIMO Wireless WiMAX Telecommunications Debugging Makefiles HTML Assembly Language Simulations Signal Processing Algorithms Digital Signal... Testing C++ PHY See 20+ \u00a0 \u00a0 See less Education Faculty of engineering, Alexandria university Bachelor's Degree,  Electrical , Electronics and Communications Engineering , Good (74.61%) 2004  \u2013 2009 Graduation project, 3GPP Long Term Evolution simulation using MATLAB and physical layer  \nimplementation on DSP kit using C language, May-2009 Grade: Excellent \n- My Achievements as LTE Up-link MATLAB team leader: \n* Delivered a simulation for LTE Up-Link physical layer to test its performance. \n* Tested the effect of different modulation schemes, Multi -path channels, effect of  \ncyclic prefix and channel estimation using Zadoff-Chu reference sequence. \n* Evaluated system performance in case of Multiple Access and enhanced LTE  \nup-link system performance using Channel Dependent Scheduling (CDS). \n* Supervisor: Dr. Mostafa El-Khamy. \n* Sponsor:  \no National Telecom Regulatory Authority (NTRA). \no Information Technology Industry Development Agency (ITIDA) Activities and Societies:\u00a0 IEEE Lyc\u00e9e La Libert\u00e9 School High school 2001  \u2013 2004 Faculty of engineering, Alexandria university Bachelor's Degree,  Electrical , Electronics and Communications Engineering , Good (74.61%) 2004  \u2013 2009 Graduation project, 3GPP Long Term Evolution simulation using MATLAB and physical layer  \nimplementation on DSP kit using C language, May-2009 Grade: Excellent \n- My Achievements as LTE Up-link MATLAB team leader: \n* Delivered a simulation for LTE Up-Link physical layer to test its performance. \n* Tested the effect of different modulation schemes, Multi -path channels, effect of  \ncyclic prefix and channel estimation using Zadoff-Chu reference sequence. \n* Evaluated system performance in case of Multiple Access and enhanced LTE  \nup-link system performance using Channel Dependent Scheduling (CDS). \n* Supervisor: Dr. Mostafa El-Khamy. \n* Sponsor:  \no National Telecom Regulatory Authority (NTRA). \no Information Technology Industry Development Agency (ITIDA) Activities and Societies:\u00a0 IEEE Faculty of engineering, Alexandria university Bachelor's Degree,  Electrical , Electronics and Communications Engineering , Good (74.61%) 2004  \u2013 2009 Graduation project, 3GPP Long Term Evolution simulation using MATLAB and physical layer  \nimplementation on DSP kit using C language, May-2009 Grade: Excellent \n- My Achievements as LTE Up-link MATLAB team leader: \n* Delivered a simulation for LTE Up-Link physical layer to test its performance. \n* Tested the effect of different modulation schemes, Multi -path channels, effect of  \ncyclic prefix and channel estimation using Zadoff-Chu reference sequence. \n* Evaluated system performance in case of Multiple Access and enhanced LTE  \nup-link system performance using Channel Dependent Scheduling (CDS). \n* Supervisor: Dr. Mostafa El-Khamy. \n* Sponsor:  \no National Telecom Regulatory Authority (NTRA). \no Information Technology Industry Development Agency (ITIDA) Activities and Societies:\u00a0 IEEE Faculty of engineering, Alexandria university Bachelor's Degree,  Electrical , Electronics and Communications Engineering , Good (74.61%) 2004  \u2013 2009 Graduation project, 3GPP Long Term Evolution simulation using MATLAB and physical layer  \nimplementation on DSP kit using C language, May-2009 Grade: Excellent \n- My Achievements as LTE Up-link MATLAB team leader: \n* Delivered a simulation for LTE Up-Link physical layer to test its performance. \n* Tested the effect of different modulation schemes, Multi -path channels, effect of  \ncyclic prefix and channel estimation using Zadoff-Chu reference sequence. \n* Evaluated system performance in case of Multiple Access and enhanced LTE  \nup-link system performance using Channel Dependent Scheduling (CDS). \n* Supervisor: Dr. Mostafa El-Khamy. \n* Sponsor:  \no National Telecom Regulatory Authority (NTRA). \no Information Technology Industry Development Agency (ITIDA) Activities and Societies:\u00a0 IEEE Lyc\u00e9e La Libert\u00e9 School High school 2001  \u2013 2004 Lyc\u00e9e La Libert\u00e9 School High school 2001  \u2013 2004 Lyc\u00e9e La Libert\u00e9 School High school 2001  \u2013 2004 ", "Experience CTS Debug Lab Manager Intel Corporation February 2011  \u2013 Present (4 years 7 months) Folsom California Managing US Labs in Folsom, Santa Clara, Hillsboro Oregon. Manage replication and co-verification execution in Folsom labs. Growth of established labs with our engineering staff. Extend learning growth to Technical staff by giving deep guidance of how and where to self teach one self. Graphics OEM Software Debug Engineering Technician Kelly IT Resources February 2011  \u2013  December 2011  (11 months) Replicate OEM customer issues both with customer boards and in house testing boards. Update custom OS/Windows images for Engineers to use rapid deployment. Built custom machine configurations. Upgraded parts and software. Firmware Validation Technician Kelly IT Services August 2009  \u2013  August 2010  (1 year 1 month) Validate Firmware at Intel Corporation as a contingent worker. Graphics Software Technician Kelly IT Services February 2008  \u2013  February 2009  (1 year 1 month) Validate OEM graphics issues, build OS for OEM equipment, built inventory data tracking system for team, updated and upgraded customer ref. boards as needed. Technical Support Manager Disc Robotics Inc. 2003  \u2013  2005  (2 years) Managed customer database and found like issues and repaired them. Recalled several units and repaired the mechanical aspects of them by hand. R&D several additions to the units. CTO U.S. Navy September 1999  \u2013  May 2002  (2 years 9 months) Student SciTec Inc. 1997  \u2013  1999  (2 years) CTS Debug Lab Manager Intel Corporation February 2011  \u2013 Present (4 years 7 months) Folsom California Managing US Labs in Folsom, Santa Clara, Hillsboro Oregon. Manage replication and co-verification execution in Folsom labs. Growth of established labs with our engineering staff. Extend learning growth to Technical staff by giving deep guidance of how and where to self teach one self. CTS Debug Lab Manager Intel Corporation February 2011  \u2013 Present (4 years 7 months) Folsom California Managing US Labs in Folsom, Santa Clara, Hillsboro Oregon. Manage replication and co-verification execution in Folsom labs. Growth of established labs with our engineering staff. Extend learning growth to Technical staff by giving deep guidance of how and where to self teach one self. Graphics OEM Software Debug Engineering Technician Kelly IT Resources February 2011  \u2013  December 2011  (11 months) Replicate OEM customer issues both with customer boards and in house testing boards. Update custom OS/Windows images for Engineers to use rapid deployment. Built custom machine configurations. Upgraded parts and software. Graphics OEM Software Debug Engineering Technician Kelly IT Resources February 2011  \u2013  December 2011  (11 months) Replicate OEM customer issues both with customer boards and in house testing boards. Update custom OS/Windows images for Engineers to use rapid deployment. Built custom machine configurations. Upgraded parts and software. Firmware Validation Technician Kelly IT Services August 2009  \u2013  August 2010  (1 year 1 month) Validate Firmware at Intel Corporation as a contingent worker. Firmware Validation Technician Kelly IT Services August 2009  \u2013  August 2010  (1 year 1 month) Validate Firmware at Intel Corporation as a contingent worker. Graphics Software Technician Kelly IT Services February 2008  \u2013  February 2009  (1 year 1 month) Validate OEM graphics issues, build OS for OEM equipment, built inventory data tracking system for team, updated and upgraded customer ref. boards as needed. Graphics Software Technician Kelly IT Services February 2008  \u2013  February 2009  (1 year 1 month) Validate OEM graphics issues, build OS for OEM equipment, built inventory data tracking system for team, updated and upgraded customer ref. boards as needed. Technical Support Manager Disc Robotics Inc. 2003  \u2013  2005  (2 years) Managed customer database and found like issues and repaired them. Recalled several units and repaired the mechanical aspects of them by hand. R&D several additions to the units. Technical Support Manager Disc Robotics Inc. 2003  \u2013  2005  (2 years) Managed customer database and found like issues and repaired them. Recalled several units and repaired the mechanical aspects of them by hand. R&D several additions to the units. CTO U.S. Navy September 1999  \u2013  May 2002  (2 years 9 months) CTO U.S. Navy September 1999  \u2013  May 2002  (2 years 9 months) Student SciTec Inc. 1997  \u2013  1999  (2 years) Student SciTec Inc. 1997  \u2013  1999  (2 years) Skills Operating Systems Debugging Troubleshooting Embedded Systems Testing Hardware Process Improvement Technical Support Semiconductors Semiconductor Industry Electronics Databases Device Drivers Embedded Software SoC Management Cross-functional Team... See 2+ \u00a0 \u00a0 See less Skills  Operating Systems Debugging Troubleshooting Embedded Systems Testing Hardware Process Improvement Technical Support Semiconductors Semiconductor Industry Electronics Databases Device Drivers Embedded Software SoC Management Cross-functional Team... See 2+ \u00a0 \u00a0 See less Operating Systems Debugging Troubleshooting Embedded Systems Testing Hardware Process Improvement Technical Support Semiconductors Semiconductor Industry Electronics Databases Device Drivers Embedded Software SoC Management Cross-functional Team... See 2+ \u00a0 \u00a0 See less Operating Systems Debugging Troubleshooting Embedded Systems Testing Hardware Process Improvement Technical Support Semiconductors Semiconductor Industry Electronics Databases Device Drivers Embedded Software SoC Management Cross-functional Team... See 2+ \u00a0 \u00a0 See less Education American River College AS,  CIS 2010  \u2013 2013 American River College AS,  CIS 2010  \u2013 2013 American River College AS,  CIS 2010  \u2013 2013 American River College AS,  CIS 2010  \u2013 2013 Honors & Awards Additional Honors & Awards Military awards for service excellence, Customers appreciation awards through Kelly Services from client Intel Corporation. Additional Honors & Awards Military awards for service excellence, Customers appreciation awards through Kelly Services from client Intel Corporation. Additional Honors & Awards Military awards for service excellence, Customers appreciation awards through Kelly Services from client Intel Corporation. Additional Honors & Awards Military awards for service excellence, Customers appreciation awards through Kelly Services from client Intel Corporation. ", "Summary Professional Experience and Background: \n- Software Engineering Management \n- Cross-site/company Technical Project Management \n- Requirements and Use Case Writing/Decomposition \n- Jama Contour / Enterprise Architect / UML \n- Rally / Rational Team Center \n- Microsoft Project (including Server) \n- Agile / Scrum Knowledge \n- Configuration Management \n- Systems Engineering V Model \n- Internet/Web software development \n- Windows software development \n- Embedded software development \n- Real-time OS software development \n- Cloud-based Storage for Phones \n- Healthcare Content Management \n- EFI-based Firmware \n- End User Requirements Management System / Product Lifecycle Management \n- Internet Appliance Server \n- Online Learning Software \n- Internet Phone \n- Embedded design tools (ApBUILDER tools) \n \nProfessional Development and Training: \n- Tonex System Engineering Training \n- The ICONIX Process (Use Case Driven Object Modeling w/ UML) \n- Enterprise Architect Training \n- Usage Models (Balancing Business, Usage, and Technology) \n- Use Case Development \n- Requirements Gathering, Specification, and Verification \n- Requirements Management \n- Object Mentor Object Oriented Design \n- CMII Certification \u2013 Levels I and II (http://www.icmhq.com) \n- Project Management \n- Configuration Management \n- Construx Software Estimation \n- Business Process Modeling with ProVision \n- Intel Management Courses \n- Storage Technologies (SATA/SAS, NVMe) \n- Android Internals \n- Windows and Linux Device Drivers Summary Professional Experience and Background: \n- Software Engineering Management \n- Cross-site/company Technical Project Management \n- Requirements and Use Case Writing/Decomposition \n- Jama Contour / Enterprise Architect / UML \n- Rally / Rational Team Center \n- Microsoft Project (including Server) \n- Agile / Scrum Knowledge \n- Configuration Management \n- Systems Engineering V Model \n- Internet/Web software development \n- Windows software development \n- Embedded software development \n- Real-time OS software development \n- Cloud-based Storage for Phones \n- Healthcare Content Management \n- EFI-based Firmware \n- End User Requirements Management System / Product Lifecycle Management \n- Internet Appliance Server \n- Online Learning Software \n- Internet Phone \n- Embedded design tools (ApBUILDER tools) \n \nProfessional Development and Training: \n- Tonex System Engineering Training \n- The ICONIX Process (Use Case Driven Object Modeling w/ UML) \n- Enterprise Architect Training \n- Usage Models (Balancing Business, Usage, and Technology) \n- Use Case Development \n- Requirements Gathering, Specification, and Verification \n- Requirements Management \n- Object Mentor Object Oriented Design \n- CMII Certification \u2013 Levels I and II (http://www.icmhq.com) \n- Project Management \n- Configuration Management \n- Construx Software Estimation \n- Business Process Modeling with ProVision \n- Intel Management Courses \n- Storage Technologies (SATA/SAS, NVMe) \n- Android Internals \n- Windows and Linux Device Drivers Professional Experience and Background: \n- Software Engineering Management \n- Cross-site/company Technical Project Management \n- Requirements and Use Case Writing/Decomposition \n- Jama Contour / Enterprise Architect / UML \n- Rally / Rational Team Center \n- Microsoft Project (including Server) \n- Agile / Scrum Knowledge \n- Configuration Management \n- Systems Engineering V Model \n- Internet/Web software development \n- Windows software development \n- Embedded software development \n- Real-time OS software development \n- Cloud-based Storage for Phones \n- Healthcare Content Management \n- EFI-based Firmware \n- End User Requirements Management System / Product Lifecycle Management \n- Internet Appliance Server \n- Online Learning Software \n- Internet Phone \n- Embedded design tools (ApBUILDER tools) \n \nProfessional Development and Training: \n- Tonex System Engineering Training \n- The ICONIX Process (Use Case Driven Object Modeling w/ UML) \n- Enterprise Architect Training \n- Usage Models (Balancing Business, Usage, and Technology) \n- Use Case Development \n- Requirements Gathering, Specification, and Verification \n- Requirements Management \n- Object Mentor Object Oriented Design \n- CMII Certification \u2013 Levels I and II (http://www.icmhq.com) \n- Project Management \n- Configuration Management \n- Construx Software Estimation \n- Business Process Modeling with ProVision \n- Intel Management Courses \n- Storage Technologies (SATA/SAS, NVMe) \n- Android Internals \n- Windows and Linux Device Drivers Professional Experience and Background: \n- Software Engineering Management \n- Cross-site/company Technical Project Management \n- Requirements and Use Case Writing/Decomposition \n- Jama Contour / Enterprise Architect / UML \n- Rally / Rational Team Center \n- Microsoft Project (including Server) \n- Agile / Scrum Knowledge \n- Configuration Management \n- Systems Engineering V Model \n- Internet/Web software development \n- Windows software development \n- Embedded software development \n- Real-time OS software development \n- Cloud-based Storage for Phones \n- Healthcare Content Management \n- EFI-based Firmware \n- End User Requirements Management System / Product Lifecycle Management \n- Internet Appliance Server \n- Online Learning Software \n- Internet Phone \n- Embedded design tools (ApBUILDER tools) \n \nProfessional Development and Training: \n- Tonex System Engineering Training \n- The ICONIX Process (Use Case Driven Object Modeling w/ UML) \n- Enterprise Architect Training \n- Usage Models (Balancing Business, Usage, and Technology) \n- Use Case Development \n- Requirements Gathering, Specification, and Verification \n- Requirements Management \n- Object Mentor Object Oriented Design \n- CMII Certification \u2013 Levels I and II (http://www.icmhq.com) \n- Project Management \n- Configuration Management \n- Construx Software Estimation \n- Business Process Modeling with ProVision \n- Intel Management Courses \n- Storage Technologies (SATA/SAS, NVMe) \n- Android Internals \n- Windows and Linux Device Drivers Experience Tizen IVI Execution Lead Intel Corporation July 2014  \u2013 Present (1 year 2 months) Hillsboro, OR Software System Engineer Intel Corporation 2012  \u2013  July 2014  (2 years) Responsible for definition, integration, and delivery of new features for the Intel\u00ae Rapid Storage Technology product. Work closely with the product development team to ensure features are specified correctly through use cases, requirements (stored in Jama), architecture, and design (stored in UML in Enterprise Architect). Monitor and ensure end-to-end traceability from use cases to verification test results. Develop business process to effectively manage requirements and ensure their full traceability. Ensure consistency between the requirements lifecycle and the Intel PLC (product life cycle). Chair the Change Control Board (CCB) and Architecture Review Board to ensure quality requirements and design are maintained and managed with full control of the project scope. Develop requirements-based indicators to track development and verification progress. Mentor the entire organization on good requirements writing and requirements management. Drive application of the System Engineering V Model and establish methods for improving how derived component requirements are created, maintained, and verified. Drive the use of UML, Enterprise Architect (EA), and their associated business processes to improve software design, especially in the early stages of planning and development. Drive adherence to The ICONIX Process for optimal application of UML. Develop use cases, domain models, requirements, activity diagrams, and other UML diagrams for McAfee storage security and Intel phone projects. Work with Marketing and Engineering to develop exceptional user experience for mobile phone software. Define corporate-wide tools and business process for requirements management through involvement on various Working Groups. Technical Project Manager / Software Engineering Manager Intel Corporation 2008  \u2013  2012  (4 years) Managed the performance and development of 10 software engineers. Created a standard, re-usable WBS which drove consistent planning for new feature development and identification of inter-group dependencies. Mentored the team on how to improve its execution, planning and estimating, and how to use ProChain to better track performance against schedule. Delivered numerous on-time releases of RST and hot fixes. Developed cross-group processes to improve debugging and bug fixing. Clarified roles and responsibilities and decision-making process for Product Development Team, Maintenance Team, and the Storage Program. Drove regular meetings to prioritize, plan, and deliver bug fixes to customers. Improved schedule-building practices by deploying Microsoft Project Server and improved task estimation techniques by using effort-based estimates and resource leveling. Drove clarity when commitments were ambiguous. Drove adoption of Scrum practices, tools (Rally), and Scrum indicators to successfully deliver RSTe. IT Technical Project Manager - Product Lifecycle Tools Intel Corporation 2006  \u2013  2008  (2 years) Formed and led the End User Requirements Management System project composed of cross-site IT team members. Developed Intel Product Lifecycle Management (IPLM) tool requirements to support Intel\u2019s Product Lifecycle Exploration Phase milestones and coached the team on how to perform Business Analyst work. Participated in IPLM tool/vendor selection process. Led the Lines-of-Code Tool development project from concept to deployment. Worked with external vendor to clarify business contracts to ensure support requirements were met. Utilized Microsoft Project Server to track progress while working extensively with the IT Project Management Office to resolve tool and usage issues with Project Server. IT Technical Project Manager - Healthcare Intel Corporation 2005  \u2013  2006  (1 year) Formed and drove a team to produce a first-at-Intel FDA-compliant document change management system. Kept the team focused through several project re-plans. Mitigated project risk by working with external tool vendor to provide consulting support, reviewed and clarified support documentation, and performed internal validation. Received Division Recognition Award for delivering the system on time per commitments. Technical Project Manager Intel Corporation 2004  \u2013  2005  (1 year) Created and led the 15+ member cross-site Intel Viiv\u2122 Common Configuration Utility team to meet all commitments from concept to beta release. Drove clarity in the UI screen flow/design and improvements in the requirements writing process to ensure requirements were well-written, managed, and communicated. Drove other Viiv\u2122 teams to better manage commitments across multiple divisions via formal processes and communication. Improved the CCB process by defining quick-turn processes for Requirements Change Requests (RCRs). Worked with Software Quality Engineering to define release-readiness criteria. Drove process improvements throughout the organization as an active member of the Product Development Team Leaders Forum and Software Engineering Process Improvement Group. Technical Program Manager - Si Platforms, POC Reference Kits, Validation Boards Intel Corporation 2001  \u2013  2004  (3 years) Led various cross-functional, cross-site teams through the definition, development, validation, and delivery of Si and platform solutions in support of EID\u2019s Si and Platform roadmap. Simultaneously led seven product development teams and drove teamwork between engineering, marketing, third-party, and customers. Gathered, communicated, and maintained project development plans, drove Intel Product Lifecycle processes, determined project interdependencies, set project priorities, set commitments, wrote and managed product requirements, identified and removed project roadblocks, defined project success criteria, aligned development schedules of the various sub-teams, identified and managed project risks, and communicated project status to senior management. Identified areas to improve efficiency and repeatability across all projects. Defined processes to improve the effectiveness of project managers and team members. Developed standard requirements templates, project status metrics, and scheduling tools. Technical Project Manager - Firmware Intel Corporation 2001  \u2013  2001  (less than a year) Led the Intel\u00ae AC-FDK (Firmware Development Kit) project and coordinated releases with other team leads. Communicated project expectations, roadmap, and status in management update meetings and various other communication meetings. Facilitated WBS sessions (Intel MAPP Day sessions). Created and tracked project schedules. Assessed risks and identified project issues. Developed usage models to identify requirements and clarify scope, then aligned the architecture and design to meet those requirements. Created customer make files, end-user documentation, and performed usability testing. Developed processes and tools to improve team performance and to improve the team\u2019s ability to measure its performance against expectations. Software Engineering Manager - Firmware Intel Corporation 2000  \u2013  2001  (1 year) Managed software engineers responsible for the design and development of PXE and SNP solutions. Got the struggling team focused on the end goal by setting clear and achievable milestones. Introduced effective project management tools and processes. Managed project schedule, defined the product roadmap, and managed relationships with other engineering and marketing groups. Led the team to define product requirements, develop architecture, and to design, develop, and test the product. Developed requirements management process for the Network Software Division. Facilitated WBS / MAPP Day sessions. Worked with teams on other sites to develop IDE and USB drivers. Configuration Management Engineer Intel Corporation 1999  \u2013  2000  (1 year) Investigated problems experienced from not having clear, well-defined processes within its development environment. Applied Configuration Management (CM) principles to develop processes for managing product releases and problem tracking. Developed an interim paper-based problem tracking system. Worked with the development and test teams to define a formal process to track problems using Visual Intercept. Simplified the build process, established standards by which developers worked, developed tools and processes to empower developers, and improved communication between the development and QA groups. Drove improvements in how the development team prioritized its work. Evangelized the importance of effective CM processes, created and led a CM taskforce to identify and resolve all CM-related issues, and organized the development efforts of several camera projects. Technical Project Manager/Development Lead - Graphics Installer Intel Corporation 1999  \u2013  1999  (less than a year) Drove the design and development of a multi-language, one-click install program developed in C++ and InstallShield. Worked cross-site with the customer to set expectations and accurately define the product requirements. Developed a test bed for smoke testing English and non-English versions of the product before release. Developed a completely automated build process using Perl that interfaced with Visual SourceSafe, file shares, compilers, and packagers to build floppy and CD-ROM images for release. Created a full set of documentation for the Sustaining Team. Software Engineer / Technical Lead - Internet Appliance Intel Corporation 1999  \u2013  1999  (less than a year) Drove project planning and communication between client and server development teams. Worked with marketing to define the product\u2019s usage which drove the development of use cases and detailed product requirements. Drove and participated in the team that developed the group\u2019s Software Coding Standard. Led the design and development of a Windows NT and Linux-based test bed \u2013 this included requirements gathering and authoring, design, purchasing, network setup, PC configuration, testing, and documentation. Provided leadership and direction to junior engineers. IT Technical Project Manager - Web-based Training Delivery Tool Intel Corporation 1998  \u2013  1999  (1 year) Was recruited by senior management to manage an over-budget, behind schedule, and failing $1.4M web-based training application development project. Temporarily relocated to Oregon where the project was repaired and completed within a six-month deadline. Researched and identified problem areas of the project and got it back on schedule by resourcing it correctly and establishing the use of processes and tools which enabled the developers, testers, and customers to better communicate and work together. Developed metrics to measure the project\u2019s performance to schedule and budget, and reestablished the customer\u2019s confidence in IT. Established a Quality Assurance team, a change control board, build and release processes, and a means of tracking delivery to requirements. Coordinated localization activities with the Internationalization Product Development team, usability activities with the User Centered Design Group, and content creation with cross-site teams. Hired external contractors and managed a team of 15 engineers. Worked with an outside vendor to conduct an external beta test with 150+ testers. Established regular meetings with the customer to communicate status, resolve issues, and minimize risks. Reported project status and maintained open communication with IT management across multiple sites. Software Engineer/ Project Manager Intel Corporation 1997  \u2013  1998  (1 year) As project manager and technical lead of the i960\u00ae Processor Remote Evaluation Facility (REF) worked cross-site with IT, Intel Security, Intel Legal, Intel Marketing, and the i960\u00ae Processor Applications Group to architect, design, develop, test, and deploy the REF website (a web-based tool used by external Intel customers to download and run their software remotely in order to evaluate i960\u00ae Processors). Managed the work of 5+ software engineers, and coordinated alpha and beta tests. Included the IT Sustaining Group from the onset of the project to make sure it was sustainable at time of deployment. Defined the UI and system architecture, then developed the UI using HTML and Perl, server-side applications using C, and custom hardware that interfaced the Intel CTOOLS Suite with 12 different i960\u00ae Processor evaluation boards. Software Engineer Intel Corporation 1996  \u2013  1997  (1 year) Researched requirements then defined the capabilities, features, and look-and-feel of a web-based document management system for Intranet websites. Built a prototype for the system using Dephi and Netscape web server. \n \nWorked with numerous business units to help them develop Intranet websites using HTML and CGI scripts. Developed standards for IT to use when it developed Intranet websites for internal customers. \n \nDeveloped the UI and main control module of an Internet phone in C which ran on QNX\u2019s Neutrino real-time OS. Learned POSIX and pthreads to design and develop the multi-threaded UI and main loop. Drove the planning, scheduling, development, building, integration, and testing efforts associated with the UI, main loop, and other modules of the product. Software Engineering Manager Intel Corporation 1994  \u2013  1996  (2 years) Managed three software engineers and performed all management responsibilities required to run a software engineering team. Drove the interview process that screened candidates. Set expectations for the team. Developed processes and procedures to assist the team in delivering quality xBUILDER products (a line of products used by Intel customers to configure MCS\u00a9-51/251//96/196 microcontrollers and to build their embedded applications). Worked with Intel business units to specify requirements for the xBUILDER products. Followed sound software development methodologies to deliver numerous high-quality product releases. Managed partnerships with the Technical Publication Group, Application Groups, Tools, Marketing, and Intel Product Support. Software Engineer / Project Manager Intel Corporation 1993  \u2013  1994  (1 year) While leading the work of eight engineers, managed development of ApBUILDER, an Intel Windows-based learning/design tool for embedded design engineers to promote and create broad market pull for Intel\u2019s microcontroller products. Responsibilities included: planning, development, testing, and maintenance of ApBUILDER-related products. Added MCS\u00a9-251 and 8XC196 product support to ApBUILDER. Developed utility programs for internal teams to automate and improve their development environments. Created the software methodology used by the entire organization. Software Engineer Intel Corporation 1991  \u2013  1993  (2 years) Developed ApBUILDER and supported development of other ApBUILDER-related products, including Project Builder, CanBUILDER, MobileBUILDER, and FlashBUILDER. Added Intel386\u2122 EX, various 8XC196, and automotive-specific microcontroller support to ApBUILDER. Wrote various other Windows applications, and designed and developed 15+ installation programs. Worked with third-party vendors to integrate their tools with xBUILDER products. Developed an embedded-DOS application to demo the capabilities of an embedded 186 microprocessor. Developed and taught ApBUILDER training classes. Demonstrated ApBUILDER at the Intel Field Applications Engineering and Embedded Systems Conferences. Applications Engineer Intel Corporation 1991  \u2013  1991  (less than a year) Responsible for hardware and software applications support for Intel MCS\u00ae-51 microcontrollers. Helped external customers design with Intel microcontrollers and debug their designs. Developed and maintained manuals, data sheets, applications notes, and errata for MCS\u00ae-51 and MCS\u00ae-96 microcontrollers. Supported development of an expert system to help customers learn about and use Intel microcontrollers. Designed an 80C51SL-based adapter board for the EV80C51FX evaluation board. Tizen IVI Execution Lead Intel Corporation July 2014  \u2013 Present (1 year 2 months) Hillsboro, OR Tizen IVI Execution Lead Intel Corporation July 2014  \u2013 Present (1 year 2 months) Hillsboro, OR Software System Engineer Intel Corporation 2012  \u2013  July 2014  (2 years) Responsible for definition, integration, and delivery of new features for the Intel\u00ae Rapid Storage Technology product. Work closely with the product development team to ensure features are specified correctly through use cases, requirements (stored in Jama), architecture, and design (stored in UML in Enterprise Architect). Monitor and ensure end-to-end traceability from use cases to verification test results. Develop business process to effectively manage requirements and ensure their full traceability. Ensure consistency between the requirements lifecycle and the Intel PLC (product life cycle). Chair the Change Control Board (CCB) and Architecture Review Board to ensure quality requirements and design are maintained and managed with full control of the project scope. Develop requirements-based indicators to track development and verification progress. Mentor the entire organization on good requirements writing and requirements management. Drive application of the System Engineering V Model and establish methods for improving how derived component requirements are created, maintained, and verified. Drive the use of UML, Enterprise Architect (EA), and their associated business processes to improve software design, especially in the early stages of planning and development. Drive adherence to The ICONIX Process for optimal application of UML. Develop use cases, domain models, requirements, activity diagrams, and other UML diagrams for McAfee storage security and Intel phone projects. Work with Marketing and Engineering to develop exceptional user experience for mobile phone software. Define corporate-wide tools and business process for requirements management through involvement on various Working Groups. Software System Engineer Intel Corporation 2012  \u2013  July 2014  (2 years) Responsible for definition, integration, and delivery of new features for the Intel\u00ae Rapid Storage Technology product. Work closely with the product development team to ensure features are specified correctly through use cases, requirements (stored in Jama), architecture, and design (stored in UML in Enterprise Architect). Monitor and ensure end-to-end traceability from use cases to verification test results. Develop business process to effectively manage requirements and ensure their full traceability. Ensure consistency between the requirements lifecycle and the Intel PLC (product life cycle). Chair the Change Control Board (CCB) and Architecture Review Board to ensure quality requirements and design are maintained and managed with full control of the project scope. Develop requirements-based indicators to track development and verification progress. Mentor the entire organization on good requirements writing and requirements management. Drive application of the System Engineering V Model and establish methods for improving how derived component requirements are created, maintained, and verified. Drive the use of UML, Enterprise Architect (EA), and their associated business processes to improve software design, especially in the early stages of planning and development. Drive adherence to The ICONIX Process for optimal application of UML. Develop use cases, domain models, requirements, activity diagrams, and other UML diagrams for McAfee storage security and Intel phone projects. Work with Marketing and Engineering to develop exceptional user experience for mobile phone software. Define corporate-wide tools and business process for requirements management through involvement on various Working Groups. Technical Project Manager / Software Engineering Manager Intel Corporation 2008  \u2013  2012  (4 years) Managed the performance and development of 10 software engineers. Created a standard, re-usable WBS which drove consistent planning for new feature development and identification of inter-group dependencies. Mentored the team on how to improve its execution, planning and estimating, and how to use ProChain to better track performance against schedule. Delivered numerous on-time releases of RST and hot fixes. Developed cross-group processes to improve debugging and bug fixing. Clarified roles and responsibilities and decision-making process for Product Development Team, Maintenance Team, and the Storage Program. Drove regular meetings to prioritize, plan, and deliver bug fixes to customers. Improved schedule-building practices by deploying Microsoft Project Server and improved task estimation techniques by using effort-based estimates and resource leveling. Drove clarity when commitments were ambiguous. Drove adoption of Scrum practices, tools (Rally), and Scrum indicators to successfully deliver RSTe. Technical Project Manager / Software Engineering Manager Intel Corporation 2008  \u2013  2012  (4 years) Managed the performance and development of 10 software engineers. Created a standard, re-usable WBS which drove consistent planning for new feature development and identification of inter-group dependencies. Mentored the team on how to improve its execution, planning and estimating, and how to use ProChain to better track performance against schedule. Delivered numerous on-time releases of RST and hot fixes. Developed cross-group processes to improve debugging and bug fixing. Clarified roles and responsibilities and decision-making process for Product Development Team, Maintenance Team, and the Storage Program. Drove regular meetings to prioritize, plan, and deliver bug fixes to customers. Improved schedule-building practices by deploying Microsoft Project Server and improved task estimation techniques by using effort-based estimates and resource leveling. Drove clarity when commitments were ambiguous. Drove adoption of Scrum practices, tools (Rally), and Scrum indicators to successfully deliver RSTe. IT Technical Project Manager - Product Lifecycle Tools Intel Corporation 2006  \u2013  2008  (2 years) Formed and led the End User Requirements Management System project composed of cross-site IT team members. Developed Intel Product Lifecycle Management (IPLM) tool requirements to support Intel\u2019s Product Lifecycle Exploration Phase milestones and coached the team on how to perform Business Analyst work. Participated in IPLM tool/vendor selection process. Led the Lines-of-Code Tool development project from concept to deployment. Worked with external vendor to clarify business contracts to ensure support requirements were met. Utilized Microsoft Project Server to track progress while working extensively with the IT Project Management Office to resolve tool and usage issues with Project Server. IT Technical Project Manager - Product Lifecycle Tools Intel Corporation 2006  \u2013  2008  (2 years) Formed and led the End User Requirements Management System project composed of cross-site IT team members. Developed Intel Product Lifecycle Management (IPLM) tool requirements to support Intel\u2019s Product Lifecycle Exploration Phase milestones and coached the team on how to perform Business Analyst work. Participated in IPLM tool/vendor selection process. Led the Lines-of-Code Tool development project from concept to deployment. Worked with external vendor to clarify business contracts to ensure support requirements were met. Utilized Microsoft Project Server to track progress while working extensively with the IT Project Management Office to resolve tool and usage issues with Project Server. IT Technical Project Manager - Healthcare Intel Corporation 2005  \u2013  2006  (1 year) Formed and drove a team to produce a first-at-Intel FDA-compliant document change management system. Kept the team focused through several project re-plans. Mitigated project risk by working with external tool vendor to provide consulting support, reviewed and clarified support documentation, and performed internal validation. Received Division Recognition Award for delivering the system on time per commitments. IT Technical Project Manager - Healthcare Intel Corporation 2005  \u2013  2006  (1 year) Formed and drove a team to produce a first-at-Intel FDA-compliant document change management system. Kept the team focused through several project re-plans. Mitigated project risk by working with external tool vendor to provide consulting support, reviewed and clarified support documentation, and performed internal validation. Received Division Recognition Award for delivering the system on time per commitments. Technical Project Manager Intel Corporation 2004  \u2013  2005  (1 year) Created and led the 15+ member cross-site Intel Viiv\u2122 Common Configuration Utility team to meet all commitments from concept to beta release. Drove clarity in the UI screen flow/design and improvements in the requirements writing process to ensure requirements were well-written, managed, and communicated. Drove other Viiv\u2122 teams to better manage commitments across multiple divisions via formal processes and communication. Improved the CCB process by defining quick-turn processes for Requirements Change Requests (RCRs). Worked with Software Quality Engineering to define release-readiness criteria. Drove process improvements throughout the organization as an active member of the Product Development Team Leaders Forum and Software Engineering Process Improvement Group. Technical Project Manager Intel Corporation 2004  \u2013  2005  (1 year) Created and led the 15+ member cross-site Intel Viiv\u2122 Common Configuration Utility team to meet all commitments from concept to beta release. Drove clarity in the UI screen flow/design and improvements in the requirements writing process to ensure requirements were well-written, managed, and communicated. Drove other Viiv\u2122 teams to better manage commitments across multiple divisions via formal processes and communication. Improved the CCB process by defining quick-turn processes for Requirements Change Requests (RCRs). Worked with Software Quality Engineering to define release-readiness criteria. Drove process improvements throughout the organization as an active member of the Product Development Team Leaders Forum and Software Engineering Process Improvement Group. Technical Program Manager - Si Platforms, POC Reference Kits, Validation Boards Intel Corporation 2001  \u2013  2004  (3 years) Led various cross-functional, cross-site teams through the definition, development, validation, and delivery of Si and platform solutions in support of EID\u2019s Si and Platform roadmap. Simultaneously led seven product development teams and drove teamwork between engineering, marketing, third-party, and customers. Gathered, communicated, and maintained project development plans, drove Intel Product Lifecycle processes, determined project interdependencies, set project priorities, set commitments, wrote and managed product requirements, identified and removed project roadblocks, defined project success criteria, aligned development schedules of the various sub-teams, identified and managed project risks, and communicated project status to senior management. Identified areas to improve efficiency and repeatability across all projects. Defined processes to improve the effectiveness of project managers and team members. Developed standard requirements templates, project status metrics, and scheduling tools. Technical Program Manager - Si Platforms, POC Reference Kits, Validation Boards Intel Corporation 2001  \u2013  2004  (3 years) Led various cross-functional, cross-site teams through the definition, development, validation, and delivery of Si and platform solutions in support of EID\u2019s Si and Platform roadmap. Simultaneously led seven product development teams and drove teamwork between engineering, marketing, third-party, and customers. Gathered, communicated, and maintained project development plans, drove Intel Product Lifecycle processes, determined project interdependencies, set project priorities, set commitments, wrote and managed product requirements, identified and removed project roadblocks, defined project success criteria, aligned development schedules of the various sub-teams, identified and managed project risks, and communicated project status to senior management. Identified areas to improve efficiency and repeatability across all projects. Defined processes to improve the effectiveness of project managers and team members. Developed standard requirements templates, project status metrics, and scheduling tools. Technical Project Manager - Firmware Intel Corporation 2001  \u2013  2001  (less than a year) Led the Intel\u00ae AC-FDK (Firmware Development Kit) project and coordinated releases with other team leads. Communicated project expectations, roadmap, and status in management update meetings and various other communication meetings. Facilitated WBS sessions (Intel MAPP Day sessions). Created and tracked project schedules. Assessed risks and identified project issues. Developed usage models to identify requirements and clarify scope, then aligned the architecture and design to meet those requirements. Created customer make files, end-user documentation, and performed usability testing. Developed processes and tools to improve team performance and to improve the team\u2019s ability to measure its performance against expectations. Technical Project Manager - Firmware Intel Corporation 2001  \u2013  2001  (less than a year) Led the Intel\u00ae AC-FDK (Firmware Development Kit) project and coordinated releases with other team leads. Communicated project expectations, roadmap, and status in management update meetings and various other communication meetings. Facilitated WBS sessions (Intel MAPP Day sessions). Created and tracked project schedules. Assessed risks and identified project issues. Developed usage models to identify requirements and clarify scope, then aligned the architecture and design to meet those requirements. Created customer make files, end-user documentation, and performed usability testing. Developed processes and tools to improve team performance and to improve the team\u2019s ability to measure its performance against expectations. Software Engineering Manager - Firmware Intel Corporation 2000  \u2013  2001  (1 year) Managed software engineers responsible for the design and development of PXE and SNP solutions. Got the struggling team focused on the end goal by setting clear and achievable milestones. Introduced effective project management tools and processes. Managed project schedule, defined the product roadmap, and managed relationships with other engineering and marketing groups. Led the team to define product requirements, develop architecture, and to design, develop, and test the product. Developed requirements management process for the Network Software Division. Facilitated WBS / MAPP Day sessions. Worked with teams on other sites to develop IDE and USB drivers. Software Engineering Manager - Firmware Intel Corporation 2000  \u2013  2001  (1 year) Managed software engineers responsible for the design and development of PXE and SNP solutions. Got the struggling team focused on the end goal by setting clear and achievable milestones. Introduced effective project management tools and processes. Managed project schedule, defined the product roadmap, and managed relationships with other engineering and marketing groups. Led the team to define product requirements, develop architecture, and to design, develop, and test the product. Developed requirements management process for the Network Software Division. Facilitated WBS / MAPP Day sessions. Worked with teams on other sites to develop IDE and USB drivers. Configuration Management Engineer Intel Corporation 1999  \u2013  2000  (1 year) Investigated problems experienced from not having clear, well-defined processes within its development environment. Applied Configuration Management (CM) principles to develop processes for managing product releases and problem tracking. Developed an interim paper-based problem tracking system. Worked with the development and test teams to define a formal process to track problems using Visual Intercept. Simplified the build process, established standards by which developers worked, developed tools and processes to empower developers, and improved communication between the development and QA groups. Drove improvements in how the development team prioritized its work. Evangelized the importance of effective CM processes, created and led a CM taskforce to identify and resolve all CM-related issues, and organized the development efforts of several camera projects. Configuration Management Engineer Intel Corporation 1999  \u2013  2000  (1 year) Investigated problems experienced from not having clear, well-defined processes within its development environment. Applied Configuration Management (CM) principles to develop processes for managing product releases and problem tracking. Developed an interim paper-based problem tracking system. Worked with the development and test teams to define a formal process to track problems using Visual Intercept. Simplified the build process, established standards by which developers worked, developed tools and processes to empower developers, and improved communication between the development and QA groups. Drove improvements in how the development team prioritized its work. Evangelized the importance of effective CM processes, created and led a CM taskforce to identify and resolve all CM-related issues, and organized the development efforts of several camera projects. Technical Project Manager/Development Lead - Graphics Installer Intel Corporation 1999  \u2013  1999  (less than a year) Drove the design and development of a multi-language, one-click install program developed in C++ and InstallShield. Worked cross-site with the customer to set expectations and accurately define the product requirements. Developed a test bed for smoke testing English and non-English versions of the product before release. Developed a completely automated build process using Perl that interfaced with Visual SourceSafe, file shares, compilers, and packagers to build floppy and CD-ROM images for release. Created a full set of documentation for the Sustaining Team. Technical Project Manager/Development Lead - Graphics Installer Intel Corporation 1999  \u2013  1999  (less than a year) Drove the design and development of a multi-language, one-click install program developed in C++ and InstallShield. Worked cross-site with the customer to set expectations and accurately define the product requirements. Developed a test bed for smoke testing English and non-English versions of the product before release. Developed a completely automated build process using Perl that interfaced with Visual SourceSafe, file shares, compilers, and packagers to build floppy and CD-ROM images for release. Created a full set of documentation for the Sustaining Team. Software Engineer / Technical Lead - Internet Appliance Intel Corporation 1999  \u2013  1999  (less than a year) Drove project planning and communication between client and server development teams. Worked with marketing to define the product\u2019s usage which drove the development of use cases and detailed product requirements. Drove and participated in the team that developed the group\u2019s Software Coding Standard. Led the design and development of a Windows NT and Linux-based test bed \u2013 this included requirements gathering and authoring, design, purchasing, network setup, PC configuration, testing, and documentation. Provided leadership and direction to junior engineers. Software Engineer / Technical Lead - Internet Appliance Intel Corporation 1999  \u2013  1999  (less than a year) Drove project planning and communication between client and server development teams. Worked with marketing to define the product\u2019s usage which drove the development of use cases and detailed product requirements. Drove and participated in the team that developed the group\u2019s Software Coding Standard. Led the design and development of a Windows NT and Linux-based test bed \u2013 this included requirements gathering and authoring, design, purchasing, network setup, PC configuration, testing, and documentation. Provided leadership and direction to junior engineers. IT Technical Project Manager - Web-based Training Delivery Tool Intel Corporation 1998  \u2013  1999  (1 year) Was recruited by senior management to manage an over-budget, behind schedule, and failing $1.4M web-based training application development project. Temporarily relocated to Oregon where the project was repaired and completed within a six-month deadline. Researched and identified problem areas of the project and got it back on schedule by resourcing it correctly and establishing the use of processes and tools which enabled the developers, testers, and customers to better communicate and work together. Developed metrics to measure the project\u2019s performance to schedule and budget, and reestablished the customer\u2019s confidence in IT. Established a Quality Assurance team, a change control board, build and release processes, and a means of tracking delivery to requirements. Coordinated localization activities with the Internationalization Product Development team, usability activities with the User Centered Design Group, and content creation with cross-site teams. Hired external contractors and managed a team of 15 engineers. Worked with an outside vendor to conduct an external beta test with 150+ testers. Established regular meetings with the customer to communicate status, resolve issues, and minimize risks. Reported project status and maintained open communication with IT management across multiple sites. IT Technical Project Manager - Web-based Training Delivery Tool Intel Corporation 1998  \u2013  1999  (1 year) Was recruited by senior management to manage an over-budget, behind schedule, and failing $1.4M web-based training application development project. Temporarily relocated to Oregon where the project was repaired and completed within a six-month deadline. Researched and identified problem areas of the project and got it back on schedule by resourcing it correctly and establishing the use of processes and tools which enabled the developers, testers, and customers to better communicate and work together. Developed metrics to measure the project\u2019s performance to schedule and budget, and reestablished the customer\u2019s confidence in IT. Established a Quality Assurance team, a change control board, build and release processes, and a means of tracking delivery to requirements. Coordinated localization activities with the Internationalization Product Development team, usability activities with the User Centered Design Group, and content creation with cross-site teams. Hired external contractors and managed a team of 15 engineers. Worked with an outside vendor to conduct an external beta test with 150+ testers. Established regular meetings with the customer to communicate status, resolve issues, and minimize risks. Reported project status and maintained open communication with IT management across multiple sites. Software Engineer/ Project Manager Intel Corporation 1997  \u2013  1998  (1 year) As project manager and technical lead of the i960\u00ae Processor Remote Evaluation Facility (REF) worked cross-site with IT, Intel Security, Intel Legal, Intel Marketing, and the i960\u00ae Processor Applications Group to architect, design, develop, test, and deploy the REF website (a web-based tool used by external Intel customers to download and run their software remotely in order to evaluate i960\u00ae Processors). Managed the work of 5+ software engineers, and coordinated alpha and beta tests. Included the IT Sustaining Group from the onset of the project to make sure it was sustainable at time of deployment. Defined the UI and system architecture, then developed the UI using HTML and Perl, server-side applications using C, and custom hardware that interfaced the Intel CTOOLS Suite with 12 different i960\u00ae Processor evaluation boards. Software Engineer/ Project Manager Intel Corporation 1997  \u2013  1998  (1 year) As project manager and technical lead of the i960\u00ae Processor Remote Evaluation Facility (REF) worked cross-site with IT, Intel Security, Intel Legal, Intel Marketing, and the i960\u00ae Processor Applications Group to architect, design, develop, test, and deploy the REF website (a web-based tool used by external Intel customers to download and run their software remotely in order to evaluate i960\u00ae Processors). Managed the work of 5+ software engineers, and coordinated alpha and beta tests. Included the IT Sustaining Group from the onset of the project to make sure it was sustainable at time of deployment. Defined the UI and system architecture, then developed the UI using HTML and Perl, server-side applications using C, and custom hardware that interfaced the Intel CTOOLS Suite with 12 different i960\u00ae Processor evaluation boards. Software Engineer Intel Corporation 1996  \u2013  1997  (1 year) Researched requirements then defined the capabilities, features, and look-and-feel of a web-based document management system for Intranet websites. Built a prototype for the system using Dephi and Netscape web server. \n \nWorked with numerous business units to help them develop Intranet websites using HTML and CGI scripts. Developed standards for IT to use when it developed Intranet websites for internal customers. \n \nDeveloped the UI and main control module of an Internet phone in C which ran on QNX\u2019s Neutrino real-time OS. Learned POSIX and pthreads to design and develop the multi-threaded UI and main loop. Drove the planning, scheduling, development, building, integration, and testing efforts associated with the UI, main loop, and other modules of the product. Software Engineer Intel Corporation 1996  \u2013  1997  (1 year) Researched requirements then defined the capabilities, features, and look-and-feel of a web-based document management system for Intranet websites. Built a prototype for the system using Dephi and Netscape web server. \n \nWorked with numerous business units to help them develop Intranet websites using HTML and CGI scripts. Developed standards for IT to use when it developed Intranet websites for internal customers. \n \nDeveloped the UI and main control module of an Internet phone in C which ran on QNX\u2019s Neutrino real-time OS. Learned POSIX and pthreads to design and develop the multi-threaded UI and main loop. Drove the planning, scheduling, development, building, integration, and testing efforts associated with the UI, main loop, and other modules of the product. Software Engineering Manager Intel Corporation 1994  \u2013  1996  (2 years) Managed three software engineers and performed all management responsibilities required to run a software engineering team. Drove the interview process that screened candidates. Set expectations for the team. Developed processes and procedures to assist the team in delivering quality xBUILDER products (a line of products used by Intel customers to configure MCS\u00a9-51/251//96/196 microcontrollers and to build their embedded applications). Worked with Intel business units to specify requirements for the xBUILDER products. Followed sound software development methodologies to deliver numerous high-quality product releases. Managed partnerships with the Technical Publication Group, Application Groups, Tools, Marketing, and Intel Product Support. Software Engineering Manager Intel Corporation 1994  \u2013  1996  (2 years) Managed three software engineers and performed all management responsibilities required to run a software engineering team. Drove the interview process that screened candidates. Set expectations for the team. Developed processes and procedures to assist the team in delivering quality xBUILDER products (a line of products used by Intel customers to configure MCS\u00a9-51/251//96/196 microcontrollers and to build their embedded applications). Worked with Intel business units to specify requirements for the xBUILDER products. Followed sound software development methodologies to deliver numerous high-quality product releases. Managed partnerships with the Technical Publication Group, Application Groups, Tools, Marketing, and Intel Product Support. Software Engineer / Project Manager Intel Corporation 1993  \u2013  1994  (1 year) While leading the work of eight engineers, managed development of ApBUILDER, an Intel Windows-based learning/design tool for embedded design engineers to promote and create broad market pull for Intel\u2019s microcontroller products. Responsibilities included: planning, development, testing, and maintenance of ApBUILDER-related products. Added MCS\u00a9-251 and 8XC196 product support to ApBUILDER. Developed utility programs for internal teams to automate and improve their development environments. Created the software methodology used by the entire organization. Software Engineer / Project Manager Intel Corporation 1993  \u2013  1994  (1 year) While leading the work of eight engineers, managed development of ApBUILDER, an Intel Windows-based learning/design tool for embedded design engineers to promote and create broad market pull for Intel\u2019s microcontroller products. Responsibilities included: planning, development, testing, and maintenance of ApBUILDER-related products. Added MCS\u00a9-251 and 8XC196 product support to ApBUILDER. Developed utility programs for internal teams to automate and improve their development environments. Created the software methodology used by the entire organization. Software Engineer Intel Corporation 1991  \u2013  1993  (2 years) Developed ApBUILDER and supported development of other ApBUILDER-related products, including Project Builder, CanBUILDER, MobileBUILDER, and FlashBUILDER. Added Intel386\u2122 EX, various 8XC196, and automotive-specific microcontroller support to ApBUILDER. Wrote various other Windows applications, and designed and developed 15+ installation programs. Worked with third-party vendors to integrate their tools with xBUILDER products. Developed an embedded-DOS application to demo the capabilities of an embedded 186 microprocessor. Developed and taught ApBUILDER training classes. Demonstrated ApBUILDER at the Intel Field Applications Engineering and Embedded Systems Conferences. Software Engineer Intel Corporation 1991  \u2013  1993  (2 years) Developed ApBUILDER and supported development of other ApBUILDER-related products, including Project Builder, CanBUILDER, MobileBUILDER, and FlashBUILDER. Added Intel386\u2122 EX, various 8XC196, and automotive-specific microcontroller support to ApBUILDER. Wrote various other Windows applications, and designed and developed 15+ installation programs. Worked with third-party vendors to integrate their tools with xBUILDER products. Developed an embedded-DOS application to demo the capabilities of an embedded 186 microprocessor. Developed and taught ApBUILDER training classes. Demonstrated ApBUILDER at the Intel Field Applications Engineering and Embedded Systems Conferences. Applications Engineer Intel Corporation 1991  \u2013  1991  (less than a year) Responsible for hardware and software applications support for Intel MCS\u00ae-51 microcontrollers. Helped external customers design with Intel microcontrollers and debug their designs. Developed and maintained manuals, data sheets, applications notes, and errata for MCS\u00ae-51 and MCS\u00ae-96 microcontrollers. Supported development of an expert system to help customers learn about and use Intel microcontrollers. Designed an 80C51SL-based adapter board for the EV80C51FX evaluation board. Applications Engineer Intel Corporation 1991  \u2013  1991  (less than a year) Responsible for hardware and software applications support for Intel MCS\u00ae-51 microcontrollers. Helped external customers design with Intel microcontrollers and debug their designs. Developed and maintained manuals, data sheets, applications notes, and errata for MCS\u00ae-51 and MCS\u00ae-96 microcontrollers. Supported development of an expert system to help customers learn about and use Intel microcontrollers. Designed an 80C51SL-based adapter board for the EV80C51FX evaluation board. Languages   Skills Software Development Cross-functional Team... Embedded Systems Device Drivers Firmware Debugging Embedded Software Testing Scrum Semiconductors SoC Intel Technical Leadership Programming RTOS Systems Engineering Software Engineering Processors Hardware Architecture System Architecture Engineering Management Hardware ARM Perl Agile Methodologies Software Design Integration C UML Computer Architecture See 15+ \u00a0 \u00a0 See less Skills  Software Development Cross-functional Team... Embedded Systems Device Drivers Firmware Debugging Embedded Software Testing Scrum Semiconductors SoC Intel Technical Leadership Programming RTOS Systems Engineering Software Engineering Processors Hardware Architecture System Architecture Engineering Management Hardware ARM Perl Agile Methodologies Software Design Integration C UML Computer Architecture See 15+ \u00a0 \u00a0 See less Software Development Cross-functional Team... Embedded Systems Device Drivers Firmware Debugging Embedded Software Testing Scrum Semiconductors SoC Intel Technical Leadership Programming RTOS Systems Engineering Software Engineering Processors Hardware Architecture System Architecture Engineering Management Hardware ARM Perl Agile Methodologies Software Design Integration C UML Computer Architecture See 15+ \u00a0 \u00a0 See less Software Development Cross-functional Team... Embedded Systems Device Drivers Firmware Debugging Embedded Software Testing Scrum Semiconductors SoC Intel Technical Leadership Programming RTOS Systems Engineering Software Engineering Processors Hardware Architecture System Architecture Engineering Management Hardware ARM Perl Agile Methodologies Software Design Integration C UML Computer Architecture See 15+ \u00a0 \u00a0 See less Education Purdue University MS,  Electrical Engineering 1988  \u2013 1990 Purdue University BS,  Electrical Engineering 1984  \u2013 1988 Purdue University MS,  Electrical Engineering 1988  \u2013 1990 Purdue University MS,  Electrical Engineering 1988  \u2013 1990 Purdue University MS,  Electrical Engineering 1988  \u2013 1990 Purdue University BS,  Electrical Engineering 1984  \u2013 1988 Purdue University BS,  Electrical Engineering 1984  \u2013 1988 Purdue University BS,  Electrical Engineering 1984  \u2013 1988 Honors & Awards ", "Languages English Hebrew English Hebrew English Hebrew Skills Embedded Systems Firmware Embedded Software Semiconductors Debugging SoC Digital Signal... Device Drivers System Architecture C ARM Object Oriented Design Software Design R&D C# RTOS Realtime Programming See 2+ \u00a0 \u00a0 See less Skills  Embedded Systems Firmware Embedded Software Semiconductors Debugging SoC Digital Signal... Device Drivers System Architecture C ARM Object Oriented Design Software Design R&D C# RTOS Realtime Programming See 2+ \u00a0 \u00a0 See less Embedded Systems Firmware Embedded Software Semiconductors Debugging SoC Digital Signal... Device Drivers System Architecture C ARM Object Oriented Design Software Design R&D C# RTOS Realtime Programming See 2+ \u00a0 \u00a0 See less Embedded Systems Firmware Embedded Software Semiconductors Debugging SoC Digital Signal... Device Drivers System Architecture C ARM Object Oriented Design Software Design R&D C# RTOS Realtime Programming See 2+ \u00a0 \u00a0 See less ", "Summary \u2022\tM.Tech from Vellore Institute of Technology (VIT University), Vellore with exposure to Software Design, Development and Testing.  \n \n\u2022\tStrong Communication, Collaboration and Interpersonal skills with proficiency in grasping new technical concepts quickly and utilizing them in an effective manner. \n \n\u2022\tAbilities in handling multiple priorities, with a bias for action and a genuine interest in personal and professional development. \n Summary \u2022\tM.Tech from Vellore Institute of Technology (VIT University), Vellore with exposure to Software Design, Development and Testing.  \n \n\u2022\tStrong Communication, Collaboration and Interpersonal skills with proficiency in grasping new technical concepts quickly and utilizing them in an effective manner. \n \n\u2022\tAbilities in handling multiple priorities, with a bias for action and a genuine interest in personal and professional development. \n \u2022\tM.Tech from Vellore Institute of Technology (VIT University), Vellore with exposure to Software Design, Development and Testing.  \n \n\u2022\tStrong Communication, Collaboration and Interpersonal skills with proficiency in grasping new technical concepts quickly and utilizing them in an effective manner. \n \n\u2022\tAbilities in handling multiple priorities, with a bias for action and a genuine interest in personal and professional development. \n \u2022\tM.Tech from Vellore Institute of Technology (VIT University), Vellore with exposure to Software Design, Development and Testing.  \n \n\u2022\tStrong Communication, Collaboration and Interpersonal skills with proficiency in grasping new technical concepts quickly and utilizing them in an effective manner. \n \n\u2022\tAbilities in handling multiple priorities, with a bias for action and a genuine interest in personal and professional development. \n Experience Software Engineer 1 MAQ Software April 2014  \u2013 Present (1 year 5 months) Hyderabad Area, India \n\u2022\tParticipate in regular conference calls with onsite and customer team and elicit requirements for them. \n\u2022\tTo identify design alternatives and conduct technical feasibility. \n\u2022\tDevelop proof of concepts for technical evaluation and early customer feedback. \n\u2022\tTo participate in the full life cycle of development, form specification and design through implementation, testing and maintenance. \n\u2022\tFetch data from Microsoft big data platform and provide reporting solutions to client using Microsoft SQL Server 2012 / 2014. \n\u2022\tMap the fields provided in the client\u2019s mock-up with client\u2019s data sources. \n\u2022\tDevelop SSIS packages to transform the data in the data warehouse. \n\u2022\tDevelop SSAS solution multidimensional cube or tabular model for ad-hoc reporting and maintain their refresh cycle. \n\u2022\tAnswer the support queries regarding business logics maintained in report or any difficulty faced. \n\u2022\tTroubleshoot production issues and provide resolution for the same. \n Associate Software Developer ANSYS, Inc. December 2013  \u2013  March 2014  (4 months) Pune Area, India Worked in the development and enhancement of Ansys product \u201cAnsys-CFDPost\u201d, which involves Defect and bug fixing, enhancement of functionalities etc. \n \nTechnologies used: C++, Qt 4  \nTools Used: Visual Studio 2010, Windows Debugger, SVN, Rally. \n Intern (Firmware) Intel Corporation August 2012  \u2013  June 2013  (11 months) Bangalore Enabling and Developing Microkernel codes for Intel x86 based SoCs \n \nDuration: 1st Aug, 2012 till 7th June, 2013 \nAbstract: Enabling process mainly involves enabling software used for different hardware devices connected in the SoC by creating device drivers for each of them. Development of device driver involves, designing a driver model which sets rules for how driver has to be coded. Drivers adhere to the driver model with responsibility of programming the hardware component and making it useful to user tasks and at the same time power management is done so that whenever device is not in use, it is powered down. Tasks wanting to communicate with the device will call driver routines in a standard manner using system calls. Driver code will be present as loadable kernel modules different for each device. \nTechnologies used: C, Assembly Software Engineer 1 MAQ Software April 2014  \u2013 Present (1 year 5 months) Hyderabad Area, India \n\u2022\tParticipate in regular conference calls with onsite and customer team and elicit requirements for them. \n\u2022\tTo identify design alternatives and conduct technical feasibility. \n\u2022\tDevelop proof of concepts for technical evaluation and early customer feedback. \n\u2022\tTo participate in the full life cycle of development, form specification and design through implementation, testing and maintenance. \n\u2022\tFetch data from Microsoft big data platform and provide reporting solutions to client using Microsoft SQL Server 2012 / 2014. \n\u2022\tMap the fields provided in the client\u2019s mock-up with client\u2019s data sources. \n\u2022\tDevelop SSIS packages to transform the data in the data warehouse. \n\u2022\tDevelop SSAS solution multidimensional cube or tabular model for ad-hoc reporting and maintain their refresh cycle. \n\u2022\tAnswer the support queries regarding business logics maintained in report or any difficulty faced. \n\u2022\tTroubleshoot production issues and provide resolution for the same. \n Software Engineer 1 MAQ Software April 2014  \u2013 Present (1 year 5 months) Hyderabad Area, India \n\u2022\tParticipate in regular conference calls with onsite and customer team and elicit requirements for them. \n\u2022\tTo identify design alternatives and conduct technical feasibility. \n\u2022\tDevelop proof of concepts for technical evaluation and early customer feedback. \n\u2022\tTo participate in the full life cycle of development, form specification and design through implementation, testing and maintenance. \n\u2022\tFetch data from Microsoft big data platform and provide reporting solutions to client using Microsoft SQL Server 2012 / 2014. \n\u2022\tMap the fields provided in the client\u2019s mock-up with client\u2019s data sources. \n\u2022\tDevelop SSIS packages to transform the data in the data warehouse. \n\u2022\tDevelop SSAS solution multidimensional cube or tabular model for ad-hoc reporting and maintain their refresh cycle. \n\u2022\tAnswer the support queries regarding business logics maintained in report or any difficulty faced. \n\u2022\tTroubleshoot production issues and provide resolution for the same. \n Associate Software Developer ANSYS, Inc. December 2013  \u2013  March 2014  (4 months) Pune Area, India Worked in the development and enhancement of Ansys product \u201cAnsys-CFDPost\u201d, which involves Defect and bug fixing, enhancement of functionalities etc. \n \nTechnologies used: C++, Qt 4  \nTools Used: Visual Studio 2010, Windows Debugger, SVN, Rally. \n Associate Software Developer ANSYS, Inc. December 2013  \u2013  March 2014  (4 months) Pune Area, India Worked in the development and enhancement of Ansys product \u201cAnsys-CFDPost\u201d, which involves Defect and bug fixing, enhancement of functionalities etc. \n \nTechnologies used: C++, Qt 4  \nTools Used: Visual Studio 2010, Windows Debugger, SVN, Rally. \n Intern (Firmware) Intel Corporation August 2012  \u2013  June 2013  (11 months) Bangalore Enabling and Developing Microkernel codes for Intel x86 based SoCs \n \nDuration: 1st Aug, 2012 till 7th June, 2013 \nAbstract: Enabling process mainly involves enabling software used for different hardware devices connected in the SoC by creating device drivers for each of them. Development of device driver involves, designing a driver model which sets rules for how driver has to be coded. Drivers adhere to the driver model with responsibility of programming the hardware component and making it useful to user tasks and at the same time power management is done so that whenever device is not in use, it is powered down. Tasks wanting to communicate with the device will call driver routines in a standard manner using system calls. Driver code will be present as loadable kernel modules different for each device. \nTechnologies used: C, Assembly Intern (Firmware) Intel Corporation August 2012  \u2013  June 2013  (11 months) Bangalore Enabling and Developing Microkernel codes for Intel x86 based SoCs \n \nDuration: 1st Aug, 2012 till 7th June, 2013 \nAbstract: Enabling process mainly involves enabling software used for different hardware devices connected in the SoC by creating device drivers for each of them. Development of device driver involves, designing a driver model which sets rules for how driver has to be coded. Drivers adhere to the driver model with responsibility of programming the hardware component and making it useful to user tasks and at the same time power management is done so that whenever device is not in use, it is powered down. Tasks wanting to communicate with the device will call driver routines in a standard manner using system calls. Driver code will be present as loadable kernel modules different for each device. \nTechnologies used: C, Assembly Languages English Hindi Assamese Bengali English Hindi Assamese Bengali English Hindi Assamese Bengali Skills C HTML C++ Databases Linux Kernel Drivers Kernel Debugging Programming Device Drivers X86 SoC Testing Hardware Kernel Software Development SQL Java Visual Studio See 3+ \u00a0 \u00a0 See less Skills  C HTML C++ Databases Linux Kernel Drivers Kernel Debugging Programming Device Drivers X86 SoC Testing Hardware Kernel Software Development SQL Java Visual Studio See 3+ \u00a0 \u00a0 See less C HTML C++ Databases Linux Kernel Drivers Kernel Debugging Programming Device Drivers X86 SoC Testing Hardware Kernel Software Development SQL Java Visual Studio See 3+ \u00a0 \u00a0 See less C HTML C++ Databases Linux Kernel Drivers Kernel Debugging Programming Device Drivers X86 SoC Testing Hardware Kernel Software Development SQL Java Visual Studio See 3+ \u00a0 \u00a0 See less Education Vellore Institute of Technology Master\u2019s Degree,  Computer Science and Engineering 2011  \u2013 2013 West Bengal University of Technology Bachelor\u2019s Degree,  Computer Science and Engineering 2006  \u2013 2010 Vellore Institute of Technology Master\u2019s Degree,  Computer Science and Engineering 2011  \u2013 2013 Vellore Institute of Technology Master\u2019s Degree,  Computer Science and Engineering 2011  \u2013 2013 Vellore Institute of Technology Master\u2019s Degree,  Computer Science and Engineering 2011  \u2013 2013 West Bengal University of Technology Bachelor\u2019s Degree,  Computer Science and Engineering 2006  \u2013 2010 West Bengal University of Technology Bachelor\u2019s Degree,  Computer Science and Engineering 2006  \u2013 2010 West Bengal University of Technology Bachelor\u2019s Degree,  Computer Science and Engineering 2006  \u2013 2010 ", "Languages English Native or bilingual proficiency Spanish Elementary proficiency German Elementary proficiency English Native or bilingual proficiency Spanish Elementary proficiency German Elementary proficiency English Native or bilingual proficiency Spanish Elementary proficiency German Elementary proficiency Native or bilingual proficiency Elementary proficiency Elementary proficiency Skills Bios Intel Debugging Firmware x86 Assembly X86 Embedded Systems Debuggers UEFI USB C Software Design Skills  Bios Intel Debugging Firmware x86 Assembly X86 Embedded Systems Debuggers UEFI USB C Software Design Bios Intel Debugging Firmware x86 Assembly X86 Embedded Systems Debuggers UEFI USB C Software Design Bios Intel Debugging Firmware x86 Assembly X86 Embedded Systems Debuggers UEFI USB C Software Design ", "Summary Technical Lead with a diverse system architecture and microprocessor background. Self-motivated with strong communication and collaboration skills. Looking to continue making an impact in SOC microprocessor design technology. Summary Technical Lead with a diverse system architecture and microprocessor background. Self-motivated with strong communication and collaboration skills. Looking to continue making an impact in SOC microprocessor design technology. Technical Lead with a diverse system architecture and microprocessor background. Self-motivated with strong communication and collaboration skills. Looking to continue making an impact in SOC microprocessor design technology. Technical Lead with a diverse system architecture and microprocessor background. Self-motivated with strong communication and collaboration skills. Looking to continue making an impact in SOC microprocessor design technology. Experience Global Validation Engineer, Systems on Chip Intel Corporation February 2013  \u2013 Present (2 years 7 months) Fort Collins, Colorado Area Fort Collins System on Chip (SOC) development team. Developed verification tests in OVM/Saola for global reset flows. Enabling Boot Flow checkers for SOC Chassis Compliance. Pre-Silicon debug of Global Reset and Security related issues. Validate Reset, Security, and Core RAS features in simulation and emulation environments. Debug using Verdi/DVE and fsdb waveforms and scoreboard trackers.  \n \nLead Pre-Silicon Design Validation Engineer for Security Compliance. Work with Intel Security Compliance groups and Security Architects to review SOC design needs and implementation. Coordinate cross-product on security validation strategies. Senior Silicon Architect Engineer/Processor Firmware Intel Corporation July 2004  \u2013  February 2013  (8 years 8 months) Fort Collins, Colorado Area Team Lead and Representative for Functional System debug issues, pre-silicon and post-silicon. \nPost silicon system and processor debug, System Power-On for each silicon stepping. First point of contact for sustaining parts in the field. \n \nFirmware release owner: Manage build processes, feature coordination, bug fixes and release notes. Reset Sequence developer and owner on Itanium Processor Abstraction Layer (PAL) firmware. Implement and Performance tuned Intel Virtualization Technology support on 2nd generation Itanium processors. Implemented Core Level Lockstep on Itanium processors, presented at Intel Design & Test Technology Conference System Firmware Engineer Hewlett-Packard January 2001  \u2013  June 2004  (3 years 6 months) Fort Collins, Colorado Area Worked with partners in manufacturing, usability, support, and diagnostics to define requirements and implement solutions for Extensible Firmware Interface (EFI) Boot Manager and Shell user interface on Itanium (IPF) systems. Primary contact for customer field support issues and technical escalations. \n \nIntegrated System SCSI, LAN, and USB drivers into firmware build. Developed Video Graphics BIOS emulator of Itanium systems. Debug EFI and SAL firmware issues using in-target probe (ITP), hardware analyzers, simulators, and error logs. Global Validation Engineer, Systems on Chip Intel Corporation February 2013  \u2013 Present (2 years 7 months) Fort Collins, Colorado Area Fort Collins System on Chip (SOC) development team. Developed verification tests in OVM/Saola for global reset flows. Enabling Boot Flow checkers for SOC Chassis Compliance. Pre-Silicon debug of Global Reset and Security related issues. Validate Reset, Security, and Core RAS features in simulation and emulation environments. Debug using Verdi/DVE and fsdb waveforms and scoreboard trackers.  \n \nLead Pre-Silicon Design Validation Engineer for Security Compliance. Work with Intel Security Compliance groups and Security Architects to review SOC design needs and implementation. Coordinate cross-product on security validation strategies. Global Validation Engineer, Systems on Chip Intel Corporation February 2013  \u2013 Present (2 years 7 months) Fort Collins, Colorado Area Fort Collins System on Chip (SOC) development team. Developed verification tests in OVM/Saola for global reset flows. Enabling Boot Flow checkers for SOC Chassis Compliance. Pre-Silicon debug of Global Reset and Security related issues. Validate Reset, Security, and Core RAS features in simulation and emulation environments. Debug using Verdi/DVE and fsdb waveforms and scoreboard trackers.  \n \nLead Pre-Silicon Design Validation Engineer for Security Compliance. Work with Intel Security Compliance groups and Security Architects to review SOC design needs and implementation. Coordinate cross-product on security validation strategies. Senior Silicon Architect Engineer/Processor Firmware Intel Corporation July 2004  \u2013  February 2013  (8 years 8 months) Fort Collins, Colorado Area Team Lead and Representative for Functional System debug issues, pre-silicon and post-silicon. \nPost silicon system and processor debug, System Power-On for each silicon stepping. First point of contact for sustaining parts in the field. \n \nFirmware release owner: Manage build processes, feature coordination, bug fixes and release notes. Reset Sequence developer and owner on Itanium Processor Abstraction Layer (PAL) firmware. Implement and Performance tuned Intel Virtualization Technology support on 2nd generation Itanium processors. Implemented Core Level Lockstep on Itanium processors, presented at Intel Design & Test Technology Conference Senior Silicon Architect Engineer/Processor Firmware Intel Corporation July 2004  \u2013  February 2013  (8 years 8 months) Fort Collins, Colorado Area Team Lead and Representative for Functional System debug issues, pre-silicon and post-silicon. \nPost silicon system and processor debug, System Power-On for each silicon stepping. First point of contact for sustaining parts in the field. \n \nFirmware release owner: Manage build processes, feature coordination, bug fixes and release notes. Reset Sequence developer and owner on Itanium Processor Abstraction Layer (PAL) firmware. Implement and Performance tuned Intel Virtualization Technology support on 2nd generation Itanium processors. Implemented Core Level Lockstep on Itanium processors, presented at Intel Design & Test Technology Conference System Firmware Engineer Hewlett-Packard January 2001  \u2013  June 2004  (3 years 6 months) Fort Collins, Colorado Area Worked with partners in manufacturing, usability, support, and diagnostics to define requirements and implement solutions for Extensible Firmware Interface (EFI) Boot Manager and Shell user interface on Itanium (IPF) systems. Primary contact for customer field support issues and technical escalations. \n \nIntegrated System SCSI, LAN, and USB drivers into firmware build. Developed Video Graphics BIOS emulator of Itanium systems. Debug EFI and SAL firmware issues using in-target probe (ITP), hardware analyzers, simulators, and error logs. System Firmware Engineer Hewlett-Packard January 2001  \u2013  June 2004  (3 years 6 months) Fort Collins, Colorado Area Worked with partners in manufacturing, usability, support, and diagnostics to define requirements and implement solutions for Extensible Firmware Interface (EFI) Boot Manager and Shell user interface on Itanium (IPF) systems. Primary contact for customer field support issues and technical escalations. \n \nIntegrated System SCSI, LAN, and USB drivers into firmware build. Developed Video Graphics BIOS emulator of Itanium systems. Debug EFI and SAL firmware issues using in-target probe (ITP), hardware analyzers, simulators, and error logs. Skills Debugging Computer Architecture Firmware Microprocessors Device Drivers Security Verilog Processors Embedded Systems SoC Intel Skills  Debugging Computer Architecture Firmware Microprocessors Device Drivers Security Verilog Processors Embedded Systems SoC Intel Debugging Computer Architecture Firmware Microprocessors Device Drivers Security Verilog Processors Embedded Systems SoC Intel Debugging Computer Architecture Firmware Microprocessors Device Drivers Security Verilog Processors Embedded Systems SoC Intel Education Cal Poly San Luis Obispo Bachelor of Science (B.S.),  Computer Engineering 1996  \u2013 2000 Areas of Study: Computer Architecture, Digital Logic, Digital Control Systems, Microprocessors, High Speed Digital Design Activities and Societies:\u00a0 Awarded \u201cOutstanding Contributions to the Computer Engineering Program\u201d ,  June 1999\nAward Nominee for \u201cOutstanding Women In Engineering and Technology\u201d by Society of Women Engineers 2000\nEngineering Student Council - Senior Vice Chair/College of Engineering Ambassador 1999-2000 Cal Poly San Luis Obispo Bachelor of Science (B.S.),  Computer Engineering 1996  \u2013 2000 Areas of Study: Computer Architecture, Digital Logic, Digital Control Systems, Microprocessors, High Speed Digital Design Activities and Societies:\u00a0 Awarded \u201cOutstanding Contributions to the Computer Engineering Program\u201d ,  June 1999\nAward Nominee for \u201cOutstanding Women In Engineering and Technology\u201d by Society of Women Engineers 2000\nEngineering Student Council - Senior Vice Chair/College of Engineering Ambassador 1999-2000 Cal Poly San Luis Obispo Bachelor of Science (B.S.),  Computer Engineering 1996  \u2013 2000 Areas of Study: Computer Architecture, Digital Logic, Digital Control Systems, Microprocessors, High Speed Digital Design Activities and Societies:\u00a0 Awarded \u201cOutstanding Contributions to the Computer Engineering Program\u201d ,  June 1999\nAward Nominee for \u201cOutstanding Women In Engineering and Technology\u201d by Society of Women Engineers 2000\nEngineering Student Council - Senior Vice Chair/College of Engineering Ambassador 1999-2000 Cal Poly San Luis Obispo Bachelor of Science (B.S.),  Computer Engineering 1996  \u2013 2000 Areas of Study: Computer Architecture, Digital Logic, Digital Control Systems, Microprocessors, High Speed Digital Design Activities and Societies:\u00a0 Awarded \u201cOutstanding Contributions to the Computer Engineering Program\u201d ,  June 1999\nAward Nominee for \u201cOutstanding Women In Engineering and Technology\u201d by Society of Women Engineers 2000\nEngineering Student Council - Senior Vice Chair/College of Engineering Ambassador 1999-2000 ", "Summary Media and computer vision software architect at Intel's Visual & Parallel Computing Group. \nTechnical lead of power and performance optimization activities. \n \nSpecialties: \n \n- Graphics and media performance optimizations. \n- System power and performance analysis, static analysis, pre/post-silicon performance profiling. \n- GPU architecture, GPU programing, parallel computing, GPU acceleration, SIMD optimizations. \n- Media pipelines, media codecs, video compression / transcoding, image enhancement.  \n- Computer vision pipelines, face technologies, tracking technologies. \n- Firmware development, embedded systems, drivers development, graphics driver (WDDM). \n- System level debugging skills. \n- C/C++, script languages (Ruby, Perl).  \n- Proven skills in technical training and fast ramp-up. \n \nHobbies: \n \nHiking, photography, football. Summary Media and computer vision software architect at Intel's Visual & Parallel Computing Group. \nTechnical lead of power and performance optimization activities. \n \nSpecialties: \n \n- Graphics and media performance optimizations. \n- System power and performance analysis, static analysis, pre/post-silicon performance profiling. \n- GPU architecture, GPU programing, parallel computing, GPU acceleration, SIMD optimizations. \n- Media pipelines, media codecs, video compression / transcoding, image enhancement.  \n- Computer vision pipelines, face technologies, tracking technologies. \n- Firmware development, embedded systems, drivers development, graphics driver (WDDM). \n- System level debugging skills. \n- C/C++, script languages (Ruby, Perl).  \n- Proven skills in technical training and fast ramp-up. \n \nHobbies: \n \nHiking, photography, football. Media and computer vision software architect at Intel's Visual & Parallel Computing Group. \nTechnical lead of power and performance optimization activities. \n \nSpecialties: \n \n- Graphics and media performance optimizations. \n- System power and performance analysis, static analysis, pre/post-silicon performance profiling. \n- GPU architecture, GPU programing, parallel computing, GPU acceleration, SIMD optimizations. \n- Media pipelines, media codecs, video compression / transcoding, image enhancement.  \n- Computer vision pipelines, face technologies, tracking technologies. \n- Firmware development, embedded systems, drivers development, graphics driver (WDDM). \n- System level debugging skills. \n- C/C++, script languages (Ruby, Perl).  \n- Proven skills in technical training and fast ramp-up. \n \nHobbies: \n \nHiking, photography, football. Media and computer vision software architect at Intel's Visual & Parallel Computing Group. \nTechnical lead of power and performance optimization activities. \n \nSpecialties: \n \n- Graphics and media performance optimizations. \n- System power and performance analysis, static analysis, pre/post-silicon performance profiling. \n- GPU architecture, GPU programing, parallel computing, GPU acceleration, SIMD optimizations. \n- Media pipelines, media codecs, video compression / transcoding, image enhancement.  \n- Computer vision pipelines, face technologies, tracking technologies. \n- Firmware development, embedded systems, drivers development, graphics driver (WDDM). \n- System level debugging skills. \n- C/C++, script languages (Ruby, Perl).  \n- Proven skills in technical training and fast ramp-up. \n \nHobbies: \n \nHiking, photography, football. Experience Software Tech Lead | Media and Computer Vision Architect at Intel Intel Corporation January 2012  \u2013 Present (3 years 8 months) Israel Perceptual Computing and GPGPU Performance, Visual & Parallel Computing Group \n- Architect and technical lead in a team responsible for optimizing perceptual computing and computer vision workloads as well as GPGPU workloads. \n- Leading vertical performance analysis activities, identifying bottlenecks and optimizing perceptual computing solutions. \n- Involvement in improving Intel's GPGPU technologies performance. \n- Involvement in perceptual computing activities (face detection / face recognition / gesture recognition). \n- Designing and implementing GPU kernels and leading other engineers in development. \n- Collaborating with other software and hardware teams.  \nLeading technical training efforts. \n \nMedia Power and Performance, Visual & Parallel Computing Group \n- Optimized the video playback and video transcoding in Intel's core processors integrated graphics and Atom based tablets.  \n- Worked in Improving the user experience and power consumption of the video playback in Intel's tablets. (MPEG2,AVC,HEVC,VC1,AVS,VP8 codecs) \n- Intensive system work with other teams in Intel and other companies to ensure fluent and efficient video streaming in order to enhance the user experience when watching video. The work involved many system components other than media such as the OS, storage, audio, players, graphics, browsers, BIOS and firmware. Software Tech Lead | Intel Smart IP-TV, Digital Home Group Intel Corporation January 2010  \u2013  December 2011  (2 years) United States Intel Smart IP-TV, Digital Home Group \n- Designed and implemented firmware based h264 transcoder pipeline for Intel's Smart TV CE4200 Atom SoC including AVC encoder and MPEG2 transport stream multiplexer. \n- Solved main challenges such as A/V sync, bit rate control and PCR stamping with no system clock. \n- Led a successful real-time HD video transcoding demo presented by Intel at CES. \n- One year relocation assignment to US acting as a liaison between the US/Israeli development teams facilitating cross-geo collaboration. \n- Helped defining advanced video transcoding use cases (live streaming, HLS, secure data transcoding). Firmware Engineer | vPro Manageability Firmware Intel Corporation January 2008  \u2013  December 2009  (2 years) Israel vPro Manageability Firmware \n- Implemented SOAP and WS-Man server interfaces for various firmware manageability features. \n- Designed and implemented the firmware to enable Intel's remote BIOS and Battery control technologies using PLDM.  \n- Led the effort to certify the manageability engine with the DASH spec. Hardware Design Automation (student position) Intel Corporation July 2005  \u2013  December 2007  (2 years 6 months) Israel Hardware Design Automation (student position) \n- Developed Ruby based environment to automate analog HW kits validation. \n- Developed tools to speed up the analog HW development flow and helped integrating 3rd party tools. Software Tech Lead | Media and Computer Vision Architect at Intel Intel Corporation January 2012  \u2013 Present (3 years 8 months) Israel Perceptual Computing and GPGPU Performance, Visual & Parallel Computing Group \n- Architect and technical lead in a team responsible for optimizing perceptual computing and computer vision workloads as well as GPGPU workloads. \n- Leading vertical performance analysis activities, identifying bottlenecks and optimizing perceptual computing solutions. \n- Involvement in improving Intel's GPGPU technologies performance. \n- Involvement in perceptual computing activities (face detection / face recognition / gesture recognition). \n- Designing and implementing GPU kernels and leading other engineers in development. \n- Collaborating with other software and hardware teams.  \nLeading technical training efforts. \n \nMedia Power and Performance, Visual & Parallel Computing Group \n- Optimized the video playback and video transcoding in Intel's core processors integrated graphics and Atom based tablets.  \n- Worked in Improving the user experience and power consumption of the video playback in Intel's tablets. (MPEG2,AVC,HEVC,VC1,AVS,VP8 codecs) \n- Intensive system work with other teams in Intel and other companies to ensure fluent and efficient video streaming in order to enhance the user experience when watching video. The work involved many system components other than media such as the OS, storage, audio, players, graphics, browsers, BIOS and firmware. Software Tech Lead | Media and Computer Vision Architect at Intel Intel Corporation January 2012  \u2013 Present (3 years 8 months) Israel Perceptual Computing and GPGPU Performance, Visual & Parallel Computing Group \n- Architect and technical lead in a team responsible for optimizing perceptual computing and computer vision workloads as well as GPGPU workloads. \n- Leading vertical performance analysis activities, identifying bottlenecks and optimizing perceptual computing solutions. \n- Involvement in improving Intel's GPGPU technologies performance. \n- Involvement in perceptual computing activities (face detection / face recognition / gesture recognition). \n- Designing and implementing GPU kernels and leading other engineers in development. \n- Collaborating with other software and hardware teams.  \nLeading technical training efforts. \n \nMedia Power and Performance, Visual & Parallel Computing Group \n- Optimized the video playback and video transcoding in Intel's core processors integrated graphics and Atom based tablets.  \n- Worked in Improving the user experience and power consumption of the video playback in Intel's tablets. (MPEG2,AVC,HEVC,VC1,AVS,VP8 codecs) \n- Intensive system work with other teams in Intel and other companies to ensure fluent and efficient video streaming in order to enhance the user experience when watching video. The work involved many system components other than media such as the OS, storage, audio, players, graphics, browsers, BIOS and firmware. Software Tech Lead | Intel Smart IP-TV, Digital Home Group Intel Corporation January 2010  \u2013  December 2011  (2 years) United States Intel Smart IP-TV, Digital Home Group \n- Designed and implemented firmware based h264 transcoder pipeline for Intel's Smart TV CE4200 Atom SoC including AVC encoder and MPEG2 transport stream multiplexer. \n- Solved main challenges such as A/V sync, bit rate control and PCR stamping with no system clock. \n- Led a successful real-time HD video transcoding demo presented by Intel at CES. \n- One year relocation assignment to US acting as a liaison between the US/Israeli development teams facilitating cross-geo collaboration. \n- Helped defining advanced video transcoding use cases (live streaming, HLS, secure data transcoding). Software Tech Lead | Intel Smart IP-TV, Digital Home Group Intel Corporation January 2010  \u2013  December 2011  (2 years) United States Intel Smart IP-TV, Digital Home Group \n- Designed and implemented firmware based h264 transcoder pipeline for Intel's Smart TV CE4200 Atom SoC including AVC encoder and MPEG2 transport stream multiplexer. \n- Solved main challenges such as A/V sync, bit rate control and PCR stamping with no system clock. \n- Led a successful real-time HD video transcoding demo presented by Intel at CES. \n- One year relocation assignment to US acting as a liaison between the US/Israeli development teams facilitating cross-geo collaboration. \n- Helped defining advanced video transcoding use cases (live streaming, HLS, secure data transcoding). Firmware Engineer | vPro Manageability Firmware Intel Corporation January 2008  \u2013  December 2009  (2 years) Israel vPro Manageability Firmware \n- Implemented SOAP and WS-Man server interfaces for various firmware manageability features. \n- Designed and implemented the firmware to enable Intel's remote BIOS and Battery control technologies using PLDM.  \n- Led the effort to certify the manageability engine with the DASH spec. Firmware Engineer | vPro Manageability Firmware Intel Corporation January 2008  \u2013  December 2009  (2 years) Israel vPro Manageability Firmware \n- Implemented SOAP and WS-Man server interfaces for various firmware manageability features. \n- Designed and implemented the firmware to enable Intel's remote BIOS and Battery control technologies using PLDM.  \n- Led the effort to certify the manageability engine with the DASH spec. Hardware Design Automation (student position) Intel Corporation July 2005  \u2013  December 2007  (2 years 6 months) Israel Hardware Design Automation (student position) \n- Developed Ruby based environment to automate analog HW kits validation. \n- Developed tools to speed up the analog HW development flow and helped integrating 3rd party tools. Hardware Design Automation (student position) Intel Corporation July 2005  \u2013  December 2007  (2 years 6 months) Israel Hardware Design Automation (student position) \n- Developed Ruby based environment to automate analog HW kits validation. \n- Developed tools to speed up the analog HW development flow and helped integrating 3rd party tools. Languages English Hebrew English Hebrew English Hebrew Skills Perl Firmware Embedded Systems Device Drivers Debugging GPGPU Performance Analysis Systems Analysis SIMD Optimization Graphics driver Codecs AVC MPEG2 Transcoding Encoding Computer Vision Low-power Design OpenCL SSE2 AVX DirectX Media Foundation C C++ Ruby OpenCV See 12+ \u00a0 \u00a0 See less Skills  Perl Firmware Embedded Systems Device Drivers Debugging GPGPU Performance Analysis Systems Analysis SIMD Optimization Graphics driver Codecs AVC MPEG2 Transcoding Encoding Computer Vision Low-power Design OpenCL SSE2 AVX DirectX Media Foundation C C++ Ruby OpenCV See 12+ \u00a0 \u00a0 See less Perl Firmware Embedded Systems Device Drivers Debugging GPGPU Performance Analysis Systems Analysis SIMD Optimization Graphics driver Codecs AVC MPEG2 Transcoding Encoding Computer Vision Low-power Design OpenCL SSE2 AVX DirectX Media Foundation C C++ Ruby OpenCV See 12+ \u00a0 \u00a0 See less Perl Firmware Embedded Systems Device Drivers Debugging GPGPU Performance Analysis Systems Analysis SIMD Optimization Graphics driver Codecs AVC MPEG2 Transcoding Encoding Computer Vision Low-power Design OpenCL SSE2 AVX DirectX Media Foundation C C++ Ruby OpenCV See 12+ \u00a0 \u00a0 See less Education The Hebrew University Bachelor of Engineering (BEng) 2004  \u2013 2008 The Hebrew University Bachelor of Engineering (BEng) 2004  \u2013 2008 The Hebrew University Bachelor of Engineering (BEng) 2004  \u2013 2008 The Hebrew University Bachelor of Engineering (BEng) 2004  \u2013 2008 ", "Experience Technical Marketing Engineer for UEFI / BIOS / Firmware Intel Corporation December 1993  \u2013 Present (21 years 9 months) Portland, Oregon Area Develop training for UEFI / EDK II Technical Marketing Engineer for UEFI / BIOS / Firmware Intel Corporation December 1993  \u2013 Present (21 years 9 months) Portland, Oregon Area Develop training for UEFI / EDK II Technical Marketing Engineer for UEFI / BIOS / Firmware Intel Corporation December 1993  \u2013 Present (21 years 9 months) Portland, Oregon Area Develop training for UEFI / EDK II Skills UEFI Programming EDK Firmware EDK II X86 BIOS C Computer Science PC EFI Technical Marketing Bios Device Drivers Processors Embedded Systems Debugging Intel USB Computer Architecture x86 Assembly Embedded Software Linux Kernel PCIe Hardware Architecture ARM Microprocessors Semiconductors Kernel Embedded Linux SoC Microcontrollers System Architecture SATA Perl Software Engineering SSD SCSI Software Design RTOS Distributed Systems JTAG PowerPC I2C Hardware See 30+ \u00a0 \u00a0 See less Skills  UEFI Programming EDK Firmware EDK II X86 BIOS C Computer Science PC EFI Technical Marketing Bios Device Drivers Processors Embedded Systems Debugging Intel USB Computer Architecture x86 Assembly Embedded Software Linux Kernel PCIe Hardware Architecture ARM Microprocessors Semiconductors Kernel Embedded Linux SoC Microcontrollers System Architecture SATA Perl Software Engineering SSD SCSI Software Design RTOS Distributed Systems JTAG PowerPC I2C Hardware See 30+ \u00a0 \u00a0 See less UEFI Programming EDK Firmware EDK II X86 BIOS C Computer Science PC EFI Technical Marketing Bios Device Drivers Processors Embedded Systems Debugging Intel USB Computer Architecture x86 Assembly Embedded Software Linux Kernel PCIe Hardware Architecture ARM Microprocessors Semiconductors Kernel Embedded Linux SoC Microcontrollers System Architecture SATA Perl Software Engineering SSD SCSI Software Design RTOS Distributed Systems JTAG PowerPC I2C Hardware See 30+ \u00a0 \u00a0 See less UEFI Programming EDK Firmware EDK II X86 BIOS C Computer Science PC EFI Technical Marketing Bios Device Drivers Processors Embedded Systems Debugging Intel USB Computer Architecture x86 Assembly Embedded Software Linux Kernel PCIe Hardware Architecture ARM Microprocessors Semiconductors Kernel Embedded Linux SoC Microcontrollers System Architecture SATA Perl Software Engineering SSD SCSI Software Design RTOS Distributed Systems JTAG PowerPC I2C Hardware See 30+ \u00a0 \u00a0 See less Education Grand Valley State University Michigan State University Grand Valley State University Grand Valley State University Grand Valley State University Michigan State University Michigan State University Michigan State University ", "Summary Wireless Engineer, with ~ 5 years of experience. Summary Wireless Engineer, with ~ 5 years of experience. Wireless Engineer, with ~ 5 years of experience. Wireless Engineer, with ~ 5 years of experience. Experience Systems Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Greater San Diego Area Device Test engineer Aircom International September 2011  \u2013  November 2012  (1 year 3 months) Dallas/Fort Worth Area Working, as a test engineer, to validate devices that are deployed on AT&T 2G , 3G and LTE network. Experience on Anite SAS 34-37, Anite 9000, R&S CMU200, Anyltek battery Performance tests, HP VEE, Agilent 8960 call box, CMUgo, AT&T HP QC10.1. \n \nExperience in GSM/GPRS/WCDMA/LTE(Limited Scope) Devices/Mobile handset/Data modules/Wireless cards Testing and validation for AT&T 10776 specification.  \n \nThe scope was not limited to testing, It involved finding the applicability of the test, defining scope, configuring the system/device according to the requirements, Clearly defining the pass/fail criteria, reporting the failures, extensive reporting of the results, Extensive communication with AT&T and vendors to provide accurate and clear knowledge of process /reports and failure reason, Capturing logs and trying to validate the issue by general SW debug methods. \n \nExperience on testing devices of different class with different OS and different chipset. Telecomm Design engineer Nexius June 2011  \u2013  September 2011  (4 months) Washington D.C. Metro Area Position Summary:  \n \nWorked as Test engineer to perform validation of QCHAT-PTT system.  \n \nPerformed field testing, KPI testing, Good RF, Poor RF, marginal RF, Functionality tests, Group call, defined by Qcomm and 3GPP.  \n \nTesting, Reporting defect, Verification of defects, reporting results, Attending Conference call with vendors was day to day activity. Wireless interoperability validation Research In Motion Ltd. (RIM) August 2010  \u2013  May 2011  (10 months) Irving Tx Working as Radio Validation Engineer, perform conformance and Interoperability Validation of latest 2G and 3G enabled phones on Anite SAT/SAS system, Anritsu MD8480C and Comprion IT3 Platform. \n \nPerformed 2G and 3G GCF/PTCRB protocol conformance testing on Anite SAT and 3G GCF/PTCRB protocol conformance tests on the Anritsu Protocol Conformance Toolset (PCT) on 8480C. Executed test cases from the 3GPP TS 51.010-1, 3GPP TS 34.123-1, 3GPP TS 51.010-4, 3GPP TS 31.123 and ETSI 102 230. \n \nDuties included the following: \n\u2022\tUsing device PICS information to customize the suite of test cases to be run \n\u2022\tUsing device PICS information to customize the test equipment to execute the required tests \n\u2022\tExecuting the tests \n\u2022\tDocumentation of Pass/Fail results in the results database \n\u2022\tProviding detailed documentation such as device logs, equipment logs, expected vs. actual results, etc., of all errors found. \n\u2022\tWorking with software designers to locate the root cause of failures and retesting to verify fixes. \n\u2022\tPerforming regression testing to ensure no decrease in product quality throughout product lifecycle \n\u2022\tUsing Qualcomm\u2019s QXDM logging tools as well is RIM-internal logging tools. \n \nKEY WORDS. \n \nGSM, UMTS, W-CDMA, CDMA, IS-95, HSDPA, HSUPA, LTE ( Limited Scope) Agilent 8960 and Anite system, Anritsu MD8480C, Anite 9000, Anite SAS, Comprion IT3,QXDM, RCA,GCF/PTCRB, 3GPP TS 51.010-1, 3GPP TS 34.123-1, 3GPP TS 51.010-4, 3GPP TS 31.123, ETSI 102.XX. Systems Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Greater San Diego Area Systems Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Greater San Diego Area Device Test engineer Aircom International September 2011  \u2013  November 2012  (1 year 3 months) Dallas/Fort Worth Area Working, as a test engineer, to validate devices that are deployed on AT&T 2G , 3G and LTE network. Experience on Anite SAS 34-37, Anite 9000, R&S CMU200, Anyltek battery Performance tests, HP VEE, Agilent 8960 call box, CMUgo, AT&T HP QC10.1. \n \nExperience in GSM/GPRS/WCDMA/LTE(Limited Scope) Devices/Mobile handset/Data modules/Wireless cards Testing and validation for AT&T 10776 specification.  \n \nThe scope was not limited to testing, It involved finding the applicability of the test, defining scope, configuring the system/device according to the requirements, Clearly defining the pass/fail criteria, reporting the failures, extensive reporting of the results, Extensive communication with AT&T and vendors to provide accurate and clear knowledge of process /reports and failure reason, Capturing logs and trying to validate the issue by general SW debug methods. \n \nExperience on testing devices of different class with different OS and different chipset. Device Test engineer Aircom International September 2011  \u2013  November 2012  (1 year 3 months) Dallas/Fort Worth Area Working, as a test engineer, to validate devices that are deployed on AT&T 2G , 3G and LTE network. Experience on Anite SAS 34-37, Anite 9000, R&S CMU200, Anyltek battery Performance tests, HP VEE, Agilent 8960 call box, CMUgo, AT&T HP QC10.1. \n \nExperience in GSM/GPRS/WCDMA/LTE(Limited Scope) Devices/Mobile handset/Data modules/Wireless cards Testing and validation for AT&T 10776 specification.  \n \nThe scope was not limited to testing, It involved finding the applicability of the test, defining scope, configuring the system/device according to the requirements, Clearly defining the pass/fail criteria, reporting the failures, extensive reporting of the results, Extensive communication with AT&T and vendors to provide accurate and clear knowledge of process /reports and failure reason, Capturing logs and trying to validate the issue by general SW debug methods. \n \nExperience on testing devices of different class with different OS and different chipset. Telecomm Design engineer Nexius June 2011  \u2013  September 2011  (4 months) Washington D.C. Metro Area Position Summary:  \n \nWorked as Test engineer to perform validation of QCHAT-PTT system.  \n \nPerformed field testing, KPI testing, Good RF, Poor RF, marginal RF, Functionality tests, Group call, defined by Qcomm and 3GPP.  \n \nTesting, Reporting defect, Verification of defects, reporting results, Attending Conference call with vendors was day to day activity. Telecomm Design engineer Nexius June 2011  \u2013  September 2011  (4 months) Washington D.C. Metro Area Position Summary:  \n \nWorked as Test engineer to perform validation of QCHAT-PTT system.  \n \nPerformed field testing, KPI testing, Good RF, Poor RF, marginal RF, Functionality tests, Group call, defined by Qcomm and 3GPP.  \n \nTesting, Reporting defect, Verification of defects, reporting results, Attending Conference call with vendors was day to day activity. Wireless interoperability validation Research In Motion Ltd. (RIM) August 2010  \u2013  May 2011  (10 months) Irving Tx Working as Radio Validation Engineer, perform conformance and Interoperability Validation of latest 2G and 3G enabled phones on Anite SAT/SAS system, Anritsu MD8480C and Comprion IT3 Platform. \n \nPerformed 2G and 3G GCF/PTCRB protocol conformance testing on Anite SAT and 3G GCF/PTCRB protocol conformance tests on the Anritsu Protocol Conformance Toolset (PCT) on 8480C. Executed test cases from the 3GPP TS 51.010-1, 3GPP TS 34.123-1, 3GPP TS 51.010-4, 3GPP TS 31.123 and ETSI 102 230. \n \nDuties included the following: \n\u2022\tUsing device PICS information to customize the suite of test cases to be run \n\u2022\tUsing device PICS information to customize the test equipment to execute the required tests \n\u2022\tExecuting the tests \n\u2022\tDocumentation of Pass/Fail results in the results database \n\u2022\tProviding detailed documentation such as device logs, equipment logs, expected vs. actual results, etc., of all errors found. \n\u2022\tWorking with software designers to locate the root cause of failures and retesting to verify fixes. \n\u2022\tPerforming regression testing to ensure no decrease in product quality throughout product lifecycle \n\u2022\tUsing Qualcomm\u2019s QXDM logging tools as well is RIM-internal logging tools. \n \nKEY WORDS. \n \nGSM, UMTS, W-CDMA, CDMA, IS-95, HSDPA, HSUPA, LTE ( Limited Scope) Agilent 8960 and Anite system, Anritsu MD8480C, Anite 9000, Anite SAS, Comprion IT3,QXDM, RCA,GCF/PTCRB, 3GPP TS 51.010-1, 3GPP TS 34.123-1, 3GPP TS 51.010-4, 3GPP TS 31.123, ETSI 102.XX. Wireless interoperability validation Research In Motion Ltd. (RIM) August 2010  \u2013  May 2011  (10 months) Irving Tx Working as Radio Validation Engineer, perform conformance and Interoperability Validation of latest 2G and 3G enabled phones on Anite SAT/SAS system, Anritsu MD8480C and Comprion IT3 Platform. \n \nPerformed 2G and 3G GCF/PTCRB protocol conformance testing on Anite SAT and 3G GCF/PTCRB protocol conformance tests on the Anritsu Protocol Conformance Toolset (PCT) on 8480C. Executed test cases from the 3GPP TS 51.010-1, 3GPP TS 34.123-1, 3GPP TS 51.010-4, 3GPP TS 31.123 and ETSI 102 230. \n \nDuties included the following: \n\u2022\tUsing device PICS information to customize the suite of test cases to be run \n\u2022\tUsing device PICS information to customize the test equipment to execute the required tests \n\u2022\tExecuting the tests \n\u2022\tDocumentation of Pass/Fail results in the results database \n\u2022\tProviding detailed documentation such as device logs, equipment logs, expected vs. actual results, etc., of all errors found. \n\u2022\tWorking with software designers to locate the root cause of failures and retesting to verify fixes. \n\u2022\tPerforming regression testing to ensure no decrease in product quality throughout product lifecycle \n\u2022\tUsing Qualcomm\u2019s QXDM logging tools as well is RIM-internal logging tools. \n \nKEY WORDS. \n \nGSM, UMTS, W-CDMA, CDMA, IS-95, HSDPA, HSUPA, LTE ( Limited Scope) Agilent 8960 and Anite system, Anritsu MD8480C, Anite 9000, Anite SAS, Comprion IT3,QXDM, RCA,GCF/PTCRB, 3GPP TS 51.010-1, 3GPP TS 34.123-1, 3GPP TS 51.010-4, 3GPP TS 31.123, ETSI 102.XX. Skills WCDMA GSM UMTS EVDO CDMA2000 LTE CDMA GPRS 4G 3GPP WiMAX RF Engineering 3G RF Wireless Testing 2G See 2+ \u00a0 \u00a0 See less Skills  WCDMA GSM UMTS EVDO CDMA2000 LTE CDMA GPRS 4G 3GPP WiMAX RF Engineering 3G RF Wireless Testing 2G See 2+ \u00a0 \u00a0 See less WCDMA GSM UMTS EVDO CDMA2000 LTE CDMA GPRS 4G 3GPP WiMAX RF Engineering 3G RF Wireless Testing 2G See 2+ \u00a0 \u00a0 See less WCDMA GSM UMTS EVDO CDMA2000 LTE CDMA GPRS 4G 3GPP WiMAX RF Engineering 3G RF Wireless Testing 2G See 2+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Master of Science (MS),  Electrical Engineering 2009  \u2013 2011 Mumbai University Bachelor of Engineering,  Electronics and Telecommunication Engineering 2006  \u2013 2009 Maharashtra State Board of Technical Education (MSBTE) Diploma,  Electronics and Telecommunication 2003  \u2013 2006 The University of Texas at Arlington Master of Science (MS),  Electrical Engineering 2009  \u2013 2011 The University of Texas at Arlington Master of Science (MS),  Electrical Engineering 2009  \u2013 2011 The University of Texas at Arlington Master of Science (MS),  Electrical Engineering 2009  \u2013 2011 Mumbai University Bachelor of Engineering,  Electronics and Telecommunication Engineering 2006  \u2013 2009 Mumbai University Bachelor of Engineering,  Electronics and Telecommunication Engineering 2006  \u2013 2009 Mumbai University Bachelor of Engineering,  Electronics and Telecommunication Engineering 2006  \u2013 2009 Maharashtra State Board of Technical Education (MSBTE) Diploma,  Electronics and Telecommunication 2003  \u2013 2006 Maharashtra State Board of Technical Education (MSBTE) Diploma,  Electronics and Telecommunication 2003  \u2013 2006 Maharashtra State Board of Technical Education (MSBTE) Diploma,  Electronics and Telecommunication 2003  \u2013 2006 ", "Summary \u2022\tExperienced in system debug and tools design involving hardware, firmware and software.  \n\u2022\tQuick bugs isolation for root-causing issues and prototyping for workarounds. \n\u2022\tIndustry experience in PC, laptop/desktop and Itanium\u00ae 2 super-computing class of processors. \n\u2022\tExperienced in complete product design phases from requirements, proposal, design definition, prototyping, implementation, product bring-up, debug, test and release. \n\u2022\tExcellent in graphical slides for technical illustrations for presentation/documentation. \n\u2022\tExperienced in PC board hardware design and BIOS implementation. \n\u2022\tProven team player, results-oriented and paying attention to details. \n\u2022\tSkillful in utilizing debug tools and logic analyzer for root-causing complicated hardware/software issues. Summary \u2022\tExperienced in system debug and tools design involving hardware, firmware and software.  \n\u2022\tQuick bugs isolation for root-causing issues and prototyping for workarounds. \n\u2022\tIndustry experience in PC, laptop/desktop and Itanium\u00ae 2 super-computing class of processors. \n\u2022\tExperienced in complete product design phases from requirements, proposal, design definition, prototyping, implementation, product bring-up, debug, test and release. \n\u2022\tExcellent in graphical slides for technical illustrations for presentation/documentation. \n\u2022\tExperienced in PC board hardware design and BIOS implementation. \n\u2022\tProven team player, results-oriented and paying attention to details. \n\u2022\tSkillful in utilizing debug tools and logic analyzer for root-causing complicated hardware/software issues. \u2022\tExperienced in system debug and tools design involving hardware, firmware and software.  \n\u2022\tQuick bugs isolation for root-causing issues and prototyping for workarounds. \n\u2022\tIndustry experience in PC, laptop/desktop and Itanium\u00ae 2 super-computing class of processors. \n\u2022\tExperienced in complete product design phases from requirements, proposal, design definition, prototyping, implementation, product bring-up, debug, test and release. \n\u2022\tExcellent in graphical slides for technical illustrations for presentation/documentation. \n\u2022\tExperienced in PC board hardware design and BIOS implementation. \n\u2022\tProven team player, results-oriented and paying attention to details. \n\u2022\tSkillful in utilizing debug tools and logic analyzer for root-causing complicated hardware/software issues. \u2022\tExperienced in system debug and tools design involving hardware, firmware and software.  \n\u2022\tQuick bugs isolation for root-causing issues and prototyping for workarounds. \n\u2022\tIndustry experience in PC, laptop/desktop and Itanium\u00ae 2 super-computing class of processors. \n\u2022\tExperienced in complete product design phases from requirements, proposal, design definition, prototyping, implementation, product bring-up, debug, test and release. \n\u2022\tExcellent in graphical slides for technical illustrations for presentation/documentation. \n\u2022\tExperienced in PC board hardware design and BIOS implementation. \n\u2022\tProven team player, results-oriented and paying attention to details. \n\u2022\tSkillful in utilizing debug tools and logic analyzer for root-causing complicated hardware/software issues. Experience Staff BIOS Engineer Intel Corporation August 2008  \u2013  July 2015  (7 years) Santa Clara, CA \u2212 Key developer/debug/support/release person for TXT Authenticated Code Modules (ACM) for the following families of mobile processors: SandyBridge, IvyBridge, Haswell, Broadwell and Skylake. \n\u2212 Innovatively architected modular ACM build methodology for the TXT ACM projects. \n\u2212 Creatively developed build tools to convert the necessary components of ACM from executable file format to ACM binary format with runtime relocation fixups capability. \n\u2212 Proactively provided source debug capability of TXT AC modules by allowing Assembly and C source code to be displayed during debugging. \n\u2212 Actively participated in enabling of TXT AC modules to run on every stepping of the processors. \n\u2212 Diligently ensured on-time quality releases of TXT AC modules by providing prompt debug support to validation teams for speedy root-causing/resolution of ACM failures from internal and external customers. Staff Firmware Engineer Intel Corporation November 1999  \u2013  August 2008  (8 years 10 months) Santa Clara, CA \u2212 Key technical contributor to the success of major Itanium processors/platforms power-ons (Tukwila, Montecito and McKinley). \n\u2212 Provided technical trainings on system validation test methodologies to power-on teams and related customers. \n\u2212 Technical lead for system validation firmware team. Provided technical guidance and influence for validation firmware architecture and development. Worked with stakeholders on requirements and technical details. \n\u2212 Defined system validation test methodologies and environment for Itanium processors, as well as pre-silicon development and validation environment using simulator. \n\u2212 Key debug person for root-causing major architecture/system issues during and post power-ons. Sr. Software Engineer for Itanium reference Firmware Intel Corporation April 1996  \u2013  October 1999  (3 years 7 months) Santa Clara, CA \u2212 A key member of reference firmware team for the first generation of Itanium processor (Merced). \n\u2212 Proactively root-caused failures and significantly contributed to the success of the Itanium processor power-on. \n\u2212 Defined, developed, sustained and released firmware build environment and utility for building reference firmware to run on simulator. \n\u2212 Owner for integration and releases of reference firmware kit to internal customers and technical marketing team (for external releases). \n\u2212 Provided reference firmware trainings and demo\u2019ed the firmware build process to internal and external customers. Itanium Architecture Validation Engineer Intel Corporation June 1995  \u2013  March 1996  (10 months) Santa Clara, CA \u2212 Provided debug, software and tool support to CPU validation teams for architectural verifying of the Itanium model (Merced). \n\u2212 Developed software to classify tests from legacy test suites.  \n\u2212 Developed software to stage tests based on test classification and implemented CPU and microcode features.  \n\u2212 Proposed, implemented and released a tool to generate all flavors of iA32 instructions to peers.  \n\u2212 Wrote new tests to test the boundary conditions of the CPU architecture. System and Tools Engineer for Pentium processorrs Intel Corporation February 1994  \u2013  May 1995  (1 year 4 months) Santa Clara, CA \u2212 Using hardware debug tool, logic analyzer and oscilloscope to effectively debug many Pentium processors design failures, narrowed down CPU failures to about 20 instructions sequence with the failing scenarios. \n\u2212 Captured system failing scenarios using logic analyzer and provided special trace for reproducing the failures in CPU architecture validation environment for further root causing of the design failures. \n\u2212 Significantly contributed to root-causing of major complicated silicon issues. \n\u2212 Developed and maintained tools to aid the development of test suites and debugging of failures. Video Hardware and Firmware Design Engineer TrueTech July 1990  \u2013  January 1994  (3 years 7 months) Irvine, CA \u2212 Designed and prototyped PC video boards using S3 and Tseng Lab SuperVGA chips with GAL/PAL programmable parts and blue-wires. Worked with board layout person to turn the designs into products. \n\u2212 Designed and customized video BIOS for TrueTech and customers\u2019 video products. \n\u2212 Innovatively enhanced video hardware and BIOS to support fixed frequency monitors (e.g. Sun and HP workstation monitors) for special set of customers. \n\u2212 Assisted production to ensure quality of the video boards and resolved issues. \n\u2212 Using Lattice FPGA, designed and enabled the doubling of S3 video chip\u2019s color width (max: 1280x1024x16c) to support 1280x1024x256c resolution, before video boards with such resolution were commonly available in the PC market. Worked with video driver contractor to support this new video mode for proper graphics display on screen and marketed it as a new product. Field Applications Engineer Zymos Corporation October 1988  \u2013  June 1990  (1 year 9 months) Irvine, CA \u2212 Provided field customers support on Zymos 80286/80386 chipsets and super-VGA chip. \n\u2212 On-site debugging with Zymos customers in the Los Angeles and San Diego areas and reported design issues to Sunnyvale main office. \n\u2212 Traveled to Zymos main office in Sunnyvale to investigate hardware design issues when necessary. \n\u2212 Represented company in a couple of Las Vegas Comdex computer shows. Hardware Engineer American Research Corporation October 1985  \u2013  September 1988  (3 years) Monterey Park, CA \u2212 Worked on hardware and BIOS design support on 80386/80286/8088-based Turbo PC/AT, booting on Windows, Microport Unix, SCO Xenix, MSDOS operating systems. \n\u2212 Led and supervised technical support team, debugged and resolved system issues encountered by internal and external customers. \n\u2212 Worked with design team to modify PC hardware design for FCC compliance. \n\u2212 Customized MS-DOS OEM adaptation package for ARC MS-DOS to be bundled with PC as a package. \n\u2212 Implemented ARC sales order processing system using FoxBase+ databse software in SCO Xenix multi-users environment. \n\u2212 Wrote graphics demo software for company products and represented company for several Comdex computer shows at Las Vegas. Staff BIOS Engineer Intel Corporation August 2008  \u2013  July 2015  (7 years) Santa Clara, CA \u2212 Key developer/debug/support/release person for TXT Authenticated Code Modules (ACM) for the following families of mobile processors: SandyBridge, IvyBridge, Haswell, Broadwell and Skylake. \n\u2212 Innovatively architected modular ACM build methodology for the TXT ACM projects. \n\u2212 Creatively developed build tools to convert the necessary components of ACM from executable file format to ACM binary format with runtime relocation fixups capability. \n\u2212 Proactively provided source debug capability of TXT AC modules by allowing Assembly and C source code to be displayed during debugging. \n\u2212 Actively participated in enabling of TXT AC modules to run on every stepping of the processors. \n\u2212 Diligently ensured on-time quality releases of TXT AC modules by providing prompt debug support to validation teams for speedy root-causing/resolution of ACM failures from internal and external customers. Staff BIOS Engineer Intel Corporation August 2008  \u2013  July 2015  (7 years) Santa Clara, CA \u2212 Key developer/debug/support/release person for TXT Authenticated Code Modules (ACM) for the following families of mobile processors: SandyBridge, IvyBridge, Haswell, Broadwell and Skylake. \n\u2212 Innovatively architected modular ACM build methodology for the TXT ACM projects. \n\u2212 Creatively developed build tools to convert the necessary components of ACM from executable file format to ACM binary format with runtime relocation fixups capability. \n\u2212 Proactively provided source debug capability of TXT AC modules by allowing Assembly and C source code to be displayed during debugging. \n\u2212 Actively participated in enabling of TXT AC modules to run on every stepping of the processors. \n\u2212 Diligently ensured on-time quality releases of TXT AC modules by providing prompt debug support to validation teams for speedy root-causing/resolution of ACM failures from internal and external customers. Staff Firmware Engineer Intel Corporation November 1999  \u2013  August 2008  (8 years 10 months) Santa Clara, CA \u2212 Key technical contributor to the success of major Itanium processors/platforms power-ons (Tukwila, Montecito and McKinley). \n\u2212 Provided technical trainings on system validation test methodologies to power-on teams and related customers. \n\u2212 Technical lead for system validation firmware team. Provided technical guidance and influence for validation firmware architecture and development. Worked with stakeholders on requirements and technical details. \n\u2212 Defined system validation test methodologies and environment for Itanium processors, as well as pre-silicon development and validation environment using simulator. \n\u2212 Key debug person for root-causing major architecture/system issues during and post power-ons. Staff Firmware Engineer Intel Corporation November 1999  \u2013  August 2008  (8 years 10 months) Santa Clara, CA \u2212 Key technical contributor to the success of major Itanium processors/platforms power-ons (Tukwila, Montecito and McKinley). \n\u2212 Provided technical trainings on system validation test methodologies to power-on teams and related customers. \n\u2212 Technical lead for system validation firmware team. Provided technical guidance and influence for validation firmware architecture and development. Worked with stakeholders on requirements and technical details. \n\u2212 Defined system validation test methodologies and environment for Itanium processors, as well as pre-silicon development and validation environment using simulator. \n\u2212 Key debug person for root-causing major architecture/system issues during and post power-ons. Sr. Software Engineer for Itanium reference Firmware Intel Corporation April 1996  \u2013  October 1999  (3 years 7 months) Santa Clara, CA \u2212 A key member of reference firmware team for the first generation of Itanium processor (Merced). \n\u2212 Proactively root-caused failures and significantly contributed to the success of the Itanium processor power-on. \n\u2212 Defined, developed, sustained and released firmware build environment and utility for building reference firmware to run on simulator. \n\u2212 Owner for integration and releases of reference firmware kit to internal customers and technical marketing team (for external releases). \n\u2212 Provided reference firmware trainings and demo\u2019ed the firmware build process to internal and external customers. Sr. Software Engineer for Itanium reference Firmware Intel Corporation April 1996  \u2013  October 1999  (3 years 7 months) Santa Clara, CA \u2212 A key member of reference firmware team for the first generation of Itanium processor (Merced). \n\u2212 Proactively root-caused failures and significantly contributed to the success of the Itanium processor power-on. \n\u2212 Defined, developed, sustained and released firmware build environment and utility for building reference firmware to run on simulator. \n\u2212 Owner for integration and releases of reference firmware kit to internal customers and technical marketing team (for external releases). \n\u2212 Provided reference firmware trainings and demo\u2019ed the firmware build process to internal and external customers. Itanium Architecture Validation Engineer Intel Corporation June 1995  \u2013  March 1996  (10 months) Santa Clara, CA \u2212 Provided debug, software and tool support to CPU validation teams for architectural verifying of the Itanium model (Merced). \n\u2212 Developed software to classify tests from legacy test suites.  \n\u2212 Developed software to stage tests based on test classification and implemented CPU and microcode features.  \n\u2212 Proposed, implemented and released a tool to generate all flavors of iA32 instructions to peers.  \n\u2212 Wrote new tests to test the boundary conditions of the CPU architecture. Itanium Architecture Validation Engineer Intel Corporation June 1995  \u2013  March 1996  (10 months) Santa Clara, CA \u2212 Provided debug, software and tool support to CPU validation teams for architectural verifying of the Itanium model (Merced). \n\u2212 Developed software to classify tests from legacy test suites.  \n\u2212 Developed software to stage tests based on test classification and implemented CPU and microcode features.  \n\u2212 Proposed, implemented and released a tool to generate all flavors of iA32 instructions to peers.  \n\u2212 Wrote new tests to test the boundary conditions of the CPU architecture. System and Tools Engineer for Pentium processorrs Intel Corporation February 1994  \u2013  May 1995  (1 year 4 months) Santa Clara, CA \u2212 Using hardware debug tool, logic analyzer and oscilloscope to effectively debug many Pentium processors design failures, narrowed down CPU failures to about 20 instructions sequence with the failing scenarios. \n\u2212 Captured system failing scenarios using logic analyzer and provided special trace for reproducing the failures in CPU architecture validation environment for further root causing of the design failures. \n\u2212 Significantly contributed to root-causing of major complicated silicon issues. \n\u2212 Developed and maintained tools to aid the development of test suites and debugging of failures. System and Tools Engineer for Pentium processorrs Intel Corporation February 1994  \u2013  May 1995  (1 year 4 months) Santa Clara, CA \u2212 Using hardware debug tool, logic analyzer and oscilloscope to effectively debug many Pentium processors design failures, narrowed down CPU failures to about 20 instructions sequence with the failing scenarios. \n\u2212 Captured system failing scenarios using logic analyzer and provided special trace for reproducing the failures in CPU architecture validation environment for further root causing of the design failures. \n\u2212 Significantly contributed to root-causing of major complicated silicon issues. \n\u2212 Developed and maintained tools to aid the development of test suites and debugging of failures. Video Hardware and Firmware Design Engineer TrueTech July 1990  \u2013  January 1994  (3 years 7 months) Irvine, CA \u2212 Designed and prototyped PC video boards using S3 and Tseng Lab SuperVGA chips with GAL/PAL programmable parts and blue-wires. Worked with board layout person to turn the designs into products. \n\u2212 Designed and customized video BIOS for TrueTech and customers\u2019 video products. \n\u2212 Innovatively enhanced video hardware and BIOS to support fixed frequency monitors (e.g. Sun and HP workstation monitors) for special set of customers. \n\u2212 Assisted production to ensure quality of the video boards and resolved issues. \n\u2212 Using Lattice FPGA, designed and enabled the doubling of S3 video chip\u2019s color width (max: 1280x1024x16c) to support 1280x1024x256c resolution, before video boards with such resolution were commonly available in the PC market. Worked with video driver contractor to support this new video mode for proper graphics display on screen and marketed it as a new product. Video Hardware and Firmware Design Engineer TrueTech July 1990  \u2013  January 1994  (3 years 7 months) Irvine, CA \u2212 Designed and prototyped PC video boards using S3 and Tseng Lab SuperVGA chips with GAL/PAL programmable parts and blue-wires. Worked with board layout person to turn the designs into products. \n\u2212 Designed and customized video BIOS for TrueTech and customers\u2019 video products. \n\u2212 Innovatively enhanced video hardware and BIOS to support fixed frequency monitors (e.g. Sun and HP workstation monitors) for special set of customers. \n\u2212 Assisted production to ensure quality of the video boards and resolved issues. \n\u2212 Using Lattice FPGA, designed and enabled the doubling of S3 video chip\u2019s color width (max: 1280x1024x16c) to support 1280x1024x256c resolution, before video boards with such resolution were commonly available in the PC market. Worked with video driver contractor to support this new video mode for proper graphics display on screen and marketed it as a new product. Field Applications Engineer Zymos Corporation October 1988  \u2013  June 1990  (1 year 9 months) Irvine, CA \u2212 Provided field customers support on Zymos 80286/80386 chipsets and super-VGA chip. \n\u2212 On-site debugging with Zymos customers in the Los Angeles and San Diego areas and reported design issues to Sunnyvale main office. \n\u2212 Traveled to Zymos main office in Sunnyvale to investigate hardware design issues when necessary. \n\u2212 Represented company in a couple of Las Vegas Comdex computer shows. Field Applications Engineer Zymos Corporation October 1988  \u2013  June 1990  (1 year 9 months) Irvine, CA \u2212 Provided field customers support on Zymos 80286/80386 chipsets and super-VGA chip. \n\u2212 On-site debugging with Zymos customers in the Los Angeles and San Diego areas and reported design issues to Sunnyvale main office. \n\u2212 Traveled to Zymos main office in Sunnyvale to investigate hardware design issues when necessary. \n\u2212 Represented company in a couple of Las Vegas Comdex computer shows. Hardware Engineer American Research Corporation October 1985  \u2013  September 1988  (3 years) Monterey Park, CA \u2212 Worked on hardware and BIOS design support on 80386/80286/8088-based Turbo PC/AT, booting on Windows, Microport Unix, SCO Xenix, MSDOS operating systems. \n\u2212 Led and supervised technical support team, debugged and resolved system issues encountered by internal and external customers. \n\u2212 Worked with design team to modify PC hardware design for FCC compliance. \n\u2212 Customized MS-DOS OEM adaptation package for ARC MS-DOS to be bundled with PC as a package. \n\u2212 Implemented ARC sales order processing system using FoxBase+ databse software in SCO Xenix multi-users environment. \n\u2212 Wrote graphics demo software for company products and represented company for several Comdex computer shows at Las Vegas. Hardware Engineer American Research Corporation October 1985  \u2013  September 1988  (3 years) Monterey Park, CA \u2212 Worked on hardware and BIOS design support on 80386/80286/8088-based Turbo PC/AT, booting on Windows, Microport Unix, SCO Xenix, MSDOS operating systems. \n\u2212 Led and supervised technical support team, debugged and resolved system issues encountered by internal and external customers. \n\u2212 Worked with design team to modify PC hardware design for FCC compliance. \n\u2212 Customized MS-DOS OEM adaptation package for ARC MS-DOS to be bundled with PC as a package. \n\u2212 Implemented ARC sales order processing system using FoxBase+ databse software in SCO Xenix multi-users environment. \n\u2212 Wrote graphics demo software for company products and represented company for several Comdex computer shows at Las Vegas. Languages English Chinese (spoken) English Chinese (spoken) English Chinese (spoken) Skills Debugging Software/Firmware... C Perl MASM Assembly Processors Architecture Platforms Architecture ITP (JTAG debugger) Software Development Validation EM Assembly (Itanium) Linux FPGA Firmware Hardware Architecture Testing Computer Architecture Hardware Processors See 4+ \u00a0 \u00a0 See less Skills  Debugging Software/Firmware... C Perl MASM Assembly Processors Architecture Platforms Architecture ITP (JTAG debugger) Software Development Validation EM Assembly (Itanium) Linux FPGA Firmware Hardware Architecture Testing Computer Architecture Hardware Processors See 4+ \u00a0 \u00a0 See less Debugging Software/Firmware... C Perl MASM Assembly Processors Architecture Platforms Architecture ITP (JTAG debugger) Software Development Validation EM Assembly (Itanium) Linux FPGA Firmware Hardware Architecture Testing Computer Architecture Hardware Processors See 4+ \u00a0 \u00a0 See less Debugging Software/Firmware... C Perl MASM Assembly Processors Architecture Platforms Architecture ITP (JTAG debugger) Software Development Validation EM Assembly (Itanium) Linux FPGA Firmware Hardware Architecture Testing Computer Architecture Hardware Processors See 4+ \u00a0 \u00a0 See less Education Ohio University Bachelor\u2019s Degree,  Electrical and Computer Engineering 1982  \u2013 1985 Ohio University Bachelor\u2019s Degree,  Electrical and Computer Engineering 1982  \u2013 1985 Ohio University Bachelor\u2019s Degree,  Electrical and Computer Engineering 1982  \u2013 1985 Ohio University Bachelor\u2019s Degree,  Electrical and Computer Engineering 1982  \u2013 1985 ", "Experience RF Firmware Intel Corporation RF Firmware Intel Corporation RF Firmware Intel Corporation Skills RF Firmware C++ ASIC Semiconductors Skills  RF Firmware C++ ASIC Semiconductors RF Firmware C++ ASIC Semiconductors RF Firmware C++ ASIC Semiconductors ", "Experience ENGINEERING Cisco January 2015  \u2013 Present (8 months) Senior Software Engineer APCON February 2011  \u2013  November 2014  (3 years 10 months) Senior Radio Firmware Engineer Focus Enhancements August 2008  \u2013  November 2010  (2 years 4 months) Developing Digital Wireless Audio System. Senior Radio Firmware Engineer Summit Semiconductor 2008  \u2013  November 2010  (2 years) Developing Digital Wireless Audio System Senior System Validation Engineer Intel Corporation July 2005  \u2013  June 2008  (3 years) WLAN, WiMAX, RFID Software Engineer (Firmware) Intel Corporation 2005  \u2013  2006  (1 year) Senior Engineer TelASIC Communications June 2004  \u2013  May 2005  (1 year) System design for linearization of power amplifiers using digital pre-distortion. Senior Software Engineer LSI Logic February 1999  \u2013  May 2004  (5 years 4 months) Design & development of software/firmware for CDMA cell phones. Senior Software Engineer LG Electronics August 1997  \u2013  February 1999  (1 year 7 months) Design & development of CDMA software ENGINEERING Cisco January 2015  \u2013 Present (8 months) ENGINEERING Cisco January 2015  \u2013 Present (8 months) Senior Software Engineer APCON February 2011  \u2013  November 2014  (3 years 10 months) Senior Software Engineer APCON February 2011  \u2013  November 2014  (3 years 10 months) Senior Radio Firmware Engineer Focus Enhancements August 2008  \u2013  November 2010  (2 years 4 months) Developing Digital Wireless Audio System. Senior Radio Firmware Engineer Focus Enhancements August 2008  \u2013  November 2010  (2 years 4 months) Developing Digital Wireless Audio System. Senior Radio Firmware Engineer Summit Semiconductor 2008  \u2013  November 2010  (2 years) Developing Digital Wireless Audio System Senior Radio Firmware Engineer Summit Semiconductor 2008  \u2013  November 2010  (2 years) Developing Digital Wireless Audio System Senior System Validation Engineer Intel Corporation July 2005  \u2013  June 2008  (3 years) WLAN, WiMAX, RFID Senior System Validation Engineer Intel Corporation July 2005  \u2013  June 2008  (3 years) WLAN, WiMAX, RFID Software Engineer (Firmware) Intel Corporation 2005  \u2013  2006  (1 year) Software Engineer (Firmware) Intel Corporation 2005  \u2013  2006  (1 year) Senior Engineer TelASIC Communications June 2004  \u2013  May 2005  (1 year) System design for linearization of power amplifiers using digital pre-distortion. Senior Engineer TelASIC Communications June 2004  \u2013  May 2005  (1 year) System design for linearization of power amplifiers using digital pre-distortion. Senior Software Engineer LSI Logic February 1999  \u2013  May 2004  (5 years 4 months) Design & development of software/firmware for CDMA cell phones. Senior Software Engineer LSI Logic February 1999  \u2013  May 2004  (5 years 4 months) Design & development of software/firmware for CDMA cell phones. Senior Software Engineer LG Electronics August 1997  \u2013  February 1999  (1 year 7 months) Design & development of CDMA software Senior Software Engineer LG Electronics August 1997  \u2013  February 1999  (1 year 7 months) Design & development of CDMA software Skills Perl Wireless Embedded Systems TCL Debugging Firmware Device Drivers ARM CDMA Skills  Perl Wireless Embedded Systems TCL Debugging Firmware Device Drivers ARM CDMA Perl Wireless Embedded Systems TCL Debugging Firmware Device Drivers ARM CDMA Perl Wireless Embedded Systems TCL Debugging Firmware Device Drivers ARM CDMA Education Indian Institute of Technology, Kanpur M.Tech,  Computer Science & Engineering 1982  \u2013 1984 Indian Institute of Technology, Madras B.Tech,  Civil Engineering 1976  \u2013 1981 Activities and Societies:\u00a0 National Merit Scholar\nComputer Club - Active member (IBM 370 fan club) Indian Institute of Technology, Kanpur M.Tech,  Computer Science & Engineering 1982  \u2013 1984 Indian Institute of Technology, Kanpur M.Tech,  Computer Science & Engineering 1982  \u2013 1984 Indian Institute of Technology, Kanpur M.Tech,  Computer Science & Engineering 1982  \u2013 1984 Indian Institute of Technology, Madras B.Tech,  Civil Engineering 1976  \u2013 1981 Activities and Societies:\u00a0 National Merit Scholar\nComputer Club - Active member (IBM 370 fan club) Indian Institute of Technology, Madras B.Tech,  Civil Engineering 1976  \u2013 1981 Activities and Societies:\u00a0 National Merit Scholar\nComputer Club - Active member (IBM 370 fan club) Indian Institute of Technology, Madras B.Tech,  Civil Engineering 1976  \u2013 1981 Activities and Societies:\u00a0 National Merit Scholar\nComputer Club - Active member (IBM 370 fan club) ", "Experience Firmware Intel Corporation May 2005  \u2013 Present (10 years 4 months) Firmware Intel Corporation May 2005  \u2013 Present (10 years 4 months) Firmware Intel Corporation May 2005  \u2013 Present (10 years 4 months) Skills Skills     Education Soochow University 2003  \u2013 2007 Soochow University 2003  \u2013 2007 Soochow University 2003  \u2013 2007 Soochow University 2003  \u2013 2007 ", "Summary Tech aficionado!! Summary Tech aficionado!! Tech aficionado!! Tech aficionado!! Experience Advanced Design Engineer - Physical Design Intel Corporation June 2015  \u2013 Present (3 months) Portland, Oregon Area Test chip physical Integration on advanced process nodes. Graduate Technical Intern - Debug Readiness & Firmware Intel Corporation January 2015  \u2013  May 2015  (5 months) Hillsboro, OR Worked on the development of a silicon debug technology for SoC's inside smartphones, tablets, 2 in 1 convertibles, and laptops. Intern - Design Verification Micron Technology May 2014  \u2013  August 2014  (4 months) Folsom, California Logic and mixed-signal Design & verification activities on NOR based Flash Memory/Phase Change Memory (PCM) chip designs. SoC Design Verification Engineer(CW) Intel Mobile Communications May 2012  \u2013  June 2013  (1 year 2 months) Xi\u2018an, Shaanxi, China System level Design verification of peripheral modules(Keypad, General Purpose I/O, General purpose timer unit, System Timer Module, DCC (Display Content Controller), SDMMC) of a mobile based SoC. ASIC Design Verification Engineer Wipro Technologies July 2011  \u2013  June 2013  (2 years) Pune Area, India Was Involved in USB 2.0 (OTG) PHY layer design verification . Engineering Intern Reliance May 2009  \u2013  August 2009  (4 months) R.G.T.P.P, Haryana Projects undertaken on: \nPower Plant Instrumentation \nProgrammable logic controller \nDistributed control system \nSCADA/HMI Advanced Design Engineer - Physical Design Intel Corporation June 2015  \u2013 Present (3 months) Portland, Oregon Area Test chip physical Integration on advanced process nodes. Advanced Design Engineer - Physical Design Intel Corporation June 2015  \u2013 Present (3 months) Portland, Oregon Area Test chip physical Integration on advanced process nodes. Graduate Technical Intern - Debug Readiness & Firmware Intel Corporation January 2015  \u2013  May 2015  (5 months) Hillsboro, OR Worked on the development of a silicon debug technology for SoC's inside smartphones, tablets, 2 in 1 convertibles, and laptops. Graduate Technical Intern - Debug Readiness & Firmware Intel Corporation January 2015  \u2013  May 2015  (5 months) Hillsboro, OR Worked on the development of a silicon debug technology for SoC's inside smartphones, tablets, 2 in 1 convertibles, and laptops. Intern - Design Verification Micron Technology May 2014  \u2013  August 2014  (4 months) Folsom, California Logic and mixed-signal Design & verification activities on NOR based Flash Memory/Phase Change Memory (PCM) chip designs. Intern - Design Verification Micron Technology May 2014  \u2013  August 2014  (4 months) Folsom, California Logic and mixed-signal Design & verification activities on NOR based Flash Memory/Phase Change Memory (PCM) chip designs. SoC Design Verification Engineer(CW) Intel Mobile Communications May 2012  \u2013  June 2013  (1 year 2 months) Xi\u2018an, Shaanxi, China System level Design verification of peripheral modules(Keypad, General Purpose I/O, General purpose timer unit, System Timer Module, DCC (Display Content Controller), SDMMC) of a mobile based SoC. SoC Design Verification Engineer(CW) Intel Mobile Communications May 2012  \u2013  June 2013  (1 year 2 months) Xi\u2018an, Shaanxi, China System level Design verification of peripheral modules(Keypad, General Purpose I/O, General purpose timer unit, System Timer Module, DCC (Display Content Controller), SDMMC) of a mobile based SoC. ASIC Design Verification Engineer Wipro Technologies July 2011  \u2013  June 2013  (2 years) Pune Area, India Was Involved in USB 2.0 (OTG) PHY layer design verification . ASIC Design Verification Engineer Wipro Technologies July 2011  \u2013  June 2013  (2 years) Pune Area, India Was Involved in USB 2.0 (OTG) PHY layer design verification . Engineering Intern Reliance May 2009  \u2013  August 2009  (4 months) R.G.T.P.P, Haryana Projects undertaken on: \nPower Plant Instrumentation \nProgrammable logic controller \nDistributed control system \nSCADA/HMI Engineering Intern Reliance May 2009  \u2013  August 2009  (4 months) R.G.T.P.P, Haryana Projects undertaken on: \nPower Plant Instrumentation \nProgrammable logic controller \nDistributed control system \nSCADA/HMI Languages English Full professional proficiency Hindi Full professional proficiency Bengali Native or bilingual proficiency English Full professional proficiency Hindi Full professional proficiency Bengali Native or bilingual proficiency English Full professional proficiency Hindi Full professional proficiency Bengali Native or bilingual proficiency Full professional proficiency Full professional proficiency Native or bilingual proficiency Skills SystemVerilog Verilog Static Timing Analysis Open Verification... USB Cadence Virtuoso Functional Verification Physical Design Floorplanning Schematic to layout... AMBA AHB ModelSim Clock Distribution Auto-Place and Route... Custom-Polygon editing I2C OVM Wire load models Parasitic Extraction Functional coverage ARM processor knowledge System Verilog... Gate Level Simulation Development of... C language OOP C ARM SoC Full-chip assembly Packaging Physical Design Flow ASIC VHDL Debugging See 20+ \u00a0 \u00a0 See less Skills  SystemVerilog Verilog Static Timing Analysis Open Verification... USB Cadence Virtuoso Functional Verification Physical Design Floorplanning Schematic to layout... AMBA AHB ModelSim Clock Distribution Auto-Place and Route... Custom-Polygon editing I2C OVM Wire load models Parasitic Extraction Functional coverage ARM processor knowledge System Verilog... Gate Level Simulation Development of... C language OOP C ARM SoC Full-chip assembly Packaging Physical Design Flow ASIC VHDL Debugging See 20+ \u00a0 \u00a0 See less SystemVerilog Verilog Static Timing Analysis Open Verification... USB Cadence Virtuoso Functional Verification Physical Design Floorplanning Schematic to layout... AMBA AHB ModelSim Clock Distribution Auto-Place and Route... Custom-Polygon editing I2C OVM Wire load models Parasitic Extraction Functional coverage ARM processor knowledge System Verilog... Gate Level Simulation Development of... C language OOP C ARM SoC Full-chip assembly Packaging Physical Design Flow ASIC VHDL Debugging See 20+ \u00a0 \u00a0 See less SystemVerilog Verilog Static Timing Analysis Open Verification... USB Cadence Virtuoso Functional Verification Physical Design Floorplanning Schematic to layout... AMBA AHB ModelSim Clock Distribution Auto-Place and Route... Custom-Polygon editing I2C OVM Wire load models Parasitic Extraction Functional coverage ARM processor knowledge System Verilog... Gate Level Simulation Development of... C language OOP C ARM SoC Full-chip assembly Packaging Physical Design Flow ASIC VHDL Debugging See 20+ \u00a0 \u00a0 See less Education University of Southern California Master of Science (MS),  Electrical Engineering(VLSI Design) 2013  \u2013 2015 Viterbi School of Engineering West Bengal University of Technology Bachelor of Technology (B.Tech.),  Electronics and Instrumentation Engineering 2007  \u2013 2011 St. Joseph's Physical Sciences , 86% 2007 Higher Secondary Examination St. Mary's Physical Sciences , 90.6% 2005 Secondary School Certificate University of Southern California Master of Science (MS),  Electrical Engineering(VLSI Design) 2013  \u2013 2015 Viterbi School of Engineering University of Southern California Master of Science (MS),  Electrical Engineering(VLSI Design) 2013  \u2013 2015 Viterbi School of Engineering University of Southern California Master of Science (MS),  Electrical Engineering(VLSI Design) 2013  \u2013 2015 Viterbi School of Engineering West Bengal University of Technology Bachelor of Technology (B.Tech.),  Electronics and Instrumentation Engineering 2007  \u2013 2011 West Bengal University of Technology Bachelor of Technology (B.Tech.),  Electronics and Instrumentation Engineering 2007  \u2013 2011 West Bengal University of Technology Bachelor of Technology (B.Tech.),  Electronics and Instrumentation Engineering 2007  \u2013 2011 St. Joseph's Physical Sciences , 86% 2007 Higher Secondary Examination St. Joseph's Physical Sciences , 86% 2007 Higher Secondary Examination St. Joseph's Physical Sciences , 86% 2007 Higher Secondary Examination St. Mary's Physical Sciences , 90.6% 2005 Secondary School Certificate St. Mary's Physical Sciences , 90.6% 2005 Secondary School Certificate St. Mary's Physical Sciences , 90.6% 2005 Secondary School Certificate Honors & Awards Intel Recognition Award Intel Corporation Recognized for my contributions towards achieving critical milestones on time and finishing my job with discipline and professionalism. Research Paper Publication Certificate NASA - Astrophysics Data System (ADS) Digital Library April 2011 Research Paper selected for publication by the NASA - Astrophysics Data System (ADS) Digital Library \nPaper ID: I09706 \nPaper Title: Wireless Telemetry Based Temperature Detection System Pioneer Award for Best Project Wipro Technologies Ltd. August 2012 Pioneer Award for best project in SoC Design verification from the Semiconductors & Systems Division of Wipro Technologies Ltd. Intel Recognition Award Intel Corporation Recognized for my contributions towards achieving critical milestones on time and finishing my job with discipline and professionalism. Intel Recognition Award Intel Corporation Recognized for my contributions towards achieving critical milestones on time and finishing my job with discipline and professionalism. Intel Recognition Award Intel Corporation Recognized for my contributions towards achieving critical milestones on time and finishing my job with discipline and professionalism. Research Paper Publication Certificate NASA - Astrophysics Data System (ADS) Digital Library April 2011 Research Paper selected for publication by the NASA - Astrophysics Data System (ADS) Digital Library \nPaper ID: I09706 \nPaper Title: Wireless Telemetry Based Temperature Detection System Research Paper Publication Certificate NASA - Astrophysics Data System (ADS) Digital Library April 2011 Research Paper selected for publication by the NASA - Astrophysics Data System (ADS) Digital Library \nPaper ID: I09706 \nPaper Title: Wireless Telemetry Based Temperature Detection System Research Paper Publication Certificate NASA - Astrophysics Data System (ADS) Digital Library April 2011 Research Paper selected for publication by the NASA - Astrophysics Data System (ADS) Digital Library \nPaper ID: I09706 \nPaper Title: Wireless Telemetry Based Temperature Detection System Pioneer Award for Best Project Wipro Technologies Ltd. August 2012 Pioneer Award for best project in SoC Design verification from the Semiconductors & Systems Division of Wipro Technologies Ltd. Pioneer Award for Best Project Wipro Technologies Ltd. August 2012 Pioneer Award for best project in SoC Design verification from the Semiconductors & Systems Division of Wipro Technologies Ltd. Pioneer Award for Best Project Wipro Technologies Ltd. August 2012 Pioneer Award for best project in SoC Design verification from the Semiconductors & Systems Division of Wipro Technologies Ltd. ", "Experience CPU Architect / Firmware developer Intel Corporation 2009  \u2013 Present (6 years) Working on Power Management, Reset, debug features and socket firmware. Intern AMD May 2008  \u2013  August 2008  (4 months) Interned with the DFT team at Sunnyvale. CPU Architect / Firmware developer Intel Corporation 2009  \u2013 Present (6 years) Working on Power Management, Reset, debug features and socket firmware. CPU Architect / Firmware developer Intel Corporation 2009  \u2013 Present (6 years) Working on Power Management, Reset, debug features and socket firmware. Intern AMD May 2008  \u2013  August 2008  (4 months) Interned with the DFT team at Sunnyvale. Intern AMD May 2008  \u2013  August 2008  (4 months) Interned with the DFT team at Sunnyvale. Skills Processors DFT Firmware Computer Architecture C C++ Perl Embedded Systems Assembly VLSI RTOS Architecture Circuit Design Microprocessors SoC Logic Design ASIC Programming See 3+ \u00a0 \u00a0 See less Skills  Processors DFT Firmware Computer Architecture C C++ Perl Embedded Systems Assembly VLSI RTOS Architecture Circuit Design Microprocessors SoC Logic Design ASIC Programming See 3+ \u00a0 \u00a0 See less Processors DFT Firmware Computer Architecture C C++ Perl Embedded Systems Assembly VLSI RTOS Architecture Circuit Design Microprocessors SoC Logic Design ASIC Programming See 3+ \u00a0 \u00a0 See less Processors DFT Firmware Computer Architecture C C++ Perl Embedded Systems Assembly VLSI RTOS Architecture Circuit Design Microprocessors SoC Logic Design ASIC Programming See 3+ \u00a0 \u00a0 See less Education Carnegie Mellon University 2007  \u2013 2008 Anna University BE,  Electrical and Electronics 2003  \u2013 2007 Carnegie Mellon University 2007  \u2013 2008 Carnegie Mellon University 2007  \u2013 2008 Carnegie Mellon University 2007  \u2013 2008 Anna University BE,  Electrical and Electronics 2003  \u2013 2007 Anna University BE,  Electrical and Electronics 2003  \u2013 2007 Anna University BE,  Electrical and Electronics 2003  \u2013 2007 ", "Experience Engineering Manager Camera Firmware Intel Corporation August 2012  \u2013 Present (3 years 1 month) Senior Staff Software/Firmware Engineer Synopsys November 2009  \u2013  August 2012  (2 years 10 months) Firmware Engineer/ Team Lead Philips November 2000  \u2013  November 2009  (9 years 1 month) Eindhoven Area, Netherlands Embedded Firmware Engineer Infragraph 1999  \u2013  2000  (1 year) Engineering Manager Camera Firmware Intel Corporation August 2012  \u2013 Present (3 years 1 month) Engineering Manager Camera Firmware Intel Corporation August 2012  \u2013 Present (3 years 1 month) Senior Staff Software/Firmware Engineer Synopsys November 2009  \u2013  August 2012  (2 years 10 months) Senior Staff Software/Firmware Engineer Synopsys November 2009  \u2013  August 2012  (2 years 10 months) Firmware Engineer/ Team Lead Philips November 2000  \u2013  November 2009  (9 years 1 month) Eindhoven Area, Netherlands Firmware Engineer/ Team Lead Philips November 2000  \u2013  November 2009  (9 years 1 month) Eindhoven Area, Netherlands Embedded Firmware Engineer Infragraph 1999  \u2013  2000  (1 year) Embedded Firmware Engineer Infragraph 1999  \u2013  2000  (1 year) Languages English English English Skills Embedded Software... C Embedded Systems Debugging Software Engineering Embedded Software Device Drivers ARM Software Design Firmware Digital Signal... Multithreading RTOS System Architecture Skills  Embedded Software... C Embedded Systems Debugging Software Engineering Embedded Software Device Drivers ARM Software Design Firmware Digital Signal... Multithreading RTOS System Architecture Embedded Software... C Embedded Systems Debugging Software Engineering Embedded Software Device Drivers ARM Software Design Firmware Digital Signal... Multithreading RTOS System Architecture Embedded Software... C Embedded Systems Debugging Software Engineering Embedded Software Device Drivers ARM Software Design Firmware Digital Signal... Multithreading RTOS System Architecture Education Hogeschool Zuyd (Maastricht, Heerlen, Sittard) Ing,  Computer Software Engineering 1995  \u2013 1999 MTS MTS Hogeschool Zuyd (Maastricht, Heerlen, Sittard) Ing,  Computer Software Engineering 1995  \u2013 1999 Hogeschool Zuyd (Maastricht, Heerlen, Sittard) Ing,  Computer Software Engineering 1995  \u2013 1999 Hogeschool Zuyd (Maastricht, Heerlen, Sittard) Ing,  Computer Software Engineering 1995  \u2013 1999 MTS MTS MTS MTS MTS MTS ", "Summary Talented and passionate software developer with a solid electronics technology background and industry experience, result-oriented and having expertise in: \n\u2022\tSoftware work experience on STB system development of legacy BIOS. \n\u2022\tGood knowledge of x86 computer architecture and industry standards. \n\u2022\tFamiliar with specifications including PCI, ACPI, SMBIOS, eMMC, USB, I2C, SPI and TCPIP. \n\u2022\tRich software development experience on various platform and architecture, including x86, ARM, PIC, 8051 and DSP. \n\u2022\tHardware design engineer experience on industry electronic device, including schematic design, PCB layout and EMC testing. \n\u2022\tSmart debugger in board level system problem solving. Able to use different kind of tools such as oscilloscope, protocol analyzer, debugger for trouble shooting. Summary Talented and passionate software developer with a solid electronics technology background and industry experience, result-oriented and having expertise in: \n\u2022\tSoftware work experience on STB system development of legacy BIOS. \n\u2022\tGood knowledge of x86 computer architecture and industry standards. \n\u2022\tFamiliar with specifications including PCI, ACPI, SMBIOS, eMMC, USB, I2C, SPI and TCPIP. \n\u2022\tRich software development experience on various platform and architecture, including x86, ARM, PIC, 8051 and DSP. \n\u2022\tHardware design engineer experience on industry electronic device, including schematic design, PCB layout and EMC testing. \n\u2022\tSmart debugger in board level system problem solving. Able to use different kind of tools such as oscilloscope, protocol analyzer, debugger for trouble shooting. Talented and passionate software developer with a solid electronics technology background and industry experience, result-oriented and having expertise in: \n\u2022\tSoftware work experience on STB system development of legacy BIOS. \n\u2022\tGood knowledge of x86 computer architecture and industry standards. \n\u2022\tFamiliar with specifications including PCI, ACPI, SMBIOS, eMMC, USB, I2C, SPI and TCPIP. \n\u2022\tRich software development experience on various platform and architecture, including x86, ARM, PIC, 8051 and DSP. \n\u2022\tHardware design engineer experience on industry electronic device, including schematic design, PCB layout and EMC testing. \n\u2022\tSmart debugger in board level system problem solving. Able to use different kind of tools such as oscilloscope, protocol analyzer, debugger for trouble shooting. Talented and passionate software developer with a solid electronics technology background and industry experience, result-oriented and having expertise in: \n\u2022\tSoftware work experience on STB system development of legacy BIOS. \n\u2022\tGood knowledge of x86 computer architecture and industry standards. \n\u2022\tFamiliar with specifications including PCI, ACPI, SMBIOS, eMMC, USB, I2C, SPI and TCPIP. \n\u2022\tRich software development experience on various platform and architecture, including x86, ARM, PIC, 8051 and DSP. \n\u2022\tHardware design engineer experience on industry electronic device, including schematic design, PCB layout and EMC testing. \n\u2022\tSmart debugger in board level system problem solving. Able to use different kind of tools such as oscilloscope, protocol analyzer, debugger for trouble shooting. Experience Sr.Staff Firmware Engineer Hewlett-Packard March 2014  \u2013 Present (1 year 6 months) Firmware Lead/Sr.Staff Senior Firmware Engineer (BIOS, Firmware) Intel Corporation July 2010  \u2013  February 2014  (3 years 8 months) Shanghai City, China Hardware Design Engineer(EE) Shanghai Hygrand Electric Equipment Co.,Ltd July 2005  \u2013  July 2007  (2 years 1 month) Sr.Staff Firmware Engineer Hewlett-Packard March 2014  \u2013 Present (1 year 6 months) Firmware Lead/Sr.Staff Sr.Staff Firmware Engineer Hewlett-Packard March 2014  \u2013 Present (1 year 6 months) Firmware Lead/Sr.Staff Senior Firmware Engineer (BIOS, Firmware) Intel Corporation July 2010  \u2013  February 2014  (3 years 8 months) Shanghai City, China Senior Firmware Engineer (BIOS, Firmware) Intel Corporation July 2010  \u2013  February 2014  (3 years 8 months) Shanghai City, China Hardware Design Engineer(EE) Shanghai Hygrand Electric Equipment Co.,Ltd July 2005  \u2013  July 2007  (2 years 1 month) Hardware Design Engineer(EE) Shanghai Hygrand Electric Equipment Co.,Ltd July 2005  \u2013  July 2007  (2 years 1 month) Skills Debugging Embedded Systems Firmware Device Drivers SoC Embedded Software ASIC ARM Semiconductors RTOS FPGA Processors Digital Signal... Microprocessors Hardware Architecture C Embedded Linux See 2+ \u00a0 \u00a0 See less Skills  Debugging Embedded Systems Firmware Device Drivers SoC Embedded Software ASIC ARM Semiconductors RTOS FPGA Processors Digital Signal... Microprocessors Hardware Architecture C Embedded Linux See 2+ \u00a0 \u00a0 See less Debugging Embedded Systems Firmware Device Drivers SoC Embedded Software ASIC ARM Semiconductors RTOS FPGA Processors Digital Signal... Microprocessors Hardware Architecture C Embedded Linux See 2+ \u00a0 \u00a0 See less Debugging Embedded Systems Firmware Device Drivers SoC Embedded Software ASIC ARM Semiconductors RTOS FPGA Processors Digital Signal... Microprocessors Hardware Architecture C Embedded Linux See 2+ \u00a0 \u00a0 See less Education East China Normal University Master's degree,  Science and Technology in Electronic Engineering 2007  \u2013 2010 Shanghai University of Electric Power Bachelor,  Electronics and Technology 2001  \u2013 2005 East China Normal University Master's degree,  Science and Technology in Electronic Engineering 2007  \u2013 2010 East China Normal University Master's degree,  Science and Technology in Electronic Engineering 2007  \u2013 2010 East China Normal University Master's degree,  Science and Technology in Electronic Engineering 2007  \u2013 2010 Shanghai University of Electric Power Bachelor,  Electronics and Technology 2001  \u2013 2005 Shanghai University of Electric Power Bachelor,  Electronics and Technology 2001  \u2013 2005 Shanghai University of Electric Power Bachelor,  Electronics and Technology 2001  \u2013 2005 "]}