

================================================================
== Vitis HLS Report for 'fft_exec_Pipeline_DFT_Loop9'
================================================================
* Date:           Fri Oct 21 23:29:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      144|      144|        18|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    229|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    2661|    448|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2661|    713|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_702_p2                  |         +|   0|  0|  13|          10|           3|
    |add_ln115_1_fu_744_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln115_fu_668_p2                  |         +|   0|  0|  13|          10|          10|
    |add_ln116_fu_750_p2                  |         +|   0|  0|  13|          10|           2|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_enable_state17_pp0_iter16_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state18_pp0_iter17_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_632_p2                 |      icmp|   0|  0|  11|          10|          11|
    |or_ln109_1_fu_713_p2                 |        or|   0|  0|   9|           9|           2|
    |or_ln109_fu_658_p2                   |        or|   0|  0|   9|           9|           1|
    |or_ln118_fu_690_p2                   |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |xor_ln123_1_fu_803_p2                |       xor|   0|  0|  33|          32|          33|
    |xor_ln123_fu_785_p2                  |       xor|   0|  0|  33|          32|          33|
    |xor_ln124_1_fu_812_p2                |       xor|   0|  0|  33|          32|          33|
    |xor_ln124_fu_794_p2                  |       xor|   0|  0|  33|          32|          33|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 229|         208|         177|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2_0_load  |   9|          2|   10|         20|
    |i_2_0_fu_84                  |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|   22|         44|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Stage1_I_1_load_1_reg_1188         |  32|   0|   32|          0|
    |Stage1_I_1_load_reg_1124           |  32|   0|   32|          0|
    |Stage1_I_2_load_1_reg_945          |  32|   0|   32|          0|
    |Stage1_I_2_load_reg_921            |  32|   0|   32|          0|
    |Stage1_I_3_load_1_reg_988          |  32|   0|   32|          0|
    |Stage1_I_3_load_reg_933            |  32|   0|   32|          0|
    |Stage1_I_load_1_reg_1148           |  32|   0|   32|          0|
    |Stage1_I_load_reg_1100             |  32|   0|   32|          0|
    |Stage1_R_1_load_1_reg_1182         |  32|   0|   32|          0|
    |Stage1_R_1_load_reg_1118           |  32|   0|   32|          0|
    |Stage1_R_2_load_1_reg_939          |  32|   0|   32|          0|
    |Stage1_R_2_load_reg_915            |  32|   0|   32|          0|
    |Stage1_R_3_load_1_reg_982          |  32|   0|   32|          0|
    |Stage1_R_3_load_reg_927            |  32|   0|   32|          0|
    |Stage1_R_load_1_reg_1142           |  32|   0|   32|          0|
    |Stage1_R_load_reg_1094             |  32|   0|   32|          0|
    |add33_i1_1_reg_1236                |  32|   0|   32|          0|
    |add33_i1_2_reg_1256                |  32|   0|   32|          0|
    |add33_i1_3_reg_1276                |  32|   0|   32|          0|
    |add33_i1_reg_1216                  |  32|   0|   32|          0|
    |add36_i1_1_reg_1241                |  32|   0|   32|          0|
    |add36_i1_2_reg_1261                |  32|   0|   32|          0|
    |add36_i1_3_reg_1281                |  32|   0|   32|          0|
    |add36_i1_reg_1221                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_28_reg_850                   |   9|   0|    9|          0|
    |i_2_0_fu_84                        |  10|   0|   10|          0|
    |lshr_ln118_3_reg_951               |   8|   0|    8|          0|
    |mul22_i_1_reg_1014                 |  32|   0|   32|          0|
    |mul22_i_3_reg_1044                 |  32|   0|   32|          0|
    |mul23_i1_2_reg_1024                |  32|   0|   32|          0|
    |mul23_i1_reg_1004                  |  32|   0|   32|          0|
    |mul24_i_1_reg_1019                 |  32|   0|   32|          0|
    |mul24_i_3_reg_1049                 |  32|   0|   32|          0|
    |mul25_i1_2_reg_1029                |  32|   0|   32|          0|
    |mul25_i1_reg_1009                  |  32|   0|   32|          0|
    |sub27_i1_1_reg_1226                |  32|   0|   32|          0|
    |sub27_i1_2_reg_1246                |  32|   0|   32|          0|
    |sub27_i1_3_reg_1266                |  32|   0|   32|          0|
    |sub27_i1_reg_1206                  |  32|   0|   32|          0|
    |sub30_i1_1_reg_1231                |  32|   0|   32|          0|
    |sub30_i1_2_reg_1251                |  32|   0|   32|          0|
    |sub30_i1_3_reg_1271                |  32|   0|   32|          0|
    |sub30_i1_reg_1211                  |  32|   0|   32|          0|
    |t_I_1_1_reg_1136                   |  32|   0|   32|          0|
    |t_I_1_2_reg_1160                   |  32|   0|   32|          0|
    |t_I_1_3_reg_1200                   |  32|   0|   32|          0|
    |t_I_s_reg_1112                     |  32|   0|   32|          0|
    |t_R_1_1_reg_1130                   |  32|   0|   32|          0|
    |t_R_1_2_reg_1154                   |  32|   0|   32|          0|
    |t_R_1_3_reg_1194                   |  32|   0|   32|          0|
    |t_R_s_reg_1106                     |  32|   0|   32|          0|
    |xor_ln123_1_reg_994                |  32|   0|   32|          0|
    |xor_ln123_reg_972                  |  32|   0|   32|          0|
    |xor_ln124_1_reg_999                |  32|   0|   32|          0|
    |xor_ln124_reg_977                  |  32|   0|   32|          0|
    |zext_ln118_1_reg_875               |   8|   0|   64|         56|
    |zext_ln118_2_reg_895               |   7|   0|   64|         57|
    |zext_ln118_3_reg_1166              |   8|   0|   64|         56|
    |zext_ln118_reg_855                 |   8|   0|   64|         56|
    |zext_ln120_reg_956                 |   8|   0|   64|         56|
    |Stage1_I_2_load_1_reg_945          |  64|  32|   32|          0|
    |Stage1_I_2_load_reg_921            |  64|  32|   32|          0|
    |Stage1_R_2_load_1_reg_939          |  64|  32|   32|          0|
    |Stage1_R_2_load_reg_915            |  64|  32|   32|          0|
    |lshr_ln118_3_reg_951               |  64|  32|    8|          0|
    |xor_ln123_1_reg_994                |  64|  32|   32|          0|
    |xor_ln123_reg_972                  |  64|  32|   32|          0|
    |xor_ln124_1_reg_999                |  64|  32|   32|          0|
    |xor_ln124_reg_977                  |  64|  32|   32|          0|
    |zext_ln118_1_reg_875               |  64|  32|   64|         56|
    |zext_ln118_2_reg_895               |  64|  32|   64|         57|
    |zext_ln118_3_reg_1166              |  64|  32|   64|         56|
    |zext_ln118_reg_855                 |  64|  32|   64|         56|
    |zext_ln120_reg_956                 |  64|  32|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2661| 448| 2630|        562|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_628_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_628_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_628_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_628_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_628_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_632_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_632_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_632_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_632_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_632_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_636_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_636_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_636_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_636_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_636_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_640_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_640_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_640_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_640_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_640_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_644_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_644_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_644_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_644_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_644_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_648_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_648_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_648_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_648_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_648_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_652_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_652_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_652_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_652_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_652_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_656_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_656_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_656_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_656_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_656_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_660_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_660_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_660_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_660_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_660_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_664_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_664_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_664_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_664_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_664_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_668_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_668_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_668_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_668_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_668_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_672_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_672_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_672_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_672_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_672_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_676_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_676_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_676_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_676_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_676_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_680_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_680_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_680_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_680_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_680_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_684_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_684_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_684_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_684_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_684_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_688_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_688_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_688_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_688_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_688_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_692_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_692_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_692_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_692_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_692_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_696_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_696_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_696_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_696_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_696_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_700_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_700_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_700_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_700_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_700_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_704_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_704_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_704_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_704_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_704_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_708_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_708_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_708_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_708_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_708_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_712_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_712_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_712_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_712_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_712_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_716_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_716_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_716_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_716_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_716_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_720_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_720_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_720_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_720_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_720_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_724_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_724_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_724_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_724_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_728_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_728_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_728_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_728_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_732_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_732_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_732_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_732_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_736_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_736_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_736_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_736_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_740_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_740_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_740_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_740_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_744_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_744_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_744_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_744_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_748_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_748_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_748_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_748_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_752_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_752_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_752_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|grp_fu_752_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop9|  return value|
|Stage2_I_3_address0  |  out|    8|   ap_memory|                   Stage2_I_3|         array|
|Stage2_I_3_ce0       |  out|    1|   ap_memory|                   Stage2_I_3|         array|
|Stage2_I_3_we0       |  out|    1|   ap_memory|                   Stage2_I_3|         array|
|Stage2_I_3_d0        |  out|   32|   ap_memory|                   Stage2_I_3|         array|
|Stage2_I_3_address1  |  out|    8|   ap_memory|                   Stage2_I_3|         array|
|Stage2_I_3_ce1       |  out|    1|   ap_memory|                   Stage2_I_3|         array|
|Stage2_I_3_we1       |  out|    1|   ap_memory|                   Stage2_I_3|         array|
|Stage2_I_3_d1        |  out|   32|   ap_memory|                   Stage2_I_3|         array|
|Stage2_I_2_address0  |  out|    8|   ap_memory|                   Stage2_I_2|         array|
|Stage2_I_2_ce0       |  out|    1|   ap_memory|                   Stage2_I_2|         array|
|Stage2_I_2_we0       |  out|    1|   ap_memory|                   Stage2_I_2|         array|
|Stage2_I_2_d0        |  out|   32|   ap_memory|                   Stage2_I_2|         array|
|Stage2_I_2_address1  |  out|    8|   ap_memory|                   Stage2_I_2|         array|
|Stage2_I_2_ce1       |  out|    1|   ap_memory|                   Stage2_I_2|         array|
|Stage2_I_2_we1       |  out|    1|   ap_memory|                   Stage2_I_2|         array|
|Stage2_I_2_d1        |  out|   32|   ap_memory|                   Stage2_I_2|         array|
|Stage2_I_1_address0  |  out|    8|   ap_memory|                   Stage2_I_1|         array|
|Stage2_I_1_ce0       |  out|    1|   ap_memory|                   Stage2_I_1|         array|
|Stage2_I_1_we0       |  out|    1|   ap_memory|                   Stage2_I_1|         array|
|Stage2_I_1_d0        |  out|   32|   ap_memory|                   Stage2_I_1|         array|
|Stage2_I_1_address1  |  out|    8|   ap_memory|                   Stage2_I_1|         array|
|Stage2_I_1_ce1       |  out|    1|   ap_memory|                   Stage2_I_1|         array|
|Stage2_I_1_we1       |  out|    1|   ap_memory|                   Stage2_I_1|         array|
|Stage2_I_1_d1        |  out|   32|   ap_memory|                   Stage2_I_1|         array|
|Stage2_I_address0    |  out|    8|   ap_memory|                     Stage2_I|         array|
|Stage2_I_ce0         |  out|    1|   ap_memory|                     Stage2_I|         array|
|Stage2_I_we0         |  out|    1|   ap_memory|                     Stage2_I|         array|
|Stage2_I_d0          |  out|   32|   ap_memory|                     Stage2_I|         array|
|Stage2_I_address1    |  out|    8|   ap_memory|                     Stage2_I|         array|
|Stage2_I_ce1         |  out|    1|   ap_memory|                     Stage2_I|         array|
|Stage2_I_we1         |  out|    1|   ap_memory|                     Stage2_I|         array|
|Stage2_I_d1          |  out|   32|   ap_memory|                     Stage2_I|         array|
|Stage2_R_3_address0  |  out|    8|   ap_memory|                   Stage2_R_3|         array|
|Stage2_R_3_ce0       |  out|    1|   ap_memory|                   Stage2_R_3|         array|
|Stage2_R_3_we0       |  out|    1|   ap_memory|                   Stage2_R_3|         array|
|Stage2_R_3_d0        |  out|   32|   ap_memory|                   Stage2_R_3|         array|
|Stage2_R_3_address1  |  out|    8|   ap_memory|                   Stage2_R_3|         array|
|Stage2_R_3_ce1       |  out|    1|   ap_memory|                   Stage2_R_3|         array|
|Stage2_R_3_we1       |  out|    1|   ap_memory|                   Stage2_R_3|         array|
|Stage2_R_3_d1        |  out|   32|   ap_memory|                   Stage2_R_3|         array|
|Stage2_R_2_address0  |  out|    8|   ap_memory|                   Stage2_R_2|         array|
|Stage2_R_2_ce0       |  out|    1|   ap_memory|                   Stage2_R_2|         array|
|Stage2_R_2_we0       |  out|    1|   ap_memory|                   Stage2_R_2|         array|
|Stage2_R_2_d0        |  out|   32|   ap_memory|                   Stage2_R_2|         array|
|Stage2_R_2_address1  |  out|    8|   ap_memory|                   Stage2_R_2|         array|
|Stage2_R_2_ce1       |  out|    1|   ap_memory|                   Stage2_R_2|         array|
|Stage2_R_2_we1       |  out|    1|   ap_memory|                   Stage2_R_2|         array|
|Stage2_R_2_d1        |  out|   32|   ap_memory|                   Stage2_R_2|         array|
|Stage2_R_1_address0  |  out|    8|   ap_memory|                   Stage2_R_1|         array|
|Stage2_R_1_ce0       |  out|    1|   ap_memory|                   Stage2_R_1|         array|
|Stage2_R_1_we0       |  out|    1|   ap_memory|                   Stage2_R_1|         array|
|Stage2_R_1_d0        |  out|   32|   ap_memory|                   Stage2_R_1|         array|
|Stage2_R_1_address1  |  out|    8|   ap_memory|                   Stage2_R_1|         array|
|Stage2_R_1_ce1       |  out|    1|   ap_memory|                   Stage2_R_1|         array|
|Stage2_R_1_we1       |  out|    1|   ap_memory|                   Stage2_R_1|         array|
|Stage2_R_1_d1        |  out|   32|   ap_memory|                   Stage2_R_1|         array|
|Stage2_R_address0    |  out|    8|   ap_memory|                     Stage2_R|         array|
|Stage2_R_ce0         |  out|    1|   ap_memory|                     Stage2_R|         array|
|Stage2_R_we0         |  out|    1|   ap_memory|                     Stage2_R|         array|
|Stage2_R_d0          |  out|   32|   ap_memory|                     Stage2_R|         array|
|Stage2_R_address1    |  out|    8|   ap_memory|                     Stage2_R|         array|
|Stage2_R_ce1         |  out|    1|   ap_memory|                     Stage2_R|         array|
|Stage2_R_we1         |  out|    1|   ap_memory|                     Stage2_R|         array|
|Stage2_R_d1          |  out|   32|   ap_memory|                     Stage2_R|         array|
|Stage1_R_address0    |  out|    8|   ap_memory|                     Stage1_R|         array|
|Stage1_R_ce0         |  out|    1|   ap_memory|                     Stage1_R|         array|
|Stage1_R_q0          |   in|   32|   ap_memory|                     Stage1_R|         array|
|Stage1_R_address1    |  out|    8|   ap_memory|                     Stage1_R|         array|
|Stage1_R_ce1         |  out|    1|   ap_memory|                     Stage1_R|         array|
|Stage1_R_q1          |   in|   32|   ap_memory|                     Stage1_R|         array|
|Stage1_R_2_address0  |  out|    8|   ap_memory|                   Stage1_R_2|         array|
|Stage1_R_2_ce0       |  out|    1|   ap_memory|                   Stage1_R_2|         array|
|Stage1_R_2_q0        |   in|   32|   ap_memory|                   Stage1_R_2|         array|
|Stage1_R_2_address1  |  out|    8|   ap_memory|                   Stage1_R_2|         array|
|Stage1_R_2_ce1       |  out|    1|   ap_memory|                   Stage1_R_2|         array|
|Stage1_R_2_q1        |   in|   32|   ap_memory|                   Stage1_R_2|         array|
|Stage1_I_address0    |  out|    8|   ap_memory|                     Stage1_I|         array|
|Stage1_I_ce0         |  out|    1|   ap_memory|                     Stage1_I|         array|
|Stage1_I_q0          |   in|   32|   ap_memory|                     Stage1_I|         array|
|Stage1_I_address1    |  out|    8|   ap_memory|                     Stage1_I|         array|
|Stage1_I_ce1         |  out|    1|   ap_memory|                     Stage1_I|         array|
|Stage1_I_q1          |   in|   32|   ap_memory|                     Stage1_I|         array|
|Stage1_I_2_address0  |  out|    8|   ap_memory|                   Stage1_I_2|         array|
|Stage1_I_2_ce0       |  out|    1|   ap_memory|                   Stage1_I_2|         array|
|Stage1_I_2_q0        |   in|   32|   ap_memory|                   Stage1_I_2|         array|
|Stage1_I_2_address1  |  out|    8|   ap_memory|                   Stage1_I_2|         array|
|Stage1_I_2_ce1       |  out|    1|   ap_memory|                   Stage1_I_2|         array|
|Stage1_I_2_q1        |   in|   32|   ap_memory|                   Stage1_I_2|         array|
|Stage1_R_1_address0  |  out|    8|   ap_memory|                   Stage1_R_1|         array|
|Stage1_R_1_ce0       |  out|    1|   ap_memory|                   Stage1_R_1|         array|
|Stage1_R_1_q0        |   in|   32|   ap_memory|                   Stage1_R_1|         array|
|Stage1_R_1_address1  |  out|    8|   ap_memory|                   Stage1_R_1|         array|
|Stage1_R_1_ce1       |  out|    1|   ap_memory|                   Stage1_R_1|         array|
|Stage1_R_1_q1        |   in|   32|   ap_memory|                   Stage1_R_1|         array|
|Stage1_R_3_address0  |  out|    8|   ap_memory|                   Stage1_R_3|         array|
|Stage1_R_3_ce0       |  out|    1|   ap_memory|                   Stage1_R_3|         array|
|Stage1_R_3_q0        |   in|   32|   ap_memory|                   Stage1_R_3|         array|
|Stage1_R_3_address1  |  out|    8|   ap_memory|                   Stage1_R_3|         array|
|Stage1_R_3_ce1       |  out|    1|   ap_memory|                   Stage1_R_3|         array|
|Stage1_R_3_q1        |   in|   32|   ap_memory|                   Stage1_R_3|         array|
|Stage1_I_1_address0  |  out|    8|   ap_memory|                   Stage1_I_1|         array|
|Stage1_I_1_ce0       |  out|    1|   ap_memory|                   Stage1_I_1|         array|
|Stage1_I_1_q0        |   in|   32|   ap_memory|                   Stage1_I_1|         array|
|Stage1_I_1_address1  |  out|    8|   ap_memory|                   Stage1_I_1|         array|
|Stage1_I_1_ce1       |  out|    1|   ap_memory|                   Stage1_I_1|         array|
|Stage1_I_1_q1        |   in|   32|   ap_memory|                   Stage1_I_1|         array|
|Stage1_I_3_address0  |  out|    8|   ap_memory|                   Stage1_I_3|         array|
|Stage1_I_3_ce0       |  out|    1|   ap_memory|                   Stage1_I_3|         array|
|Stage1_I_3_q0        |   in|   32|   ap_memory|                   Stage1_I_3|         array|
|Stage1_I_3_address1  |  out|    8|   ap_memory|                   Stage1_I_3|         array|
|Stage1_I_3_ce1       |  out|    1|   ap_memory|                   Stage1_I_3|         array|
|Stage1_I_3_q1        |   in|   32|   ap_memory|                   Stage1_I_3|         array|
+---------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_2_0 = alloca i32 1"   --->   Operation 21 'alloca' 'i_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_2_0"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i38.0"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_2_0_load = load i10 %i_2_0"   --->   Operation 24 'load' 'i_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %i_2_0_load, i10 512" [fft.cpp:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.i38.split.0, void %_Z11fft_stage_tILi2ELi4EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:109]   --->   Operation 27 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_28 = trunc i10 %i_2_0_load"   --->   Operation 28 'trunc' 'empty_28' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_2_0_load, i32 1, i32 8" [fft.cpp:118]   --->   Operation 29 'partselect' 'trunc_ln118_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %trunc_ln118_1" [fft.cpp:118]   --->   Operation 30 'zext' 'zext_ln118' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Stage1_R_2_addr = getelementptr i32 %Stage1_R_2, i64 0, i64 %zext_ln118" [fft.cpp:118]   --->   Operation 31 'getelementptr' 'Stage1_R_2_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%Stage1_R_2_load = load i8 %Stage1_R_2_addr" [fft.cpp:118]   --->   Operation 32 'load' 'Stage1_R_2_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Stage1_I_2_addr = getelementptr i32 %Stage1_I_2, i64 0, i64 %zext_ln118" [fft.cpp:119]   --->   Operation 33 'getelementptr' 'Stage1_I_2_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%Stage1_I_2_load = load i8 %Stage1_I_2_addr" [fft.cpp:119]   --->   Operation 34 'load' 'Stage1_I_2_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln115)   --->   "%or_ln109 = or i9 %empty_28, i9 1" [fft.cpp:109]   --->   Operation 35 'or' 'or_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln115)   --->   "%zext_ln109 = zext i9 %or_ln109" [fft.cpp:109]   --->   Operation 36 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln115 = add i10 %i_2_0_load, i10 %zext_ln109" [fft.cpp:115]   --->   Operation 37 'add' 'add_ln115' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln118_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115, i32 2, i32 9" [fft.cpp:118]   --->   Operation 38 'partselect' 'lshr_ln118_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %lshr_ln118_2" [fft.cpp:118]   --->   Operation 39 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Stage1_R_3_addr = getelementptr i32 %Stage1_R_3, i64 0, i64 %zext_ln118_1" [fft.cpp:118]   --->   Operation 40 'getelementptr' 'Stage1_R_3_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%Stage1_R_3_load = load i8 %Stage1_R_3_addr" [fft.cpp:118]   --->   Operation 41 'load' 'Stage1_R_3_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Stage1_I_3_addr = getelementptr i32 %Stage1_I_3, i64 0, i64 %zext_ln118_1" [fft.cpp:119]   --->   Operation 42 'getelementptr' 'Stage1_I_3_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%Stage1_I_3_load = load i8 %Stage1_I_3_addr" [fft.cpp:119]   --->   Operation 43 'load' 'Stage1_I_3_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln118 = or i8 %trunc_ln118_1, i8 1" [fft.cpp:118]   --->   Operation 44 'or' 'or_ln118' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i8 %or_ln118" [fft.cpp:118]   --->   Operation 45 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Stage1_R_2_addr_1 = getelementptr i32 %Stage1_R_2, i64 0, i64 %zext_ln118_2" [fft.cpp:118]   --->   Operation 46 'getelementptr' 'Stage1_R_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%Stage1_R_2_load_1 = load i8 %Stage1_R_2_addr_1" [fft.cpp:118]   --->   Operation 47 'load' 'Stage1_R_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Stage1_I_2_addr_1 = getelementptr i32 %Stage1_I_2, i64 0, i64 %zext_ln118_2" [fft.cpp:119]   --->   Operation 48 'getelementptr' 'Stage1_I_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%Stage1_I_2_load_1 = load i8 %Stage1_I_2_addr_1" [fft.cpp:119]   --->   Operation 49 'load' 'Stage1_I_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %i_2_0_load, i10 4" [fft.cpp:109]   --->   Operation 50 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %i_2_0" [fft.cpp:109]   --->   Operation 51 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.80>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%Stage1_R_2_load = load i8 %Stage1_R_2_addr" [fft.cpp:118]   --->   Operation 52 'load' 'Stage1_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%Stage1_I_2_load = load i8 %Stage1_I_2_addr" [fft.cpp:119]   --->   Operation 53 'load' 'Stage1_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%Stage1_R_3_load = load i8 %Stage1_R_3_addr" [fft.cpp:118]   --->   Operation 54 'load' 'Stage1_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%Stage1_I_3_load = load i8 %Stage1_I_3_addr" [fft.cpp:119]   --->   Operation 55 'load' 'Stage1_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%Stage1_R_2_load_1 = load i8 %Stage1_R_2_addr_1" [fft.cpp:118]   --->   Operation 56 'load' 'Stage1_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%Stage1_I_2_load_1 = load i8 %Stage1_I_2_addr_1" [fft.cpp:119]   --->   Operation 57 'load' 'Stage1_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln109_1 = or i9 %empty_28, i9 3" [fft.cpp:109]   --->   Operation 58 'or' 'or_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i9 %or_ln109_1" [fft.cpp:109]   --->   Operation 59 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %or_ln109_1, i32 1, i32 8" [fft.cpp:115]   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp, i1 0" [fft.cpp:115]   --->   Operation 61 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i9 %and_ln" [fft.cpp:115]   --->   Operation 62 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.82ns)   --->   "%add_ln115_1 = add i10 %zext_ln115, i10 %zext_ln109_1" [fft.cpp:115]   --->   Operation 63 'add' 'add_ln115_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln116 = add i10 %add_ln115_1, i10 2" [fft.cpp:116]   --->   Operation 64 'add' 'add_ln116' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%lshr_ln118_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_1, i32 2, i32 9" [fft.cpp:118]   --->   Operation 65 'partselect' 'lshr_ln118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116, i32 2, i32 9" [fft.cpp:120]   --->   Operation 66 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %lshr_ln1" [fft.cpp:120]   --->   Operation 67 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%Stage1_R_3_addr_1 = getelementptr i32 %Stage1_R_3, i64 0, i64 %zext_ln120" [fft.cpp:120]   --->   Operation 68 'getelementptr' 'Stage1_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%Stage1_R_3_load_1 = load i8 %Stage1_R_3_addr_1" [fft.cpp:120]   --->   Operation 69 'load' 'Stage1_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%Stage1_I_3_addr_1 = getelementptr i32 %Stage1_I_3, i64 0, i64 %zext_ln120" [fft.cpp:121]   --->   Operation 70 'getelementptr' 'Stage1_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%Stage1_I_3_load_1 = load i8 %Stage1_I_3_addr_1" [fft.cpp:121]   --->   Operation 71 'load' 'Stage1_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 72 [4/4] (5.70ns)   --->   "%mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0" [fft.cpp:123]   --->   Operation 72 'fmul' 'mul23_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [4/4] (5.70ns)   --->   "%mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0" [fft.cpp:124]   --->   Operation 73 'fmul' 'mul25_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [4/4] (5.70ns)   --->   "%mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0" [fft.cpp:123]   --->   Operation 74 'fmul' 'mul22_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %Stage1_I_3_load" [fft.cpp:123]   --->   Operation 75 'bitcast' 'bitcast_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.99ns)   --->   "%xor_ln123 = xor i32 %bitcast_ln123, i32 2147483648" [fft.cpp:123]   --->   Operation 76 'xor' 'xor_ln123' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [4/4] (5.70ns)   --->   "%mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0" [fft.cpp:124]   --->   Operation 77 'fmul' 'mul24_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %Stage1_R_3_load" [fft.cpp:124]   --->   Operation 78 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i32 %bitcast_ln124, i32 2147483648" [fft.cpp:124]   --->   Operation 79 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [4/4] (5.70ns)   --->   "%mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 80 'fmul' 'mul23_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [4/4] (5.70ns)   --->   "%mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 81 'fmul' 'mul25_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%Stage1_R_3_load_1 = load i8 %Stage1_R_3_addr_1" [fft.cpp:120]   --->   Operation 82 'load' 'Stage1_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%Stage1_I_3_load_1 = load i8 %Stage1_I_3_addr_1" [fft.cpp:121]   --->   Operation 83 'load' 'Stage1_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 84 [3/4] (5.70ns)   --->   "%mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0" [fft.cpp:123]   --->   Operation 84 'fmul' 'mul23_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [3/4] (5.70ns)   --->   "%mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0" [fft.cpp:124]   --->   Operation 85 'fmul' 'mul25_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [3/4] (5.70ns)   --->   "%mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0" [fft.cpp:123]   --->   Operation 86 'fmul' 'mul22_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [3/4] (5.70ns)   --->   "%mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0" [fft.cpp:124]   --->   Operation 87 'fmul' 'mul24_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [3/4] (5.70ns)   --->   "%mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 88 'fmul' 'mul23_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [3/4] (5.70ns)   --->   "%mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 89 'fmul' 'mul25_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [4/4] (5.70ns)   --->   "%mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0" [fft.cpp:123]   --->   Operation 90 'fmul' 'mul22_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln123_2 = bitcast i32 %Stage1_I_3_load_1" [fft.cpp:123]   --->   Operation 91 'bitcast' 'bitcast_ln123_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.99ns)   --->   "%xor_ln123_1 = xor i32 %bitcast_ln123_2, i32 2147483648" [fft.cpp:123]   --->   Operation 92 'xor' 'xor_ln123_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [4/4] (5.70ns)   --->   "%mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0" [fft.cpp:124]   --->   Operation 93 'fmul' 'mul24_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln124_2 = bitcast i32 %Stage1_R_3_load_1" [fft.cpp:124]   --->   Operation 94 'bitcast' 'bitcast_ln124_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i32 %bitcast_ln124_2, i32 2147483648" [fft.cpp:124]   --->   Operation 95 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 96 [2/4] (5.70ns)   --->   "%mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0" [fft.cpp:123]   --->   Operation 96 'fmul' 'mul23_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [2/4] (5.70ns)   --->   "%mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0" [fft.cpp:124]   --->   Operation 97 'fmul' 'mul25_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [2/4] (5.70ns)   --->   "%mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0" [fft.cpp:123]   --->   Operation 98 'fmul' 'mul22_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [2/4] (5.70ns)   --->   "%mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0" [fft.cpp:124]   --->   Operation 99 'fmul' 'mul24_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [2/4] (5.70ns)   --->   "%mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 100 'fmul' 'mul23_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [2/4] (5.70ns)   --->   "%mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 101 'fmul' 'mul25_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [3/4] (5.70ns)   --->   "%mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0" [fft.cpp:123]   --->   Operation 102 'fmul' 'mul22_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [3/4] (5.70ns)   --->   "%mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0" [fft.cpp:124]   --->   Operation 103 'fmul' 'mul24_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 104 [1/4] (5.70ns)   --->   "%mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0" [fft.cpp:123]   --->   Operation 104 'fmul' 'mul23_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/4] (5.70ns)   --->   "%mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0" [fft.cpp:124]   --->   Operation 105 'fmul' 'mul25_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/4] (5.70ns)   --->   "%mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0" [fft.cpp:123]   --->   Operation 106 'fmul' 'mul22_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/4] (5.70ns)   --->   "%mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0" [fft.cpp:124]   --->   Operation 107 'fmul' 'mul24_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/4] (5.70ns)   --->   "%mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 108 'fmul' 'mul23_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/4] (5.70ns)   --->   "%mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 109 'fmul' 'mul25_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [2/4] (5.70ns)   --->   "%mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0" [fft.cpp:123]   --->   Operation 110 'fmul' 'mul22_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [2/4] (5.70ns)   --->   "%mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0" [fft.cpp:124]   --->   Operation 111 'fmul' 'mul24_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 112 [5/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 112 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [5/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 113 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln123_1 = bitcast i32 %xor_ln123" [fft.cpp:123]   --->   Operation 114 'bitcast' 'bitcast_ln123_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [5/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 115 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln124_1 = bitcast i32 %xor_ln124" [fft.cpp:124]   --->   Operation 116 'bitcast' 'bitcast_ln124_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [5/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 117 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [5/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 118 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [5/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 119 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/4] (5.70ns)   --->   "%mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0" [fft.cpp:123]   --->   Operation 120 'fmul' 'mul22_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/4] (5.70ns)   --->   "%mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0" [fft.cpp:124]   --->   Operation 121 'fmul' 'mul24_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 122 [4/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 122 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [4/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 123 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [4/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 124 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [4/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 125 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [4/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 126 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [4/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 127 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln123_3 = bitcast i32 %xor_ln123_1" [fft.cpp:123]   --->   Operation 128 'bitcast' 'bitcast_ln123_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [5/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 129 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln124_3 = bitcast i32 %xor_ln124_1" [fft.cpp:124]   --->   Operation 130 'bitcast' 'bitcast_ln124_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [5/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 131 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 132 [3/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 132 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [3/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 133 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [3/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 134 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [3/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 135 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [3/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 136 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [3/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 137 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [4/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 138 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [4/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 139 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%Stage1_R_addr = getelementptr i32 %Stage1_R, i64 0, i64 %zext_ln118" [fft.cpp:118]   --->   Operation 140 'getelementptr' 'Stage1_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [2/2] (3.25ns)   --->   "%Stage1_R_load = load i8 %Stage1_R_addr" [fft.cpp:118]   --->   Operation 141 'load' 'Stage1_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%Stage1_I_addr = getelementptr i32 %Stage1_I, i64 0, i64 %zext_ln118" [fft.cpp:119]   --->   Operation 142 'getelementptr' 'Stage1_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [2/2] (3.25ns)   --->   "%Stage1_I_load = load i8 %Stage1_I_addr" [fft.cpp:119]   --->   Operation 143 'load' 'Stage1_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 144 [2/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 144 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [2/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 145 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%Stage1_R_1_addr = getelementptr i32 %Stage1_R_1, i64 0, i64 %zext_ln118_1" [fft.cpp:118]   --->   Operation 146 'getelementptr' 'Stage1_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [2/2] (3.25ns)   --->   "%Stage1_R_1_load = load i8 %Stage1_R_1_addr" [fft.cpp:118]   --->   Operation 147 'load' 'Stage1_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%Stage1_I_1_addr = getelementptr i32 %Stage1_I_1, i64 0, i64 %zext_ln118_1" [fft.cpp:119]   --->   Operation 148 'getelementptr' 'Stage1_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [2/2] (3.25ns)   --->   "%Stage1_I_1_load = load i8 %Stage1_I_1_addr" [fft.cpp:119]   --->   Operation 149 'load' 'Stage1_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 150 [2/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 150 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [2/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 151 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%Stage1_R_addr_1 = getelementptr i32 %Stage1_R, i64 0, i64 %zext_ln118_2" [fft.cpp:118]   --->   Operation 152 'getelementptr' 'Stage1_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (3.25ns)   --->   "%Stage1_R_load_1 = load i8 %Stage1_R_addr_1" [fft.cpp:118]   --->   Operation 153 'load' 'Stage1_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%Stage1_I_addr_1 = getelementptr i32 %Stage1_I, i64 0, i64 %zext_ln118_2" [fft.cpp:119]   --->   Operation 154 'getelementptr' 'Stage1_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [2/2] (3.25ns)   --->   "%Stage1_I_load_1 = load i8 %Stage1_I_addr_1" [fft.cpp:119]   --->   Operation 155 'load' 'Stage1_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 156 [2/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 156 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [2/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 157 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [3/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 158 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [3/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 159 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 160 [1/2] (3.25ns)   --->   "%Stage1_R_load = load i8 %Stage1_R_addr" [fft.cpp:118]   --->   Operation 160 'load' 'Stage1_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 161 [1/2] (3.25ns)   --->   "%Stage1_I_load = load i8 %Stage1_I_addr" [fft.cpp:119]   --->   Operation 161 'load' 'Stage1_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 162 [1/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 162 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 163 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/2] (3.25ns)   --->   "%Stage1_R_1_load = load i8 %Stage1_R_1_addr" [fft.cpp:118]   --->   Operation 164 'load' 'Stage1_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 165 [1/2] (3.25ns)   --->   "%Stage1_I_1_load = load i8 %Stage1_I_1_addr" [fft.cpp:119]   --->   Operation 165 'load' 'Stage1_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 166 [1/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 166 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 167 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/2] (3.25ns)   --->   "%Stage1_R_load_1 = load i8 %Stage1_R_addr_1" [fft.cpp:118]   --->   Operation 168 'load' 'Stage1_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 169 [1/2] (3.25ns)   --->   "%Stage1_I_load_1 = load i8 %Stage1_I_addr_1" [fft.cpp:119]   --->   Operation 169 'load' 'Stage1_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 170 [1/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 170 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 171 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i8 %lshr_ln118_3" [fft.cpp:118]   --->   Operation 172 'zext' 'zext_ln118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%Stage1_R_1_addr_1 = getelementptr i32 %Stage1_R_1, i64 0, i64 %zext_ln118_3" [fft.cpp:118]   --->   Operation 173 'getelementptr' 'Stage1_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [2/2] (3.25ns)   --->   "%Stage1_R_1_load_1 = load i8 %Stage1_R_1_addr_1" [fft.cpp:118]   --->   Operation 174 'load' 'Stage1_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%Stage1_I_1_addr_1 = getelementptr i32 %Stage1_I_1, i64 0, i64 %zext_ln118_3" [fft.cpp:119]   --->   Operation 175 'getelementptr' 'Stage1_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [2/2] (3.25ns)   --->   "%Stage1_I_1_load_1 = load i8 %Stage1_I_1_addr_1" [fft.cpp:119]   --->   Operation 176 'load' 'Stage1_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 177 [2/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 177 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [2/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 178 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 179 [5/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 179 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [5/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 180 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [5/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 181 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [5/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 182 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [5/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 183 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [5/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 184 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [5/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 185 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [5/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 186 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [5/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 187 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [5/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 188 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [5/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 189 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [5/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 190 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/2] (3.25ns)   --->   "%Stage1_R_1_load_1 = load i8 %Stage1_R_1_addr_1" [fft.cpp:118]   --->   Operation 191 'load' 'Stage1_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 192 [1/2] (3.25ns)   --->   "%Stage1_I_1_load_1 = load i8 %Stage1_I_1_addr_1" [fft.cpp:119]   --->   Operation 192 'load' 'Stage1_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 193 [1/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 193 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 194 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 195 [4/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 195 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [4/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 196 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [4/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 197 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [4/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 198 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [4/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 199 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [4/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 200 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [4/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 201 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [4/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 202 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [4/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 203 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [4/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 204 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [4/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 205 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [4/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 206 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [5/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 207 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [5/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 208 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [5/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 209 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [5/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 210 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 211 [3/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 211 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [3/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 212 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [3/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 213 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [3/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 214 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [3/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 215 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [3/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 216 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [3/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 217 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [3/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 218 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [3/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 219 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [3/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 220 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [3/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 221 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [3/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 222 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [4/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 223 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [4/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 224 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [4/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 225 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [4/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 226 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 227 [2/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 227 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [2/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 228 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 229 [2/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 229 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [2/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 230 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [2/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 231 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [2/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 232 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [2/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 233 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [2/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 234 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [2/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 235 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [2/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 236 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [2/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 237 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [2/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 238 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 239 [3/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 239 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [3/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 240 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [3/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 241 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [3/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 242 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 243 [1/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 243 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 244 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 245 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 246 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 247 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 248 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [1/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 249 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 250 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 251 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 252 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 253 [1/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 253 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 254 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [2/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 255 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [2/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 256 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 257 [2/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 257 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [2/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 258 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%Stage2_R_2_addr = getelementptr i32 %Stage2_R_2, i64 0, i64 %zext_ln118" [fft.cpp:126]   --->   Operation 259 'getelementptr' 'Stage2_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i1, i8 %Stage2_R_2_addr" [fft.cpp:126]   --->   Operation 260 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%Stage2_I_2_addr = getelementptr i32 %Stage2_I_2, i64 0, i64 %zext_ln118" [fft.cpp:127]   --->   Operation 261 'getelementptr' 'Stage2_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i1, i8 %Stage2_I_2_addr" [fft.cpp:127]   --->   Operation 262 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%Stage2_R_addr = getelementptr i32 %Stage2_R, i64 0, i64 %zext_ln118" [fft.cpp:128]   --->   Operation 263 'getelementptr' 'Stage2_R_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i1, i8 %Stage2_R_addr" [fft.cpp:128]   --->   Operation 264 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%Stage2_I_addr = getelementptr i32 %Stage2_I, i64 0, i64 %zext_ln118" [fft.cpp:129]   --->   Operation 265 'getelementptr' 'Stage2_I_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i1, i8 %Stage2_I_addr" [fft.cpp:129]   --->   Operation 266 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%Stage2_R_3_addr = getelementptr i32 %Stage2_R_3, i64 0, i64 %zext_ln118_1" [fft.cpp:126]   --->   Operation 267 'getelementptr' 'Stage2_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i1_1, i8 %Stage2_R_3_addr" [fft.cpp:126]   --->   Operation 268 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%Stage2_I_3_addr = getelementptr i32 %Stage2_I_3, i64 0, i64 %zext_ln118_1" [fft.cpp:127]   --->   Operation 269 'getelementptr' 'Stage2_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i1_1, i8 %Stage2_I_3_addr" [fft.cpp:127]   --->   Operation 270 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%Stage2_R_1_addr = getelementptr i32 %Stage2_R_1, i64 0, i64 %zext_ln118_1" [fft.cpp:128]   --->   Operation 271 'getelementptr' 'Stage2_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i1_1, i8 %Stage2_R_1_addr" [fft.cpp:128]   --->   Operation 272 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%Stage2_I_1_addr = getelementptr i32 %Stage2_I_1, i64 0, i64 %zext_ln118_1" [fft.cpp:129]   --->   Operation 273 'getelementptr' 'Stage2_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i1_1, i8 %Stage2_I_1_addr" [fft.cpp:129]   --->   Operation 274 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%Stage2_R_2_addr_1 = getelementptr i32 %Stage2_R_2, i64 0, i64 %zext_ln118_2" [fft.cpp:126]   --->   Operation 275 'getelementptr' 'Stage2_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i1_2, i8 %Stage2_R_2_addr_1" [fft.cpp:126]   --->   Operation 276 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%Stage2_I_2_addr_1 = getelementptr i32 %Stage2_I_2, i64 0, i64 %zext_ln118_2" [fft.cpp:127]   --->   Operation 277 'getelementptr' 'Stage2_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i1_2, i8 %Stage2_I_2_addr_1" [fft.cpp:127]   --->   Operation 278 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%Stage2_R_addr_1 = getelementptr i32 %Stage2_R, i64 0, i64 %zext_ln118_2" [fft.cpp:128]   --->   Operation 279 'getelementptr' 'Stage2_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i1_2, i8 %Stage2_R_addr_1" [fft.cpp:128]   --->   Operation 280 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%Stage2_I_addr_1 = getelementptr i32 %Stage2_I, i64 0, i64 %zext_ln118_2" [fft.cpp:129]   --->   Operation 281 'getelementptr' 'Stage2_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i1_2, i8 %Stage2_I_addr_1" [fft.cpp:129]   --->   Operation 282 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 283 [1/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 283 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 284 [1/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 284 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [1/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 285 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [1/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 286 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 298 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fft.cpp:111]   --->   Operation 287 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fft.cpp:109]   --->   Operation 288 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%Stage2_R_3_addr_1 = getelementptr i32 %Stage2_R_3, i64 0, i64 %zext_ln120" [fft.cpp:126]   --->   Operation 289 'getelementptr' 'Stage2_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i1_3, i8 %Stage2_R_3_addr_1" [fft.cpp:126]   --->   Operation 290 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%Stage2_I_3_addr_1 = getelementptr i32 %Stage2_I_3, i64 0, i64 %zext_ln120" [fft.cpp:127]   --->   Operation 291 'getelementptr' 'Stage2_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i1_3, i8 %Stage2_I_3_addr_1" [fft.cpp:127]   --->   Operation 292 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%Stage2_R_1_addr_1 = getelementptr i32 %Stage2_R_1, i64 0, i64 %zext_ln118_3" [fft.cpp:128]   --->   Operation 293 'getelementptr' 'Stage2_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i1_3, i8 %Stage2_R_1_addr_1" [fft.cpp:128]   --->   Operation 294 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%Stage2_I_1_addr_1 = getelementptr i32 %Stage2_I_1, i64 0, i64 %zext_ln118_3" [fft.cpp:129]   --->   Operation 295 'getelementptr' 'Stage2_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i1_3, i8 %Stage2_I_1_addr_1" [fft.cpp:129]   --->   Operation 296 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc.i38.0" [fft.cpp:109]   --->   Operation 297 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Stage2_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage2_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage2_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage2_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage2_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage2_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage2_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage2_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage1_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage1_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage1_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage1_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage1_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage1_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage1_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage1_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2_0              (alloca           ) [ 0100000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
i_2_0_load         (load             ) [ 0000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000]
icmp_ln109         (icmp             ) [ 0111111111111111110]
br_ln109           (br               ) [ 0000000000000000000]
empty_28           (trunc            ) [ 0110000000000000000]
trunc_ln118_1      (partselect       ) [ 0000000000000000000]
zext_ln118         (zext             ) [ 0111111111111111110]
Stage1_R_2_addr    (getelementptr    ) [ 0110000000000000000]
Stage1_I_2_addr    (getelementptr    ) [ 0110000000000000000]
or_ln109           (or               ) [ 0000000000000000000]
zext_ln109         (zext             ) [ 0000000000000000000]
add_ln115          (add              ) [ 0000000000000000000]
lshr_ln118_2       (partselect       ) [ 0000000000000000000]
zext_ln118_1       (zext             ) [ 0111111111111111110]
Stage1_R_3_addr    (getelementptr    ) [ 0110000000000000000]
Stage1_I_3_addr    (getelementptr    ) [ 0110000000000000000]
or_ln118           (or               ) [ 0000000000000000000]
zext_ln118_2       (zext             ) [ 0111111111111111110]
Stage1_R_2_addr_1  (getelementptr    ) [ 0110000000000000000]
Stage1_I_2_addr_1  (getelementptr    ) [ 0110000000000000000]
add_ln109          (add              ) [ 0000000000000000000]
store_ln109        (store            ) [ 0000000000000000000]
Stage1_R_2_load    (load             ) [ 0101111111110000000]
Stage1_I_2_load    (load             ) [ 0101111111110000000]
Stage1_R_3_load    (load             ) [ 0101111000000000000]
Stage1_I_3_load    (load             ) [ 0101111000000000000]
Stage1_R_2_load_1  (load             ) [ 0101111111110000000]
Stage1_I_2_load_1  (load             ) [ 0101111111110000000]
or_ln109_1         (or               ) [ 0000000000000000000]
zext_ln109_1       (zext             ) [ 0000000000000000000]
tmp                (partselect       ) [ 0000000000000000000]
and_ln             (bitconcatenate   ) [ 0000000000000000000]
zext_ln115         (zext             ) [ 0000000000000000000]
add_ln115_1        (add              ) [ 0000000000000000000]
add_ln116          (add              ) [ 0000000000000000000]
lshr_ln118_3       (partselect       ) [ 0101111111110000000]
lshr_ln1           (partselect       ) [ 0000000000000000000]
zext_ln120         (zext             ) [ 0101111111111111111]
Stage1_R_3_addr_1  (getelementptr    ) [ 0101000000000000000]
Stage1_I_3_addr_1  (getelementptr    ) [ 0101000000000000000]
bitcast_ln123      (bitcast          ) [ 0000000000000000000]
xor_ln123          (xor              ) [ 0100111100000000000]
bitcast_ln124      (bitcast          ) [ 0000000000000000000]
xor_ln124          (xor              ) [ 0100111100000000000]
Stage1_R_3_load_1  (load             ) [ 0100111100000000000]
Stage1_I_3_load_1  (load             ) [ 0100111100000000000]
bitcast_ln123_2    (bitcast          ) [ 0000000000000000000]
xor_ln123_1        (xor              ) [ 0100011110000000000]
bitcast_ln124_2    (bitcast          ) [ 0000000000000000000]
xor_ln124_1        (xor              ) [ 0100011110000000000]
mul23_i1           (fmul             ) [ 0100000111110000000]
mul25_i1           (fmul             ) [ 0100000111110000000]
mul22_i_1          (fmul             ) [ 0100000111110000000]
mul24_i_1          (fmul             ) [ 0100000111110000000]
mul23_i1_2         (fmul             ) [ 0100000111110000000]
mul25_i1_2         (fmul             ) [ 0100000111110000000]
bitcast_ln123_1    (bitcast          ) [ 0100000011110000000]
bitcast_ln124_1    (bitcast          ) [ 0100000011110000000]
mul22_i_3          (fmul             ) [ 0100000011111000000]
mul24_i_3          (fmul             ) [ 0100000011111000000]
bitcast_ln123_3    (bitcast          ) [ 0100000001111000000]
bitcast_ln124_3    (bitcast          ) [ 0100000001111000000]
Stage1_R_addr      (getelementptr    ) [ 0100000000010000000]
Stage1_I_addr      (getelementptr    ) [ 0100000000010000000]
Stage1_R_1_addr    (getelementptr    ) [ 0100000000010000000]
Stage1_I_1_addr    (getelementptr    ) [ 0100000000010000000]
Stage1_R_addr_1    (getelementptr    ) [ 0100000000010000000]
Stage1_I_addr_1    (getelementptr    ) [ 0100000000010000000]
Stage1_R_load      (load             ) [ 0100000000001111100]
Stage1_I_load      (load             ) [ 0100000000001111100]
t_R_s              (fsub             ) [ 0100000000001111100]
t_I_s              (fadd             ) [ 0100000000001111100]
Stage1_R_1_load    (load             ) [ 0100000000001111100]
Stage1_I_1_load    (load             ) [ 0100000000001111100]
t_R_1_1            (fsub             ) [ 0100000000001111100]
t_I_1_1            (fadd             ) [ 0100000000001111100]
Stage1_R_load_1    (load             ) [ 0100000000001111100]
Stage1_I_load_1    (load             ) [ 0100000000001111100]
t_R_1_2            (fsub             ) [ 0100000000001111100]
t_I_1_2            (fadd             ) [ 0100000000001111100]
zext_ln118_3       (zext             ) [ 0100000000001111111]
Stage1_R_1_addr_1  (getelementptr    ) [ 0100000000001000000]
Stage1_I_1_addr_1  (getelementptr    ) [ 0100000000001000000]
Stage1_R_1_load_1  (load             ) [ 0100000000000111110]
Stage1_I_1_load_1  (load             ) [ 0100000000000111110]
t_R_1_3            (fsub             ) [ 0100000000000111110]
t_I_1_3            (fadd             ) [ 0100000000000111110]
sub27_i1           (fsub             ) [ 0100000000000000010]
sub30_i1           (fsub             ) [ 0100000000000000010]
add33_i1           (fadd             ) [ 0100000000000000010]
add36_i1           (fadd             ) [ 0100000000000000010]
sub27_i1_1         (fsub             ) [ 0100000000000000010]
sub30_i1_1         (fsub             ) [ 0100000000000000010]
add33_i1_1         (fadd             ) [ 0100000000000000010]
add36_i1_1         (fadd             ) [ 0100000000000000010]
sub27_i1_2         (fsub             ) [ 0100000000000000010]
sub30_i1_2         (fsub             ) [ 0100000000000000010]
add33_i1_2         (fadd             ) [ 0100000000000000010]
add36_i1_2         (fadd             ) [ 0100000000000000010]
Stage2_R_2_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage2_I_2_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage2_R_addr      (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage2_I_addr      (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage2_R_3_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage2_I_3_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage2_R_1_addr    (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage2_I_1_addr    (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage2_R_2_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage2_I_2_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage2_R_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage2_I_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
sub27_i1_3         (fsub             ) [ 0100000000000000001]
sub30_i1_3         (fsub             ) [ 0100000000000000001]
add33_i1_3         (fadd             ) [ 0100000000000000001]
add36_i1_3         (fadd             ) [ 0100000000000000001]
specpipeline_ln111 (specpipeline     ) [ 0000000000000000000]
specloopname_ln109 (specloopname     ) [ 0000000000000000000]
Stage2_R_3_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage2_I_3_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage2_R_1_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage2_I_1_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
br_ln109           (br               ) [ 0000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Stage2_I_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Stage2_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Stage2_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Stage2_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Stage2_R_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Stage2_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Stage2_R_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Stage2_R">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Stage1_R">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Stage1_R_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Stage1_I">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Stage1_I_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Stage1_R_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Stage1_R_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Stage1_I_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Stage1_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_2_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Stage1_R_2_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_2_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="101" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
<pin id="103" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage1_R_2_load/1 Stage1_R_2_load_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="Stage1_I_2_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_2_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
<pin id="120" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage1_I_2_load/1 Stage1_I_2_load_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Stage1_R_3_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_3_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="1"/>
<pin id="137" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage1_R_3_load/1 Stage1_R_3_load_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="Stage1_I_3_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_3_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="1"/>
<pin id="154" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage1_I_3_load/1 Stage1_I_3_load_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Stage1_R_2_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_2_addr_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Stage1_I_2_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_2_addr_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="Stage1_R_3_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_3_addr_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Stage1_I_3_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_3_addr_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Stage1_R_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="9"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_addr/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
<pin id="203" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage1_R_load/10 Stage1_R_load_1/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="Stage1_I_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="9"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_addr/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="1"/>
<pin id="220" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage1_I_load/10 Stage1_I_load_1/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="Stage1_R_1_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="9"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_1_addr/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="0"/>
<pin id="234" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="1"/>
<pin id="237" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage1_R_1_load/10 Stage1_R_1_load_1/11 "/>
</bind>
</comp>

<comp id="239" class="1004" name="Stage1_I_1_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="9"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_1_addr/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="1"/>
<pin id="254" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage1_I_1_load/10 Stage1_I_1_load_1/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="Stage1_R_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="9"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_addr_1/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="Stage1_I_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="9"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_addr_1/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="Stage1_R_1_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_1_addr_1/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="Stage1_I_1_addr_1_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_1_addr_1/11 "/>
</bind>
</comp>

<comp id="288" class="1004" name="Stage2_R_2_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="16"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_2_addr/17 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="0" index="2" bw="0" slack="0"/>
<pin id="300" dir="0" index="4" bw="8" slack="1"/>
<pin id="301" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="303" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln126/17 "/>
</bind>
</comp>

<comp id="305" class="1004" name="Stage2_I_2_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="16"/>
<pin id="309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_2_addr/17 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="0" index="2" bw="0" slack="0"/>
<pin id="317" dir="0" index="4" bw="8" slack="1"/>
<pin id="318" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="320" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln127/17 "/>
</bind>
</comp>

<comp id="322" class="1004" name="Stage2_R_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="16"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_addr/17 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="0" index="2" bw="0" slack="0"/>
<pin id="334" dir="0" index="4" bw="8" slack="1"/>
<pin id="335" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="337" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/17 store_ln128/17 "/>
</bind>
</comp>

<comp id="339" class="1004" name="Stage2_I_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="16"/>
<pin id="343" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_addr/17 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="0" index="2" bw="0" slack="0"/>
<pin id="351" dir="0" index="4" bw="8" slack="1"/>
<pin id="352" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="354" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/17 store_ln129/17 "/>
</bind>
</comp>

<comp id="356" class="1004" name="Stage2_R_3_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="16"/>
<pin id="360" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_3_addr/17 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="0" index="2" bw="0" slack="0"/>
<pin id="368" dir="0" index="4" bw="8" slack="1"/>
<pin id="369" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="371" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln126/18 "/>
</bind>
</comp>

<comp id="373" class="1004" name="Stage2_I_3_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="16"/>
<pin id="377" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_3_addr/17 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="1"/>
<pin id="383" dir="0" index="2" bw="0" slack="0"/>
<pin id="385" dir="0" index="4" bw="8" slack="1"/>
<pin id="386" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="388" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln127/18 "/>
</bind>
</comp>

<comp id="390" class="1004" name="Stage2_R_1_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="16"/>
<pin id="394" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_1_addr/17 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="1"/>
<pin id="400" dir="0" index="2" bw="0" slack="0"/>
<pin id="402" dir="0" index="4" bw="8" slack="1"/>
<pin id="403" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="405" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="407" class="1004" name="Stage2_I_1_addr_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="8" slack="16"/>
<pin id="411" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_1_addr/17 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="0" index="2" bw="0" slack="0"/>
<pin id="419" dir="0" index="4" bw="8" slack="1"/>
<pin id="420" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="422" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="424" class="1004" name="Stage2_R_2_addr_1_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="16"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_2_addr_1/17 "/>
</bind>
</comp>

<comp id="432" class="1004" name="Stage2_I_2_addr_1_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="16"/>
<pin id="436" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_2_addr_1/17 "/>
</bind>
</comp>

<comp id="440" class="1004" name="Stage2_R_addr_1_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="8" slack="16"/>
<pin id="444" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_addr_1/17 "/>
</bind>
</comp>

<comp id="448" class="1004" name="Stage2_I_addr_1_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="16"/>
<pin id="452" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_addr_1/17 "/>
</bind>
</comp>

<comp id="456" class="1004" name="Stage2_R_3_addr_1_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="8" slack="16"/>
<pin id="460" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_3_addr_1/18 "/>
</bind>
</comp>

<comp id="464" class="1004" name="Stage2_I_3_addr_1_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="8" slack="16"/>
<pin id="468" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_3_addr_1/18 "/>
</bind>
</comp>

<comp id="472" class="1004" name="Stage2_R_1_addr_1_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="8" slack="7"/>
<pin id="476" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_1_addr_1/18 "/>
</bind>
</comp>

<comp id="480" class="1004" name="Stage2_I_1_addr_1_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="8" slack="7"/>
<pin id="484" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_1_addr_1/18 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="5"/>
<pin id="490" dir="0" index="1" bw="32" slack="1"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_s/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="5"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_s/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_1_1/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_1_1/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="5"/>
<pin id="506" dir="0" index="1" bw="32" slack="1"/>
<pin id="507" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_1_2/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="5"/>
<pin id="510" dir="0" index="1" bw="32" slack="1"/>
<pin id="511" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_1_2/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_1_3/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_1_3/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="32" slack="1"/>
<pin id="523" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i1/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i1/12 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i1/12 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i1/12 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="0" index="1" bw="32" slack="1"/>
<pin id="539" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i1_1/12 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="0" index="1" bw="32" slack="1"/>
<pin id="543" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i1_1/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="0" index="1" bw="32" slack="1"/>
<pin id="547" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i1_1/12 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="0" index="1" bw="32" slack="1"/>
<pin id="551" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i1_1/12 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="0" index="1" bw="32" slack="1"/>
<pin id="555" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i1_2/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="0" index="1" bw="32" slack="1"/>
<pin id="559" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i1_2/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="0" index="1" bw="32" slack="1"/>
<pin id="563" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i1_2/12 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="0" index="1" bw="32" slack="1"/>
<pin id="567" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i1_2/12 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i1_3/13 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="0" index="1" bw="32" slack="1"/>
<pin id="575" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i1_3/13 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i1_3/13 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i1_3/13 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i1/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i1/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i_1/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i_1/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i1_2/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="grp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i1_2/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i_3/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="grp_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i_3/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln0_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="10" slack="0"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="i_2_0_load_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="0"/>
<pin id="631" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_0_load/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln109_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="empty_28_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln118_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="10" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="0" index="3" bw="5" slack="0"/>
<pin id="647" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln118_1/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln118_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln109_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="9" slack="0"/>
<pin id="660" dir="0" index="1" bw="9" slack="0"/>
<pin id="661" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln109_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="0"/>
<pin id="666" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln115_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="0" index="1" bw="9" slack="0"/>
<pin id="671" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="lshr_ln118_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="10" slack="0"/>
<pin id="677" dir="0" index="2" bw="3" slack="0"/>
<pin id="678" dir="0" index="3" bw="5" slack="0"/>
<pin id="679" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_2/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln118_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="or_ln118_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln118_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln109_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="0"/>
<pin id="704" dir="0" index="1" bw="4" slack="0"/>
<pin id="705" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln109_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="0"/>
<pin id="710" dir="0" index="1" bw="10" slack="0"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln109_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="9" slack="1"/>
<pin id="715" dir="0" index="1" bw="9" slack="0"/>
<pin id="716" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_1/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln109_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="0"/>
<pin id="720" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="9" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="0" index="3" bw="5" slack="0"/>
<pin id="727" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="and_ln_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln115_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="9" slack="0"/>
<pin id="742" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln115_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="9" slack="0"/>
<pin id="746" dir="0" index="1" bw="9" slack="0"/>
<pin id="747" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln116_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="10" slack="0"/>
<pin id="752" dir="0" index="1" bw="3" slack="0"/>
<pin id="753" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="lshr_ln118_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="10" slack="0"/>
<pin id="759" dir="0" index="2" bw="3" slack="0"/>
<pin id="760" dir="0" index="3" bw="5" slack="0"/>
<pin id="761" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_3/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="lshr_ln1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="10" slack="0"/>
<pin id="769" dir="0" index="2" bw="3" slack="0"/>
<pin id="770" dir="0" index="3" bw="5" slack="0"/>
<pin id="771" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln120_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="bitcast_ln123_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="xor_ln123_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln123/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="bitcast_ln124_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="xor_ln124_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="bitcast_ln123_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123_2/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="xor_ln123_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln123_1/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="bitcast_ln124_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124_2/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="xor_ln124_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_1/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="bitcast_ln123_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="4"/>
<pin id="820" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123_1/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="bitcast_ln124_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="4"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124_1/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="bitcast_ln123_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="4"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123_3/8 "/>
</bind>
</comp>

<comp id="830" class="1004" name="bitcast_ln124_3_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="4"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124_3/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln118_3_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="9"/>
<pin id="836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_3/11 "/>
</bind>
</comp>

<comp id="839" class="1005" name="i_2_0_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="10" slack="0"/>
<pin id="841" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2_0 "/>
</bind>
</comp>

<comp id="846" class="1005" name="icmp_ln109_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="16"/>
<pin id="848" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="850" class="1005" name="empty_28_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="1"/>
<pin id="852" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="855" class="1005" name="zext_ln118_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="9"/>
<pin id="857" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln118 "/>
</bind>
</comp>

<comp id="865" class="1005" name="Stage1_R_2_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="1"/>
<pin id="867" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_2_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="Stage1_I_2_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="1"/>
<pin id="872" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_2_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="zext_ln118_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="64" slack="9"/>
<pin id="877" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln118_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="Stage1_R_3_addr_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="1"/>
<pin id="887" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_3_addr "/>
</bind>
</comp>

<comp id="890" class="1005" name="Stage1_I_3_addr_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="1"/>
<pin id="892" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_3_addr "/>
</bind>
</comp>

<comp id="895" class="1005" name="zext_ln118_2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="9"/>
<pin id="897" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln118_2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="Stage1_R_2_addr_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_2_addr_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="Stage1_I_2_addr_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_2_addr_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="Stage1_R_2_load_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_2_load "/>
</bind>
</comp>

<comp id="921" class="1005" name="Stage1_I_2_load_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_2_load "/>
</bind>
</comp>

<comp id="927" class="1005" name="Stage1_R_3_load_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_3_load "/>
</bind>
</comp>

<comp id="933" class="1005" name="Stage1_I_3_load_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_3_load "/>
</bind>
</comp>

<comp id="939" class="1005" name="Stage1_R_2_load_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_2_load_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="Stage1_I_2_load_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_2_load_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="lshr_ln118_3_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="9"/>
<pin id="953" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_3 "/>
</bind>
</comp>

<comp id="956" class="1005" name="zext_ln120_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="16"/>
<pin id="958" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120 "/>
</bind>
</comp>

<comp id="962" class="1005" name="Stage1_R_3_addr_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="1"/>
<pin id="964" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_3_addr_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="Stage1_I_3_addr_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="1"/>
<pin id="969" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_3_addr_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="xor_ln123_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="4"/>
<pin id="974" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln123 "/>
</bind>
</comp>

<comp id="977" class="1005" name="xor_ln124_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="4"/>
<pin id="979" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="982" class="1005" name="Stage1_R_3_load_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_3_load_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="Stage1_I_3_load_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_3_load_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="xor_ln123_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="4"/>
<pin id="996" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln123_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="xor_ln124_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="4"/>
<pin id="1001" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln124_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="mul23_i1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="mul25_i1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="mul22_i_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="mul24_i_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="mul23_i1_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i1_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="mul25_i1_2_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i1_2 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="bitcast_ln123_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln123_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="bitcast_ln124_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln124_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="mul22_i_3_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i_3 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="mul24_i_3_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i_3 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="bitcast_ln123_3_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln123_3 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="bitcast_ln124_3_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln124_3 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="Stage1_R_addr_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="1"/>
<pin id="1066" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_addr "/>
</bind>
</comp>

<comp id="1069" class="1005" name="Stage1_I_addr_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="1"/>
<pin id="1071" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_addr "/>
</bind>
</comp>

<comp id="1074" class="1005" name="Stage1_R_1_addr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="1"/>
<pin id="1076" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_1_addr "/>
</bind>
</comp>

<comp id="1079" class="1005" name="Stage1_I_1_addr_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="1"/>
<pin id="1081" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_1_addr "/>
</bind>
</comp>

<comp id="1084" class="1005" name="Stage1_R_addr_1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="1"/>
<pin id="1086" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_addr_1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="Stage1_I_addr_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="1"/>
<pin id="1091" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_addr_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="Stage1_R_load_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="1"/>
<pin id="1096" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_load "/>
</bind>
</comp>

<comp id="1100" class="1005" name="Stage1_I_load_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_load "/>
</bind>
</comp>

<comp id="1106" class="1005" name="t_R_s_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_s "/>
</bind>
</comp>

<comp id="1112" class="1005" name="t_I_s_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="1"/>
<pin id="1114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_s "/>
</bind>
</comp>

<comp id="1118" class="1005" name="Stage1_R_1_load_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="1"/>
<pin id="1120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_1_load "/>
</bind>
</comp>

<comp id="1124" class="1005" name="Stage1_I_1_load_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="1"/>
<pin id="1126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_1_load "/>
</bind>
</comp>

<comp id="1130" class="1005" name="t_R_1_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_1_1 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="t_I_1_1_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="1"/>
<pin id="1138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_1_1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="Stage1_R_load_1_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_load_1 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="Stage1_I_load_1_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_load_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="t_R_1_2_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_1_2 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="t_I_1_2_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="1"/>
<pin id="1162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_1_2 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="zext_ln118_3_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="64" slack="7"/>
<pin id="1168" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln118_3 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="Stage1_R_1_addr_1_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="1"/>
<pin id="1174" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_1_addr_1 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="Stage1_I_1_addr_1_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="1"/>
<pin id="1179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_1_addr_1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="Stage1_R_1_load_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_R_1_load_1 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="Stage1_I_1_load_1_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="1"/>
<pin id="1190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage1_I_1_load_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="t_R_1_3_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_1_3 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="t_I_1_3_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="1"/>
<pin id="1202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_1_3 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="sub27_i1_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="sub30_i1_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i1 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="add33_i1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="1"/>
<pin id="1218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i1 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="add36_i1_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i1 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="sub27_i1_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="1"/>
<pin id="1228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i1_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="sub30_i1_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i1_1 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="add33_i1_1_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i1_1 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="add36_i1_1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i1_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="sub27_i1_2_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i1_2 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="sub30_i1_2_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i1_2 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="add33_i1_2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i1_2 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="add36_i1_2_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i1_2 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="sub27_i1_3_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i1_3 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="sub30_i1_3_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i1_3 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="add33_i1_3_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i1_3 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="add36_i1_3_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="88" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="105" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="122" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="139" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="204"><net_src comp="188" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="205" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="238"><net_src comp="222" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="255"><net_src comp="239" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="280" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="293"><net_src comp="10" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="304"><net_src comp="288" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="310"><net_src comp="2" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="321"><net_src comp="305" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="327"><net_src comp="14" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="338"><net_src comp="322" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="344"><net_src comp="6" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="355"><net_src comp="339" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="361"><net_src comp="8" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="372"><net_src comp="356" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="378"><net_src comp="0" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="389"><net_src comp="373" pin="3"/><net_sink comp="380" pin=2"/></net>

<net id="395"><net_src comp="12" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="406"><net_src comp="390" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="412"><net_src comp="4" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="423"><net_src comp="407" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="429"><net_src comp="10" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="437"><net_src comp="2" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="445"><net_src comp="14" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="46" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="453"><net_src comp="6" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="461"><net_src comp="8" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="46" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="456" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="469"><net_src comp="0" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="477"><net_src comp="12" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="46" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="472" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="485"><net_src comp="4" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="46" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="588"><net_src comp="68" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="68" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="68" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="68" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="68" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="68" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="68" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="34" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="40" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="629" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="648"><net_src comp="42" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="629" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="32" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="44" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="655"><net_src comp="642" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="662"><net_src comp="638" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="48" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="629" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="680"><net_src comp="42" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="50" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="52" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="687"><net_src comp="674" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="694"><net_src comp="642" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="54" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="706"><net_src comp="629" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="56" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="58" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="728"><net_src comp="60" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="713" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="32" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="731"><net_src comp="44" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="737"><net_src comp="62" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="722" pin="4"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="64" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="718" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="66" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="762"><net_src comp="42" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="744" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="50" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="52" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="772"><net_src comp="42" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="750" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="50" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="52" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="779"><net_src comp="766" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="70" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="798"><net_src comp="791" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="70" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="70" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="70" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="818" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="825"><net_src comp="822" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="829"><net_src comp="826" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="833"><net_src comp="830" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="837"><net_src comp="834" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="842"><net_src comp="84" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="849"><net_src comp="632" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="638" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="858"><net_src comp="652" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="863"><net_src comp="855" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="864"><net_src comp="855" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="868"><net_src comp="88" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="873"><net_src comp="105" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="878"><net_src comp="684" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="884"><net_src comp="875" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="888"><net_src comp="122" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="893"><net_src comp="139" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="898"><net_src comp="696" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="902"><net_src comp="895" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="903"><net_src comp="895" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="904"><net_src comp="895" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="908"><net_src comp="156" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="913"><net_src comp="164" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="918"><net_src comp="95" pin="7"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="924"><net_src comp="112" pin="7"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="930"><net_src comp="129" pin="7"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="936"><net_src comp="146" pin="7"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="942"><net_src comp="95" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="948"><net_src comp="112" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="954"><net_src comp="756" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="959"><net_src comp="776" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="965"><net_src comp="172" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="970"><net_src comp="180" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="975"><net_src comp="785" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="980"><net_src comp="794" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="985"><net_src comp="129" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="991"><net_src comp="146" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="997"><net_src comp="803" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1002"><net_src comp="812" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1007"><net_src comp="584" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1012"><net_src comp="589" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1017"><net_src comp="594" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1022"><net_src comp="599" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1027"><net_src comp="604" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1032"><net_src comp="609" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="1037"><net_src comp="818" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1042"><net_src comp="822" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1047"><net_src comp="614" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1052"><net_src comp="619" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1057"><net_src comp="826" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1062"><net_src comp="830" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1067"><net_src comp="188" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1072"><net_src comp="205" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1077"><net_src comp="222" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1082"><net_src comp="239" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1087"><net_src comp="256" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1092"><net_src comp="264" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1097"><net_src comp="195" pin="7"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1103"><net_src comp="212" pin="7"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1109"><net_src comp="488" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1115"><net_src comp="492" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1121"><net_src comp="229" pin="7"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1127"><net_src comp="246" pin="7"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1133"><net_src comp="496" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1139"><net_src comp="500" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1145"><net_src comp="195" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1151"><net_src comp="212" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1157"><net_src comp="504" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1163"><net_src comp="508" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1169"><net_src comp="834" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1175"><net_src comp="272" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1180"><net_src comp="280" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1185"><net_src comp="229" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1191"><net_src comp="246" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1197"><net_src comp="512" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1203"><net_src comp="516" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1209"><net_src comp="520" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="1214"><net_src comp="524" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="1219"><net_src comp="528" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="329" pin=4"/></net>

<net id="1224"><net_src comp="532" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="1229"><net_src comp="536" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="1234"><net_src comp="540" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="1239"><net_src comp="544" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="397" pin=4"/></net>

<net id="1244"><net_src comp="548" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="414" pin=4"/></net>

<net id="1249"><net_src comp="552" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1254"><net_src comp="556" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1259"><net_src comp="560" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1264"><net_src comp="564" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1269"><net_src comp="568" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1274"><net_src comp="572" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1279"><net_src comp="576" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="1284"><net_src comp="580" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="414" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Stage2_I_3 | {17 18 }
	Port: Stage2_I_2 | {17 }
	Port: Stage2_I_1 | {17 18 }
	Port: Stage2_I | {17 }
	Port: Stage2_R_3 | {17 18 }
	Port: Stage2_R_2 | {17 }
	Port: Stage2_R_1 | {17 18 }
	Port: Stage2_R | {17 }
 - Input state : 
	Port: fft_exec_Pipeline_DFT_Loop9 : Stage1_R | {10 11 }
	Port: fft_exec_Pipeline_DFT_Loop9 : Stage1_R_2 | {1 2 }
	Port: fft_exec_Pipeline_DFT_Loop9 : Stage1_I | {10 11 }
	Port: fft_exec_Pipeline_DFT_Loop9 : Stage1_I_2 | {1 2 }
	Port: fft_exec_Pipeline_DFT_Loop9 : Stage1_R_1 | {10 11 12 }
	Port: fft_exec_Pipeline_DFT_Loop9 : Stage1_R_3 | {1 2 3 }
	Port: fft_exec_Pipeline_DFT_Loop9 : Stage1_I_1 | {10 11 12 }
	Port: fft_exec_Pipeline_DFT_Loop9 : Stage1_I_3 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2_0_load : 1
		icmp_ln109 : 2
		br_ln109 : 3
		empty_28 : 2
		trunc_ln118_1 : 2
		zext_ln118 : 3
		Stage1_R_2_addr : 4
		Stage1_R_2_load : 5
		Stage1_I_2_addr : 4
		Stage1_I_2_load : 5
		or_ln109 : 3
		zext_ln109 : 3
		add_ln115 : 4
		lshr_ln118_2 : 5
		zext_ln118_1 : 6
		Stage1_R_3_addr : 7
		Stage1_R_3_load : 8
		Stage1_I_3_addr : 7
		Stage1_I_3_load : 8
		or_ln118 : 3
		zext_ln118_2 : 3
		Stage1_R_2_addr_1 : 4
		Stage1_R_2_load_1 : 5
		Stage1_I_2_addr_1 : 4
		Stage1_I_2_load_1 : 5
		add_ln109 : 2
		store_ln109 : 3
	State 2
		and_ln : 1
		zext_ln115 : 2
		add_ln115_1 : 3
		add_ln116 : 4
		lshr_ln118_3 : 4
		lshr_ln1 : 5
		zext_ln120 : 6
		Stage1_R_3_addr_1 : 7
		Stage1_R_3_load_1 : 8
		Stage1_I_3_addr_1 : 7
		Stage1_I_3_load_1 : 8
	State 3
		xor_ln123 : 1
		xor_ln124 : 1
	State 4
		xor_ln123_1 : 1
		xor_ln124_1 : 1
	State 5
	State 6
	State 7
		t_R_1_1 : 1
		t_I_1_1 : 1
	State 8
		t_R_1_3 : 1
		t_I_1_3 : 1
	State 9
	State 10
		Stage1_R_load : 1
		Stage1_I_load : 1
		Stage1_R_1_load : 1
		Stage1_I_1_load : 1
		Stage1_R_load_1 : 1
		Stage1_I_load_1 : 1
	State 11
		Stage1_R_1_addr_1 : 1
		Stage1_R_1_load_1 : 2
		Stage1_I_1_addr_1 : 1
		Stage1_I_1_load_1 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln126 : 1
		store_ln127 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln128 : 1
		store_ln129 : 1
	State 18
		store_ln126 : 1
		store_ln127 : 1
		store_ln128 : 1
		store_ln129 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_488      |    2    |   205   |   390   |
|          |      grp_fu_492      |    2    |   205   |   390   |
|          |      grp_fu_496      |    2    |   205   |   390   |
|          |      grp_fu_500      |    2    |   205   |   390   |
|          |      grp_fu_504      |    2    |   205   |   390   |
|          |      grp_fu_508      |    2    |   205   |   390   |
|          |      grp_fu_512      |    2    |   205   |   390   |
|          |      grp_fu_516      |    2    |   205   |   390   |
|          |      grp_fu_520      |    2    |   205   |   390   |
|          |      grp_fu_524      |    2    |   205   |   390   |
|          |      grp_fu_528      |    2    |   205   |   390   |
|   fadd   |      grp_fu_532      |    2    |   205   |   390   |
|          |      grp_fu_536      |    2    |   205   |   390   |
|          |      grp_fu_540      |    2    |   205   |   390   |
|          |      grp_fu_544      |    2    |   205   |   390   |
|          |      grp_fu_548      |    2    |   205   |   390   |
|          |      grp_fu_552      |    2    |   205   |   390   |
|          |      grp_fu_556      |    2    |   205   |   390   |
|          |      grp_fu_560      |    2    |   205   |   390   |
|          |      grp_fu_564      |    2    |   205   |   390   |
|          |      grp_fu_568      |    2    |   205   |   390   |
|          |      grp_fu_572      |    2    |   205   |   390   |
|          |      grp_fu_576      |    2    |   205   |   390   |
|          |      grp_fu_580      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_584      |    3    |   143   |   321   |
|          |      grp_fu_589      |    3    |   143   |   321   |
|          |      grp_fu_594      |    3    |   143   |   321   |
|   fmul   |      grp_fu_599      |    3    |   143   |   321   |
|          |      grp_fu_604      |    3    |   143   |   321   |
|          |      grp_fu_609      |    3    |   143   |   321   |
|          |      grp_fu_614      |    3    |   143   |   321   |
|          |      grp_fu_619      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |   xor_ln123_fu_785   |    0    |    0    |    32   |
|    xor   |   xor_ln124_fu_794   |    0    |    0    |    32   |
|          |  xor_ln123_1_fu_803  |    0    |    0    |    32   |
|          |  xor_ln124_1_fu_812  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln115_fu_668   |    0    |    0    |    13   |
|    add   |   add_ln109_fu_702   |    0    |    0    |    13   |
|          |  add_ln115_1_fu_744  |    0    |    0    |    14   |
|          |   add_ln116_fu_750   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln109_fu_632  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   trunc  |    empty_28_fu_638   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | trunc_ln118_1_fu_642 |    0    |    0    |    0    |
|          |  lshr_ln118_2_fu_674 |    0    |    0    |    0    |
|partselect|      tmp_fu_722      |    0    |    0    |    0    |
|          |  lshr_ln118_3_fu_756 |    0    |    0    |    0    |
|          |    lshr_ln1_fu_766   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln118_fu_652  |    0    |    0    |    0    |
|          |   zext_ln109_fu_664  |    0    |    0    |    0    |
|          |  zext_ln118_1_fu_684 |    0    |    0    |    0    |
|   zext   |  zext_ln118_2_fu_696 |    0    |    0    |    0    |
|          |  zext_ln109_1_fu_718 |    0    |    0    |    0    |
|          |   zext_ln115_fu_740  |    0    |    0    |    0    |
|          |   zext_ln120_fu_776  |    0    |    0    |    0    |
|          |  zext_ln118_3_fu_834 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln109_fu_658   |    0    |    0    |    0    |
|    or    |    or_ln118_fu_690   |    0    |    0    |    0    |
|          |   or_ln109_1_fu_713  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     and_ln_fu_732    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    72   |   6064  |  12120  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|Stage1_I_1_addr_1_reg_1177|    8   |
| Stage1_I_1_addr_reg_1079 |    8   |
|Stage1_I_1_load_1_reg_1188|   32   |
| Stage1_I_1_load_reg_1124 |   32   |
| Stage1_I_2_addr_1_reg_910|    8   |
|  Stage1_I_2_addr_reg_870 |    8   |
| Stage1_I_2_load_1_reg_945|   32   |
|  Stage1_I_2_load_reg_921 |   32   |
| Stage1_I_3_addr_1_reg_967|    8   |
|  Stage1_I_3_addr_reg_890 |    8   |
| Stage1_I_3_load_1_reg_988|   32   |
|  Stage1_I_3_load_reg_933 |   32   |
| Stage1_I_addr_1_reg_1089 |    8   |
|  Stage1_I_addr_reg_1069  |    8   |
| Stage1_I_load_1_reg_1148 |   32   |
|  Stage1_I_load_reg_1100  |   32   |
|Stage1_R_1_addr_1_reg_1172|    8   |
| Stage1_R_1_addr_reg_1074 |    8   |
|Stage1_R_1_load_1_reg_1182|   32   |
| Stage1_R_1_load_reg_1118 |   32   |
| Stage1_R_2_addr_1_reg_905|    8   |
|  Stage1_R_2_addr_reg_865 |    8   |
| Stage1_R_2_load_1_reg_939|   32   |
|  Stage1_R_2_load_reg_915 |   32   |
| Stage1_R_3_addr_1_reg_962|    8   |
|  Stage1_R_3_addr_reg_885 |    8   |
| Stage1_R_3_load_1_reg_982|   32   |
|  Stage1_R_3_load_reg_927 |   32   |
| Stage1_R_addr_1_reg_1084 |    8   |
|  Stage1_R_addr_reg_1064  |    8   |
| Stage1_R_load_1_reg_1142 |   32   |
|  Stage1_R_load_reg_1094  |   32   |
|    add33_i1_1_reg_1236   |   32   |
|    add33_i1_2_reg_1256   |   32   |
|    add33_i1_3_reg_1276   |   32   |
|     add33_i1_reg_1216    |   32   |
|    add36_i1_1_reg_1241   |   32   |
|    add36_i1_2_reg_1261   |   32   |
|    add36_i1_3_reg_1281   |   32   |
|     add36_i1_reg_1221    |   32   |
| bitcast_ln123_1_reg_1034 |   32   |
| bitcast_ln123_3_reg_1054 |   32   |
| bitcast_ln124_1_reg_1039 |   32   |
| bitcast_ln124_3_reg_1059 |   32   |
|     empty_28_reg_850     |    9   |
|       i_2_0_reg_839      |   10   |
|    icmp_ln109_reg_846    |    1   |
|   lshr_ln118_3_reg_951   |    8   |
|    mul22_i_1_reg_1014    |   32   |
|    mul22_i_3_reg_1044    |   32   |
|    mul23_i1_2_reg_1024   |   32   |
|     mul23_i1_reg_1004    |   32   |
|    mul24_i_1_reg_1019    |   32   |
|    mul24_i_3_reg_1049    |   32   |
|    mul25_i1_2_reg_1029   |   32   |
|     mul25_i1_reg_1009    |   32   |
|    sub27_i1_1_reg_1226   |   32   |
|    sub27_i1_2_reg_1246   |   32   |
|    sub27_i1_3_reg_1266   |   32   |
|     sub27_i1_reg_1206    |   32   |
|    sub30_i1_1_reg_1231   |   32   |
|    sub30_i1_2_reg_1251   |   32   |
|    sub30_i1_3_reg_1271   |   32   |
|     sub30_i1_reg_1211    |   32   |
|     t_I_1_1_reg_1136     |   32   |
|     t_I_1_2_reg_1160     |   32   |
|     t_I_1_3_reg_1200     |   32   |
|      t_I_s_reg_1112      |   32   |
|     t_R_1_1_reg_1130     |   32   |
|     t_R_1_2_reg_1154     |   32   |
|     t_R_1_3_reg_1194     |   32   |
|      t_R_s_reg_1106      |   32   |
|    xor_ln123_1_reg_994   |   32   |
|     xor_ln123_reg_972    |   32   |
|    xor_ln124_1_reg_999   |   32   |
|     xor_ln124_reg_977    |   32   |
|   zext_ln118_1_reg_875   |   64   |
|   zext_ln118_2_reg_895   |   64   |
|   zext_ln118_3_reg_1166  |   64   |
|    zext_ln118_reg_855    |   64   |
|    zext_ln120_reg_956    |   64   |
+--------------------------+--------+
|           Total          |  2268  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_112 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_146 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_195 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_212 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_229 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_229 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_246 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_246 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_496    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_500    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_512    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_516    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   384  ||  31.76  ||   180   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   72   |    -   |  6064  |  12120 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   180  |
|  Register |    -   |    -   |  2268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   72   |   31   |  8332  |  12300 |
+-----------+--------+--------+--------+--------+
