#add_file options
add_file -vhdl "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/hdl/V1390pkg.vhd"
add_file -vhdl "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/hdl/I2C_interf.vhd"
add_file -vhdl "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/hdl/reset_mod.vhd"
add_file -vhdl "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/hdl/spi_interf.vhd"
add_file -vhdl "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/hdl/vinterf.vhd"
add_file -vhdl "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/smartgen/PLL_tdc/PLL_tdc.vhd"
add_file -vhdl "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/smartgen/PLL_sram/PLL_sram.vhd"
add_file -vhdl "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/hdl/roc32.vhd"
add_file -vhdl "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/hdl/v1390trm.vhd"
set_option -top_module work.V1390trm

#device options
set_option -technology PA
set_option -part APA750



add_file -constraint "./V1390trm_syn.sdc"

#implementation: "synthesis"
impl -add synthesis -type fpga

set_option -speed_grade Std
#compilation/mapping options
set_option -default_enum_encoding default
set_option -resource_sharing 1
#map options
set_option -frequency 100.000
set_option -run_prop_extract 1
set_option -fanout_limit 12
set_option -maxfan_hard 0
set_option -retiming 0
set_option -report_path 4000
set_option -opcond Default
set_option -update_models_cp 0
set_option -preserve_registers 0

#sequential_optimizations options
set_option -symbolic_fsm_compiler 1

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_format "edif"

#
#implementation attributes

set_option -synthesis_onoff_pragma 0
impl -active "synthesis"
project -result_file "C:/FrontEnd/Annalisa/work/v1390/FPGA/implement/v1390trm/synthesis/V1390trm.edn"
