# SCU-Pipelined-CPU
This project implements a 32-bit 5-stage pipelined CPU using Verilog, based on the SCU ISA.
