// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ReadMiss_HH_
#define _ReadMiss_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "PLRUCache_mux_83_24_2_1.h"
#include "PLRUCache_mux_83_512_2_1.h"

namespace ap_rtl {

struct ReadMiss : public sc_module {
    // Port declarations 144
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > i_addr_V;
    sc_out< sc_logic > m_axi_dram_V_AWVALID;
    sc_in< sc_logic > m_axi_dram_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_dram_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_dram_V_AWID;
    sc_out< sc_lv<32> > m_axi_dram_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_dram_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_dram_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_dram_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_dram_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_dram_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_dram_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_dram_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_dram_V_AWUSER;
    sc_out< sc_logic > m_axi_dram_V_WVALID;
    sc_in< sc_logic > m_axi_dram_V_WREADY;
    sc_out< sc_lv<512> > m_axi_dram_V_WDATA;
    sc_out< sc_lv<64> > m_axi_dram_V_WSTRB;
    sc_out< sc_logic > m_axi_dram_V_WLAST;
    sc_out< sc_lv<1> > m_axi_dram_V_WID;
    sc_out< sc_lv<1> > m_axi_dram_V_WUSER;
    sc_out< sc_logic > m_axi_dram_V_ARVALID;
    sc_in< sc_logic > m_axi_dram_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_dram_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_dram_V_ARID;
    sc_out< sc_lv<32> > m_axi_dram_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_dram_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_dram_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_dram_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_dram_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_dram_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_dram_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_dram_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_dram_V_ARUSER;
    sc_in< sc_logic > m_axi_dram_V_RVALID;
    sc_out< sc_logic > m_axi_dram_V_RREADY;
    sc_in< sc_lv<512> > m_axi_dram_V_RDATA;
    sc_in< sc_logic > m_axi_dram_V_RLAST;
    sc_in< sc_lv<1> > m_axi_dram_V_RID;
    sc_in< sc_lv<1> > m_axi_dram_V_RUSER;
    sc_in< sc_lv<2> > m_axi_dram_V_RRESP;
    sc_in< sc_logic > m_axi_dram_V_BVALID;
    sc_out< sc_logic > m_axi_dram_V_BREADY;
    sc_in< sc_lv<2> > m_axi_dram_V_BRESP;
    sc_in< sc_lv<1> > m_axi_dram_V_BID;
    sc_in< sc_lv<1> > m_axi_dram_V_BUSER;
    sc_in< sc_lv<26> > dram_V_offset;
    sc_in< sc_lv<8> > valid_V;
    sc_in< sc_lv<24> > tag_0_V_read;
    sc_in< sc_lv<24> > tag_1_V_read;
    sc_in< sc_lv<24> > tag_2_V_read;
    sc_in< sc_lv<24> > tag_3_V_read;
    sc_in< sc_lv<24> > tag_4_V_read;
    sc_in< sc_lv<24> > tag_5_V_read;
    sc_in< sc_lv<24> > tag_6_V_read;
    sc_in< sc_lv<24> > tag_7_V_read;
    sc_out< sc_lv<8> > validArray_V_4_address0;
    sc_out< sc_logic > validArray_V_4_ce0;
    sc_out< sc_logic > validArray_V_4_we0;
    sc_out< sc_lv<8> > validArray_V_4_d0;
    sc_out< sc_lv<8> > tagArray_0_V_address0;
    sc_out< sc_logic > tagArray_0_V_ce0;
    sc_out< sc_logic > tagArray_0_V_we0;
    sc_out< sc_lv<24> > tagArray_0_V_d0;
    sc_out< sc_lv<8> > tagArray_1_V_address0;
    sc_out< sc_logic > tagArray_1_V_ce0;
    sc_out< sc_logic > tagArray_1_V_we0;
    sc_out< sc_lv<24> > tagArray_1_V_d0;
    sc_out< sc_lv<8> > tagArray_2_V_address0;
    sc_out< sc_logic > tagArray_2_V_ce0;
    sc_out< sc_logic > tagArray_2_V_we0;
    sc_out< sc_lv<24> > tagArray_2_V_d0;
    sc_out< sc_lv<8> > tagArray_3_V_address0;
    sc_out< sc_logic > tagArray_3_V_ce0;
    sc_out< sc_logic > tagArray_3_V_we0;
    sc_out< sc_lv<24> > tagArray_3_V_d0;
    sc_out< sc_lv<8> > tagArray_4_V_address0;
    sc_out< sc_logic > tagArray_4_V_ce0;
    sc_out< sc_logic > tagArray_4_V_we0;
    sc_out< sc_lv<24> > tagArray_4_V_d0;
    sc_out< sc_lv<8> > tagArray_5_V_address0;
    sc_out< sc_logic > tagArray_5_V_ce0;
    sc_out< sc_logic > tagArray_5_V_we0;
    sc_out< sc_lv<24> > tagArray_5_V_d0;
    sc_out< sc_lv<8> > tagArray_6_V_address0;
    sc_out< sc_logic > tagArray_6_V_ce0;
    sc_out< sc_logic > tagArray_6_V_we0;
    sc_out< sc_lv<24> > tagArray_6_V_d0;
    sc_out< sc_lv<8> > tagArray_7_V_address0;
    sc_out< sc_logic > tagArray_7_V_ce0;
    sc_out< sc_logic > tagArray_7_V_we0;
    sc_out< sc_lv<24> > tagArray_7_V_d0;
    sc_out< sc_lv<8> > dataArray_0_V_address0;
    sc_out< sc_logic > dataArray_0_V_ce0;
    sc_out< sc_logic > dataArray_0_V_we0;
    sc_out< sc_lv<512> > dataArray_0_V_d0;
    sc_in< sc_lv<512> > dataArray_0_V_q0;
    sc_out< sc_lv<8> > dataArray_1_V_address0;
    sc_out< sc_logic > dataArray_1_V_ce0;
    sc_out< sc_logic > dataArray_1_V_we0;
    sc_out< sc_lv<512> > dataArray_1_V_d0;
    sc_in< sc_lv<512> > dataArray_1_V_q0;
    sc_out< sc_lv<8> > dataArray_2_V_address0;
    sc_out< sc_logic > dataArray_2_V_ce0;
    sc_out< sc_logic > dataArray_2_V_we0;
    sc_out< sc_lv<512> > dataArray_2_V_d0;
    sc_in< sc_lv<512> > dataArray_2_V_q0;
    sc_out< sc_lv<8> > dataArray_3_V_address0;
    sc_out< sc_logic > dataArray_3_V_ce0;
    sc_out< sc_logic > dataArray_3_V_we0;
    sc_out< sc_lv<512> > dataArray_3_V_d0;
    sc_in< sc_lv<512> > dataArray_3_V_q0;
    sc_out< sc_lv<8> > dataArray_4_V_address0;
    sc_out< sc_logic > dataArray_4_V_ce0;
    sc_out< sc_logic > dataArray_4_V_we0;
    sc_out< sc_lv<512> > dataArray_4_V_d0;
    sc_in< sc_lv<512> > dataArray_4_V_q0;
    sc_out< sc_lv<8> > dataArray_5_V_address0;
    sc_out< sc_logic > dataArray_5_V_ce0;
    sc_out< sc_logic > dataArray_5_V_we0;
    sc_out< sc_lv<512> > dataArray_5_V_d0;
    sc_in< sc_lv<512> > dataArray_5_V_q0;
    sc_out< sc_lv<8> > dataArray_6_V_address0;
    sc_out< sc_logic > dataArray_6_V_ce0;
    sc_out< sc_logic > dataArray_6_V_we0;
    sc_out< sc_lv<512> > dataArray_6_V_d0;
    sc_in< sc_lv<512> > dataArray_6_V_q0;
    sc_out< sc_lv<8> > dataArray_7_V_address0;
    sc_out< sc_logic > dataArray_7_V_ce0;
    sc_out< sc_logic > dataArray_7_V_we0;
    sc_out< sc_lv<512> > dataArray_7_V_d0;
    sc_in< sc_lv<512> > dataArray_7_V_q0;
    sc_out< sc_lv<8> > mruArray_V_4_address0;
    sc_out< sc_logic > mruArray_V_4_ce0;
    sc_out< sc_logic > mruArray_V_4_we0;
    sc_out< sc_lv<8> > mruArray_V_4_d0;
    sc_in< sc_lv<8> > mruArray_V_4_q0;
    sc_out< sc_lv<512> > ap_return;


    // Module declarations
    ReadMiss(sc_module_name name);
    SC_HAS_PROCESS(ReadMiss);

    ~ReadMiss();

    sc_trace_file* mVcdFile;

    PLRUCache_mux_83_24_2_1<1,2,24,24,24,24,24,24,24,24,3,24>* PLRUCache_mux_83_24_2_1_U42;
    PLRUCache_mux_83_512_2_1<1,2,512,512,512,512,512,512,512,512,3,512>* PLRUCache_mux_83_512_2_1_U43;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > dram_V_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > dram_V_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > dram_V_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > dram_V_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > dram_V_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > isEvict_2_reg_684;
    sc_signal< sc_lv<8> > indexReg_V_fu_740_p4;
    sc_signal< sc_lv<8> > indexReg_V_reg_1093;
    sc_signal< sc_lv<24> > tagReg_V_fu_750_p4;
    sc_signal< sc_lv<24> > tagReg_V_reg_1106;
    sc_signal< sc_lv<64> > tmp_fu_760_p1;
    sc_signal< sc_lv<64> > tmp_reg_1118;
    sc_signal< sc_lv<8> > mruArray_V_3_addr_reg_1147;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > tempMru_V_reg_1204;
    sc_signal< sc_lv<4> > p_4_fu_831_p3;
    sc_signal< sc_lv<1> > tmp_s_fu_765_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_771_p1;
    sc_signal< sc_lv<1> > tmp_37_fu_775_p3;
    sc_signal< sc_lv<1> > tmp_39_fu_783_p3;
    sc_signal< sc_lv<1> > tmp_41_fu_791_p3;
    sc_signal< sc_lv<1> > tmp_43_fu_799_p3;
    sc_signal< sc_lv<1> > tmp_45_fu_807_p3;
    sc_signal< sc_lv<1> > tmp_47_fu_815_p3;
    sc_signal< sc_lv<4> > p_s_fu_899_p3;
    sc_signal< sc_lv<1> > tmp_34_fu_839_p1;
    sc_signal< sc_lv<1> > tmp_36_fu_843_p3;
    sc_signal< sc_lv<1> > tmp_38_fu_851_p3;
    sc_signal< sc_lv<1> > tmp_40_fu_859_p3;
    sc_signal< sc_lv<1> > tmp_42_fu_867_p3;
    sc_signal< sc_lv<1> > tmp_44_fu_875_p3;
    sc_signal< sc_lv<1> > tmp_46_fu_883_p3;
    sc_signal< sc_lv<33> > sext_cast_fu_910_p1;
    sc_signal< sc_lv<33> > sext_cast_reg_1264;
    sc_signal< sc_lv<33> > sum_fu_914_p2;
    sc_signal< sc_lv<33> > sum_reg_1269;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_dram_V_ARREADY;
    sc_signal< sc_lv<32> > Hi_assign_cast_fu_930_p1;
    sc_signal< sc_lv<32> > Hi_assign_cast_reg_1280;
    sc_signal< sc_lv<512> > i_dramBlockR_V_reg_1286;
    sc_signal< sc_lv<3> > tmp_50_fu_934_p1;
    sc_signal< sc_lv<3> > tmp_50_reg_1298;
    sc_signal< sc_lv<1> > ap_phi_mux_isEvict_2_phi_fu_689_p32;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<33> > sum3_fu_984_p2;
    sc_signal< sc_lv<33> > sum3_reg_1384;
    sc_signal< sc_lv<512> > grp_fu_963_p10;
    sc_signal< sc_lv<512> > tmp_4_reg_1389;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_dram_V_AWREADY;
    sc_signal< sc_lv<4> > Hi_assign_reg_578;
    sc_signal< sc_lv<8> > tempValid_V_2_reg_637;
    sc_signal< sc_lv<8> > dataArray_0_V_addr_gep_fu_453_p3;
    sc_signal< sc_lv<8> > dataArray_1_V_addr_gep_fu_460_p3;
    sc_signal< sc_lv<8> > dataArray_2_V_addr_gep_fu_467_p3;
    sc_signal< sc_lv<8> > dataArray_3_V_addr_gep_fu_474_p3;
    sc_signal< sc_lv<8> > dataArray_4_V_addr_gep_fu_481_p3;
    sc_signal< sc_lv<8> > dataArray_5_V_addr_gep_fu_488_p3;
    sc_signal< sc_lv<8> > dataArray_6_V_addr_gep_fu_495_p3;
    sc_signal< sc_lv<8> > dataArray_7_V_addr_gep_fu_502_p3;
    sc_signal< sc_lv<64> > sum_cast_fu_920_p1;
    sc_signal< sc_lv<64> > sum3_cast_fu_989_p1;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_dram_V_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_dram_V_AWREADY;
    sc_signal< bool > ap_block_state18;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_dram_V_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_dram_V_WREADY;
    sc_signal< sc_lv<1> > tmp_3_fu_1021_p2;
    sc_signal< sc_lv<3> > tmp_51_fu_999_p1;
    sc_signal< sc_lv<1> > tmp_49_fu_823_p3;
    sc_signal< sc_lv<1> > tmp_48_fu_891_p3;
    sc_signal< sc_lv<33> > tmp_1_cast_fu_907_p1;
    sc_signal< sc_lv<3> > grp_fu_938_p9;
    sc_signal< sc_lv<24> > grp_fu_938_p10;
    sc_signal< sc_lv<32> > p_Result_s_fu_952_p3;
    sc_signal< sc_lv<33> > tmp_2_cast_fu_959_p1;
    sc_signal< sc_lv<8> > p_Result_4_fu_1013_p4;
    sc_signal< sc_lv<1> > val_assign_7_fu_1062_p2;
    sc_signal< sc_lv<1> > val_assign_6_fu_1057_p2;
    sc_signal< sc_lv<1> > val_assign_5_fu_1052_p2;
    sc_signal< sc_lv<1> > val_assign_4_fu_1047_p2;
    sc_signal< sc_lv<1> > val_assign_3_fu_1042_p2;
    sc_signal< sc_lv<1> > val_assign_2_fu_1037_p2;
    sc_signal< sc_lv<1> > val_assign_1_fu_1032_p2;
    sc_signal< sc_lv<1> > val_assign_fu_1027_p2;
    sc_signal< sc_logic > grp_fu_938_ce;
    sc_signal< sc_logic > grp_fu_963_ce;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_state2;
    static const sc_lv<18> ap_ST_fsm_state3;
    static const sc_lv<18> ap_ST_fsm_state4;
    static const sc_lv<18> ap_ST_fsm_state5;
    static const sc_lv<18> ap_ST_fsm_state6;
    static const sc_lv<18> ap_ST_fsm_state7;
    static const sc_lv<18> ap_ST_fsm_state8;
    static const sc_lv<18> ap_ST_fsm_state9;
    static const sc_lv<18> ap_ST_fsm_state10;
    static const sc_lv<18> ap_ST_fsm_state11;
    static const sc_lv<18> ap_ST_fsm_state12;
    static const sc_lv<18> ap_ST_fsm_state13;
    static const sc_lv<18> ap_ST_fsm_state14;
    static const sc_lv<18> ap_ST_fsm_state15;
    static const sc_lv<18> ap_ST_fsm_state16;
    static const sc_lv<18> ap_ST_fsm_state17;
    static const sc_lv<18> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_7;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Hi_assign_cast_fu_930_p1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state18();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_isEvict_2_phi_fu_689_p32();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_sig_ioackin_m_axi_dram_V_ARREADY();
    void thread_ap_sig_ioackin_m_axi_dram_V_AWREADY();
    void thread_ap_sig_ioackin_m_axi_dram_V_WREADY();
    void thread_dataArray_0_V_addr_gep_fu_453_p3();
    void thread_dataArray_0_V_address0();
    void thread_dataArray_0_V_ce0();
    void thread_dataArray_0_V_d0();
    void thread_dataArray_0_V_we0();
    void thread_dataArray_1_V_addr_gep_fu_460_p3();
    void thread_dataArray_1_V_address0();
    void thread_dataArray_1_V_ce0();
    void thread_dataArray_1_V_d0();
    void thread_dataArray_1_V_we0();
    void thread_dataArray_2_V_addr_gep_fu_467_p3();
    void thread_dataArray_2_V_address0();
    void thread_dataArray_2_V_ce0();
    void thread_dataArray_2_V_d0();
    void thread_dataArray_2_V_we0();
    void thread_dataArray_3_V_addr_gep_fu_474_p3();
    void thread_dataArray_3_V_address0();
    void thread_dataArray_3_V_ce0();
    void thread_dataArray_3_V_d0();
    void thread_dataArray_3_V_we0();
    void thread_dataArray_4_V_addr_gep_fu_481_p3();
    void thread_dataArray_4_V_address0();
    void thread_dataArray_4_V_ce0();
    void thread_dataArray_4_V_d0();
    void thread_dataArray_4_V_we0();
    void thread_dataArray_5_V_addr_gep_fu_488_p3();
    void thread_dataArray_5_V_address0();
    void thread_dataArray_5_V_ce0();
    void thread_dataArray_5_V_d0();
    void thread_dataArray_5_V_we0();
    void thread_dataArray_6_V_addr_gep_fu_495_p3();
    void thread_dataArray_6_V_address0();
    void thread_dataArray_6_V_ce0();
    void thread_dataArray_6_V_d0();
    void thread_dataArray_6_V_we0();
    void thread_dataArray_7_V_addr_gep_fu_502_p3();
    void thread_dataArray_7_V_address0();
    void thread_dataArray_7_V_ce0();
    void thread_dataArray_7_V_d0();
    void thread_dataArray_7_V_we0();
    void thread_dram_V_blk_n_AR();
    void thread_dram_V_blk_n_AW();
    void thread_dram_V_blk_n_B();
    void thread_dram_V_blk_n_R();
    void thread_dram_V_blk_n_W();
    void thread_grp_fu_938_ce();
    void thread_grp_fu_938_p9();
    void thread_grp_fu_963_ce();
    void thread_indexReg_V_fu_740_p4();
    void thread_m_axi_dram_V_ARADDR();
    void thread_m_axi_dram_V_ARBURST();
    void thread_m_axi_dram_V_ARCACHE();
    void thread_m_axi_dram_V_ARID();
    void thread_m_axi_dram_V_ARLEN();
    void thread_m_axi_dram_V_ARLOCK();
    void thread_m_axi_dram_V_ARPROT();
    void thread_m_axi_dram_V_ARQOS();
    void thread_m_axi_dram_V_ARREGION();
    void thread_m_axi_dram_V_ARSIZE();
    void thread_m_axi_dram_V_ARUSER();
    void thread_m_axi_dram_V_ARVALID();
    void thread_m_axi_dram_V_AWADDR();
    void thread_m_axi_dram_V_AWBURST();
    void thread_m_axi_dram_V_AWCACHE();
    void thread_m_axi_dram_V_AWID();
    void thread_m_axi_dram_V_AWLEN();
    void thread_m_axi_dram_V_AWLOCK();
    void thread_m_axi_dram_V_AWPROT();
    void thread_m_axi_dram_V_AWQOS();
    void thread_m_axi_dram_V_AWREGION();
    void thread_m_axi_dram_V_AWSIZE();
    void thread_m_axi_dram_V_AWUSER();
    void thread_m_axi_dram_V_AWVALID();
    void thread_m_axi_dram_V_BREADY();
    void thread_m_axi_dram_V_RREADY();
    void thread_m_axi_dram_V_WDATA();
    void thread_m_axi_dram_V_WID();
    void thread_m_axi_dram_V_WLAST();
    void thread_m_axi_dram_V_WSTRB();
    void thread_m_axi_dram_V_WUSER();
    void thread_m_axi_dram_V_WVALID();
    void thread_mruArray_V_4_address0();
    void thread_mruArray_V_4_ce0();
    void thread_mruArray_V_4_d0();
    void thread_mruArray_V_4_we0();
    void thread_p_4_fu_831_p3();
    void thread_p_Result_4_fu_1013_p4();
    void thread_p_Result_s_fu_952_p3();
    void thread_p_s_fu_899_p3();
    void thread_sext_cast_fu_910_p1();
    void thread_sum3_cast_fu_989_p1();
    void thread_sum3_fu_984_p2();
    void thread_sum_cast_fu_920_p1();
    void thread_sum_fu_914_p2();
    void thread_tagArray_0_V_address0();
    void thread_tagArray_0_V_ce0();
    void thread_tagArray_0_V_d0();
    void thread_tagArray_0_V_we0();
    void thread_tagArray_1_V_address0();
    void thread_tagArray_1_V_ce0();
    void thread_tagArray_1_V_d0();
    void thread_tagArray_1_V_we0();
    void thread_tagArray_2_V_address0();
    void thread_tagArray_2_V_ce0();
    void thread_tagArray_2_V_d0();
    void thread_tagArray_2_V_we0();
    void thread_tagArray_3_V_address0();
    void thread_tagArray_3_V_ce0();
    void thread_tagArray_3_V_d0();
    void thread_tagArray_3_V_we0();
    void thread_tagArray_4_V_address0();
    void thread_tagArray_4_V_ce0();
    void thread_tagArray_4_V_d0();
    void thread_tagArray_4_V_we0();
    void thread_tagArray_5_V_address0();
    void thread_tagArray_5_V_ce0();
    void thread_tagArray_5_V_d0();
    void thread_tagArray_5_V_we0();
    void thread_tagArray_6_V_address0();
    void thread_tagArray_6_V_ce0();
    void thread_tagArray_6_V_d0();
    void thread_tagArray_6_V_we0();
    void thread_tagArray_7_V_address0();
    void thread_tagArray_7_V_ce0();
    void thread_tagArray_7_V_d0();
    void thread_tagArray_7_V_we0();
    void thread_tagReg_V_fu_750_p4();
    void thread_tmp_1_cast_fu_907_p1();
    void thread_tmp_2_cast_fu_959_p1();
    void thread_tmp_34_fu_839_p1();
    void thread_tmp_35_fu_771_p1();
    void thread_tmp_36_fu_843_p3();
    void thread_tmp_37_fu_775_p3();
    void thread_tmp_38_fu_851_p3();
    void thread_tmp_39_fu_783_p3();
    void thread_tmp_3_fu_1021_p2();
    void thread_tmp_40_fu_859_p3();
    void thread_tmp_41_fu_791_p3();
    void thread_tmp_42_fu_867_p3();
    void thread_tmp_43_fu_799_p3();
    void thread_tmp_44_fu_875_p3();
    void thread_tmp_45_fu_807_p3();
    void thread_tmp_46_fu_883_p3();
    void thread_tmp_47_fu_815_p3();
    void thread_tmp_48_fu_891_p3();
    void thread_tmp_49_fu_823_p3();
    void thread_tmp_50_fu_934_p1();
    void thread_tmp_51_fu_999_p1();
    void thread_tmp_fu_760_p1();
    void thread_tmp_s_fu_765_p2();
    void thread_val_assign_1_fu_1032_p2();
    void thread_val_assign_2_fu_1037_p2();
    void thread_val_assign_3_fu_1042_p2();
    void thread_val_assign_4_fu_1047_p2();
    void thread_val_assign_5_fu_1052_p2();
    void thread_val_assign_6_fu_1057_p2();
    void thread_val_assign_7_fu_1062_p2();
    void thread_val_assign_fu_1027_p2();
    void thread_validArray_V_4_address0();
    void thread_validArray_V_4_ce0();
    void thread_validArray_V_4_d0();
    void thread_validArray_V_4_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
