{"vcs1":{"timestamp_begin":1681860841.113303474, "rt":0.41, "ut":0.13, "st":0.07}}
{"vcselab":{"timestamp_begin":1681860841.537699197, "rt":0.44, "ut":0.13, "st":0.10}}
{"link":{"timestamp_begin":1681860841.996743662, "rt":0.14, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681860840.921856592}
{"VCS_COMP_START_TIME": 1681860840.921856592}
{"VCS_COMP_END_TIME": 1681860842.166892663}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc ./alu.sv ./constants.sv ./controlpath.sv ./datapath.sv ./library.sv ./memory.sv ./regfile.sv ./RISC240.sv"}
{"vcs1": {"peak_mem": 338696}}
{"stitch_vcselab": {"peak_mem": 238984}}
