{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589066359570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589066359577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 18:19:19 2020 " "Processing started: Sat May 09 18:19:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589066359577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066359577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066359577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589066360296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589066360297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cand.v 1 1 " "Found 1 design units, including 1 entities, in source file cand.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAND " "Found entity 1: CAND" {  } { { "CAND.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/CAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "MUX1.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/MUX1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377481 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(23) " "Verilog HDL warning at ALU.v(23): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/ALU.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589066377487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(24) " "Verilog HDL warning at ALU.v(24): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/ALU.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589066377488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/SIGNEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_tb " "Found entity 1: UC_tb" {  } { { "UC_tb.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL_tb " "Found entity 1: ALUCONTROL_tb" {  } { { "ALUCONTROL_tb.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/ALUCONTROL_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/MUX3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zf DATAPATH.v(34) " "Verilog HDL Implicit Net warning at DATAPATH.v(34): created implicit net for \"zf\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589066377582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589066377601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:p1 " "Elaborating entity \"PC\" for hierarchy \"PC:p1\"" {  } { { "DATAPATH.v" "p1" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add.v 1 1 " "Using design file add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "add.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589066377621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:p2 " "Elaborating entity \"ADD\" for hierarchy \"ADD:p2\"" {  } { { "DATAPATH.v" "p2" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_mem.v 1 1 " "Using design file inst_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "inst_mem.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/inst_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377640 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589066377640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEM INST_MEM:p3 " "Elaborating entity \"INST_MEM\" for hierarchy \"INST_MEM:p3\"" {  } { { "DATAPATH.v" "p3" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377642 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MR inst_mem.v(6) " "Verilog HDL warning at inst_mem.v(6): object MR used but never assigned" {  } { { "inst_mem.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/inst_mem.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1589066377662 "|DATAPATH|INST_MEM:p3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MR 0 inst_mem.v(6) " "Net \"MR\" at inst_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/inst_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589066377662 "|DATAPATH|INST_MEM:p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAND CAND:p4 " "Elaborating entity \"CAND\" for hierarchy \"CAND:p4\"" {  } { { "DATAPATH.v" "p4" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5 MUX5:p5 " "Elaborating entity \"MUX5\" for hierarchy \"MUX5:p5\"" {  } { { "DATAPATH.v" "p5" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1 MUX1:p6 " "Elaborating entity \"MUX1\" for hierarchy \"MUX1:p6\"" {  } { { "DATAPATH.v" "p6" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers.v 1 1 " "Using design file registers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "registers.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589066377688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:p7 " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:p7\"" {  } { { "DATAPATH.v" "p7" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377689 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable registers.v(13) " "Verilog HDL Always Construct warning at registers.v(13): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/registers.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589066377694 "|DATAPATH|REGISTERS:p7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr registers.v(15) " "Verilog HDL Always Construct warning at registers.v(15): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/registers.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589066377694 "|DATAPATH|REGISTERS:p7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:p8 " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:p8\"" {  } { { "DATAPATH.v" "p8" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:p9 " "Elaborating entity \"ALU\" for hierarchy \"ALU:p9\"" {  } { { "DATAPATH.v" "p9" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT SIGNEXT:p10 " "Elaborating entity \"SIGNEXT\" for hierarchy \"SIGNEXT:p10\"" {  } { { "DATAPATH.v" "p10" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377723 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alucontrol.v 1 1 " "Using design file alucontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL " "Found entity 1: ALUCONTROL" {  } { { "alucontrol.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/alucontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589066377742 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589066377742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCONTROL ALUCONTROL:p11 " "Elaborating entity \"ALUCONTROL\" for hierarchy \"ALUCONTROL:p11\"" {  } { { "DATAPATH.v" "p11" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:p12 " "Elaborating entity \"UC\" for hierarchy \"UC:p12\"" {  } { { "DATAPATH.v" "p12" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377745 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoReg UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] UC.v(30) " "Inferred latch for \"aluOp\[0\]\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377746 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] UC.v(30) " "Inferred latch for \"aluOp\[1\]\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377747 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UC.v(30) " "Inferred latch for \"branch\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377747 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite UC.v(30) " "Inferred latch for \"memWrite\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377747 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead UC.v(30) " "Inferred latch for \"memRead\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377747 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite UC.v(30) " "Inferred latch for \"regWrite\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377747 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoReg UC.v(30) " "Inferred latch for \"memtoReg\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377747 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UC.v(30) " "Inferred latch for \"jump\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377747 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc UC.v(30) " "Inferred latch for \"aluSrc\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377747 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst UC.v(30) " "Inferred latch for \"regDst\" at UC.v(30)" {  } { { "UC.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/UC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066377747 "|DATAPATH|UC:p12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 MUX3:p13 " "Elaborating entity \"MUX3\" for hierarchy \"MUX3:p13\"" {  } { { "DATAPATH.v" "p13" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589066377748 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589066378082 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[0\] GND " "Pin \"pru\[0\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[1\] GND " "Pin \"pru\[1\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[2\] GND " "Pin \"pru\[2\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[3\] GND " "Pin \"pru\[3\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[4\] GND " "Pin \"pru\[4\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[5\] GND " "Pin \"pru\[5\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[6\] GND " "Pin \"pru\[6\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[7\] GND " "Pin \"pru\[7\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[8\] GND " "Pin \"pru\[8\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[9\] GND " "Pin \"pru\[9\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[10\] GND " "Pin \"pru\[10\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[11\] GND " "Pin \"pru\[11\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[12\] GND " "Pin \"pru\[12\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[13\] GND " "Pin \"pru\[13\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[14\] GND " "Pin \"pru\[14\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[15\] GND " "Pin \"pru\[15\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[16\] GND " "Pin \"pru\[16\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[17\] GND " "Pin \"pru\[17\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[18\] GND " "Pin \"pru\[18\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[19\] GND " "Pin \"pru\[19\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[20\] GND " "Pin \"pru\[20\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[21\] GND " "Pin \"pru\[21\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[22\] GND " "Pin \"pru\[22\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[23\] GND " "Pin \"pru\[23\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[24\] GND " "Pin \"pru\[24\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[25\] GND " "Pin \"pru\[25\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[26\] GND " "Pin \"pru\[26\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[27\] GND " "Pin \"pru\[27\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[28\] GND " "Pin \"pru\[28\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[29\] GND " "Pin \"pru\[29\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[30\] GND " "Pin \"pru\[30\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[31\] GND " "Pin \"pru\[31\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589066378093 "|DATAPATH|pru[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589066378093 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[0\] " "No output dependent on input pin \"md\[0\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[1\] " "No output dependent on input pin \"md\[1\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[2\] " "No output dependent on input pin \"md\[2\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[3\] " "No output dependent on input pin \"md\[3\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[4\] " "No output dependent on input pin \"md\[4\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[5\] " "No output dependent on input pin \"md\[5\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[6\] " "No output dependent on input pin \"md\[6\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[7\] " "No output dependent on input pin \"md\[7\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[8\] " "No output dependent on input pin \"md\[8\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[9\] " "No output dependent on input pin \"md\[9\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[10\] " "No output dependent on input pin \"md\[10\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[11\] " "No output dependent on input pin \"md\[11\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[12\] " "No output dependent on input pin \"md\[12\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[13\] " "No output dependent on input pin \"md\[13\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[14\] " "No output dependent on input pin \"md\[14\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[15\] " "No output dependent on input pin \"md\[15\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[16\] " "No output dependent on input pin \"md\[16\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[17\] " "No output dependent on input pin \"md\[17\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[18\] " "No output dependent on input pin \"md\[18\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[19\] " "No output dependent on input pin \"md\[19\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[20\] " "No output dependent on input pin \"md\[20\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[21\] " "No output dependent on input pin \"md\[21\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[22\] " "No output dependent on input pin \"md\[22\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[23\] " "No output dependent on input pin \"md\[23\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[24\] " "No output dependent on input pin \"md\[24\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[25\] " "No output dependent on input pin \"md\[25\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[26\] " "No output dependent on input pin \"md\[26\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[27\] " "No output dependent on input pin \"md\[27\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[28\] " "No output dependent on input pin \"md\[28\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[29\] " "No output dependent on input pin \"md\[29\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[30\] " "No output dependent on input pin \"md\[30\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "md\[31\] " "No output dependent on input pin \"md\[31\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589066378103 "|DATAPATH|md[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589066378103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589066378104 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589066378104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589066378104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gustavo/Datapath/DATAPATH/output_files/DATAPATH.map.smsg " "Generated suppressed messages file C:/Users/Gustavo/Datapath/DATAPATH/output_files/DATAPATH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066378151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589066378167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 18:19:38 2020 " "Processing ended: Sat May 09 18:19:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589066378167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589066378167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589066378167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589066378167 ""}
