INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.sim/sim_1/impl/timing/xsim/counter_bench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_cnt
INFO: [VRFC 10-311] analyzing module counter_top
INFO: [VRFC 10-311] analyzing module onehot_cnt
INFO: [VRFC 10-311] analyzing module ripple_cnt
INFO: [VRFC 10-311] analyzing module glbl
