#
# file: Kconfig-chipOptions
#
# author: Copyright (C) 2016 Kamil Szczygiel http://www.distortec.com http://www.freddiechopin.info
#
# This Source Code Form is subject to the terms of the Mozilla Public License, v. 2.0. If a copy of the MPL was not
# distributed with this file, You can obtain one at http://mozilla.org/MPL/2.0/.
#

if CHIP_STM32F1

comment "STM32F1 chip options"

menu "Clocks configuration"

config CHIP_STM32F1_STANDARD_CLOCK_CONFIGURATION_ENABLE
	bool "Enable standard configuration of clocks"
	default y
	help
		Enable standard configuration of clocks. This will set values selected
		below and additionally configure appropriate FLASH latency before
		switching system clock to selected source.

		If disabled, no clock configuration will be done during chip
		initialization. The values entered below (frequencies, dividers, ...)
		will only be used to determine chip clocks. The user must configure the
		chip manually to match these settings.

if CHIP_STM32F1_STANDARD_CLOCK_CONFIGURATION_ENABLE

config CHIP_STM32F1_RCC_HSE_ENABLE
	bool "Enable HSE"
	default n
	help
		Enable HSE (crystal/ceramic resonator or external user clock).

if CHIP_STM32F1_RCC_HSE_ENABLE

config CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS
	bool
	prompt "HSE Clock Bypass" if CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS_CONFIGURABLE
	default CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS_DEFAULT
	help
		Selects whether HSE generator is bypassed. If enabled, external user
		clock connected to OSC_IN must be used. Crystal or ceramic resonator
		connected to OSC_IN and OSC_OUT must be used otherwise.

comment "HSE Clock Bypass is disabled (not configurable)"
	depends on !CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS_CONFIGURABLE && !CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS_DEFAULT

comment "HSE Clock Bypass is enabled (not configurable)"
	depends on !CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS_CONFIGURABLE && CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS_DEFAULT

if CHIP_STM32F1_RCC_HSE_FREQUENCY_CONFIGURABLE

config CHIP_STM32F1_RCC_HSE_FREQUENCY
	int "Frequency of HSE clock, Hz"
	range 1000000 24000000 if CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS && CHIP_STM32F100
	range 1000000 50000000 if CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS && (CHIP_STM32F105 || CHIP_STM32F107)
	range 1000000 25000000 if CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS
	range 4000000 24000000 if CHIP_STM32F100
	range 3000000 25000000 if CHIP_STM32F105 || CHIP_STM32F107
	range 4000000 16000000
	default CHIP_STM32F1_RCC_HSE_FREQUENCY_DEFAULT
	help
		Frequency of HSE clock, Hz. This can be:
		- "HSE Clock Bypass" disabled - crystal/ceramic resonator connected to
		OSC_IN and OSC_OUT, [4MHz; 24MHz] for STM32F100, [3MHz; 25MHz] for
		STM32F105 and STM32F107 chips, [4MHz; 16MHz] for other chips;
		- "HSE Clock Bypass" enabled - external user clock connected to
		OSC_IN, [1MHz; 24MHz] for STM32F100, [1MHz; 50MHz] for STM32F105 and
		STM32F107 chips, [1MHz; 25MHz] for other chips;

endif	# CHIP_STM32F1_RCC_HSE_FREQUENCY_CONFIGURABLE

if !CHIP_STM32F1_RCC_HSE_FREQUENCY_CONFIGURABLE

config CHIP_STM32F1_RCC_HSE_FREQUENCY
	int "Frequency of HSE clock, Hz (not configurable)"
	range CHIP_STM32F1_RCC_HSE_FREQUENCY_DEFAULT CHIP_STM32F1_RCC_HSE_FREQUENCY_DEFAULT
	default CHIP_STM32F1_RCC_HSE_FREQUENCY_DEFAULT
	help
		Frequency of HSE clock, Hz. This can be:
		- "HSE Clock Bypass" disabled - crystal/ceramic resonator connected to
		OSC_IN and OSC_OUT, [4MHz; 24MHz] for STM32F100, [3MHz; 25MHz] for
		STM32F105 and STM32F107 chips, [4MHz; 16MHz] for other chips;
		- "HSE Clock Bypass" enabled - external user clock connected to
		OSC_IN, [1MHz; 24MHz] for STM32F100, [1MHz; 50MHz] for STM32F105 and
		STM32F107 chips, [1MHz; 25MHz] for other chips;

		This value is not configurable, as it is set by board.

endif	# !CHIP_STM32F1_RCC_HSE_FREQUENCY_CONFIGURABLE

if CHIP_STM32F105 || CHIP_STM32F107

config CHIP_STM32F1_RCC_PREDIV2_PLL2_PLL3_ENABLE
	bool "Enable PREDIV2, PLL2 and PLL3 configuration"
	default n
	help
		Enables configuration of PREDIV2, PLL2 and PLL3.

if CHIP_STM32F1_RCC_PREDIV2_PLL2_PLL3_ENABLE

config CHIP_STM32F1_RCC_PREDIV2
	int "PREDIV2 value"
	range 1 16
	default 2
	help
		PREDIV2 value for PLL2 and PLL3. It is used to divide HSE clock before
		it is fed to PLL2 and PLL3. PLL2 and PLL3 input frequency (PLL23in)
		must be in the range [3MHz; 5MHz].

		PLL23in = HSE / PREDIV2

config CHIP_STM32F1_RCC_PLL2_ENABLE
	bool "Enable PLL2"
	default n
	help
		Enable PLL2.

if CHIP_STM32F1_RCC_PLL2_ENABLE

choice
	prompt "PLL2MUL value"
	default CHIP_STM32F1_RCC_PLL2MUL10
	help
		PLL2MUL value for PLL2. It is used to multiply PLL2 and PLL3 input
		frequency (PLL23in). Resulting PLL2 output frequency (PLL2out) must be
		in the range [40MHz; 74MHz].

		PLL2out = PLL23in * PLL2MUL

config CHIP_STM32F1_RCC_PLL2MUL8
	bool "8"
	help
		PLL2MUL == 8

config CHIP_STM32F1_RCC_PLL2MUL9
	bool "9"
	help
		PLL2MUL == 9

config CHIP_STM32F1_RCC_PLL2MUL10
	bool "10"
	help
		PLL2MUL == 10

config CHIP_STM32F1_RCC_PLL2MUL11
	bool "11"
	help
		PLL2MUL == 11

config CHIP_STM32F1_RCC_PLL2MUL12
	bool "12"
	help
		PLL2MUL == 12

config CHIP_STM32F1_RCC_PLL2MUL13
	bool "13"
	help
		PLL2MUL == 13

config CHIP_STM32F1_RCC_PLL2MUL14
	bool "14"
	help
		PLL2MUL == 14

config CHIP_STM32F1_RCC_PLL2MUL16
	bool "16"
	help
		PLL2MUL == 16

config CHIP_STM32F1_RCC_PLL2MUL20
	bool "20"
	help
		PLL2MUL == 20

endchoice

endif	# CHIP_STM32F1_RCC_PLL2_ENABLE

config CHIP_STM32F1_RCC_PLL3_ENABLE
	bool "Enable PLL3"
	default n
	help
		Enable PLL3.

if CHIP_STM32F1_RCC_PLL3_ENABLE

choice
	prompt "PLL3MUL value"
	default CHIP_STM32F1_RCC_PLL3MUL10
	help
		PLL3MUL value for PLL3. It is used to multiply PLL2 and PLL3 input
		frequency (PLL23in). Resulting PLL3 output frequency (PLL3out) must be
		in the range [40MHz; 74MHz] and PLL3 VCO output frequency (PLL3VCOout)
		must be in the range [80MHz; 148MHz].

		PLL3out = PLL23in * PLL3MUL
		PLL3VCOout = 2 * PLL3out

config CHIP_STM32F1_RCC_PLL3MUL8
	bool "8"
	help
		PLL3MUL == 8

config CHIP_STM32F1_RCC_PLL3MUL9
	bool "9"
	help
		PLL3MUL == 9

config CHIP_STM32F1_RCC_PLL3MUL10
	bool "10"
	help
		PLL3MUL == 10

config CHIP_STM32F1_RCC_PLL3MUL11
	bool "11"
	help
		PLL3MUL == 11

config CHIP_STM32F1_RCC_PLL3MUL12
	bool "12"
	help
		PLL3MUL == 12

config CHIP_STM32F1_RCC_PLL3MUL13
	bool "13"
	help
		PLL3MUL == 13

config CHIP_STM32F1_RCC_PLL3MUL14
	bool "14"
	help
		PLL3MUL == 14

config CHIP_STM32F1_RCC_PLL3MUL16
	bool "16"
	help
		PLL3MUL == 16

config CHIP_STM32F1_RCC_PLL3MUL20
	bool "20"
	help
		PLL3MUL == 20

endchoice

endif	# CHIP_STM32F1_RCC_PLL3_ENABLE

endif	# CHIP_STM32F1_RCC_PREDIV2_PLL2_PLL3_ENABLE

endif	# CHIP_STM32F105 || CHIP_STM32F107

endif	# CHIP_STM32F1_RCC_HSE_ENABLE

config CHIP_STM32F1_RCC_PLL_ENABLE
	bool "Enable PLL"
	default y
	help
		Enable PLL.

if CHIP_STM32F1_RCC_PLL_ENABLE

choice
	prompt "Clock source of main PLL"
	default CHIP_STM32F1_RCC_PLLSRC_PREDIV1
	help
		Select clock source of main PLL. PLL input frequency (PLLin) must be
		in the range:
		- [1MHz; 24MHz] for STM32F100 chips,
		- [3MHz; 12MHz] for STM32F105 and STM32F107 chips,
		- [1MHz; 25MHz] for other chips.

config CHIP_STM32F1_RCC_PLLSRC_HSIDIV2
	bool "HSI / 2"
	help
		Select HSI divided by 2 as clock source of main PLL.

config CHIP_STM32F1_RCC_PLLSRC_PREDIV1
	bool "PREDIV1"
	depends on CHIP_STM32F1_RCC_HSE_ENABLE
	help
		Select PREDIV1 as clock source of main PLL.

endchoice

if CHIP_STM32F1_RCC_PLLSRC_PREDIV1

if CHIP_STM32F105 || CHIP_STM32F107

choice
	prompt "Clock source of PREDIV1"
	default CHIP_STM32F1_RCC_PREDIV1SRC_PLL2
	help
		Select clock source of PREDIV1.

config CHIP_STM32F1_RCC_PREDIV1SRC_HSE
	bool "HSE"
	help
		Select HSE as clock source of PREDIV1.

config CHIP_STM32F1_RCC_PREDIV1SRC_PLL2
	bool "PLL2"
	depends on CHIP_STM32F1_RCC_PLL2_ENABLE
	help
		Select PLL2 as clock source of PREDIV1.

endchoice

endif	# CHIP_STM32F105 || CHIP_STM32F107

config CHIP_STM32F1_RCC_PREDIV1
	int "PREDIV1 value"
	range 1 16 if CHIP_STM32F100 || CHIP_STM32F105 || CHIP_STM32F107
	range 1 2
	default 5 if (CHIP_STM32F105 || CHIP_STM32F107) && CHIP_STM32F1_RCC_PREDIV1SRC_PLL2
	default 2 if CHIP_STM32F100 || CHIP_STM32F101 || CHIP_STM32F102
	default 1
	help
		PREDIV1 value for main PLL. It is used to divide PREDIV1 input
		frequency (PREDIV1in) before it is fed to main PLL clock source
		selector.

		PREDIV1out = PREDIV1in / PREDIV1

endif	# CHIP_STM32F1_RCC_PLLSRC_PREDIV1

choice
	prompt "PLLMUL value"
	default CHIP_STM32F1_RCC_PLLMUL6 if CHIP_STM32F100
	default CHIP_STM32F1_RCC_PLLMUL9 if CHIP_STM32F101
	default CHIP_STM32F1_RCC_PLLMUL12 if CHIP_STM32F102
	default CHIP_STM32F1_RCC_PLLMUL9 if CHIP_STM32F1_RCC_PLLSRC_PREDIV1 || CHIP_STM32F105 || CHIP_STM32F107
	default CHIP_STM32F1_RCC_PLLMUL16
	help
		PLLMUL value for main PLL. It is used to multiply main PLL input
		frequency (PLLin). Resulting PLL output frequency (PLLout) must be in
		the range:
		- [16MHz; 24MHz] for STM32F100 chips,
		- [16MHz; 36MHz] for STM32F101 chips,
		- [16MHz; 48MHz] for STM32F102 chips,
		- [18MHz; 72MHz] for STM32F105 and STM32F107 chips,
		- [16MHz; 72MHz] for other chips.

		PLLout = PLLin * PLLMUL

config CHIP_STM32F1_RCC_PLLMUL2
	bool "2"
	depends on !CHIP_STM32F105 && !CHIP_STM32F107
	help
		PLLMUL == 2

config CHIP_STM32F1_RCC_PLLMUL3
	bool "3"
	depends on !CHIP_STM32F105 && !CHIP_STM32F107
	help
		PLLMUL == 3

config CHIP_STM32F1_RCC_PLLMUL4
	bool "4"
	help
		PLLMUL == 4

config CHIP_STM32F1_RCC_PLLMUL5
	bool "5"
	help
		PLLMUL == 5

config CHIP_STM32F1_RCC_PLLMUL6
	bool "6"
	help
		PLLMUL == 6

config CHIP_STM32F1_RCC_PLLMUL6_5
	bool "6.5"
	depends on CHIP_STM32F105 || CHIP_STM32F107
	help
		PLLMUL == 6.5

config CHIP_STM32F1_RCC_PLLMUL7
	bool "7"
	help
		PLLMUL == 7

config CHIP_STM32F1_RCC_PLLMUL8
	bool "8"
	help
		PLLMUL == 8

config CHIP_STM32F1_RCC_PLLMUL9
	bool "9"
	help
		PLLMUL == 9

config CHIP_STM32F1_RCC_PLLMUL10
	bool "10"
	depends on !CHIP_STM32F105 && !CHIP_STM32F107
	help
		PLLMUL == 10

config CHIP_STM32F1_RCC_PLLMUL11
	bool "11"
	depends on !CHIP_STM32F105 && !CHIP_STM32F107
	help
		PLLMUL == 11

config CHIP_STM32F1_RCC_PLLMUL12
	bool "12"
	depends on !CHIP_STM32F105 && !CHIP_STM32F107
	help
		PLLMUL == 12

config CHIP_STM32F1_RCC_PLLMUL13
	bool "13"
	depends on !CHIP_STM32F105 && !CHIP_STM32F107
	help
		PLLMUL == 13

config CHIP_STM32F1_RCC_PLLMUL14
	bool "14"
	depends on !CHIP_STM32F105 && !CHIP_STM32F107
	help
		PLLMUL == 14

config CHIP_STM32F1_RCC_PLLMUL15
	bool "15"
	depends on !CHIP_STM32F105 && !CHIP_STM32F107
	help
		PLLMUL == 15

config CHIP_STM32F1_RCC_PLLMUL16
	bool "16"
	depends on !CHIP_STM32F105 && !CHIP_STM32F107
	help
		PLLMUL == 16

endchoice

endif	# CHIP_STM32F1_RCC_PLL_ENABLE

choice
	prompt "System clock source"
	default CHIP_STM32F1_RCC_SYSCLK_PLL if CHIP_STM32F1_RCC_PLL_ENABLE
	default CHIP_STM32F1_RCC_SYSCLK_HSE if CHIP_STM32F1_RCC_HSE_ENABLE
	default CHIP_STM32F1_RCC_SYSCLK_HSI
	help
		Select system clock source.

config CHIP_STM32F1_RCC_SYSCLK_HSI
	bool "HSI"
	help
		HSI oscillator selected as system clock.

config CHIP_STM32F1_RCC_SYSCLK_HSE
	bool "HSE"
	depends on CHIP_STM32F1_RCC_HSE_ENABLE
	help
		HSE oscillator selected as system clock.

config CHIP_STM32F1_RCC_SYSCLK_PLL
	bool "PLL"
	depends on CHIP_STM32F1_RCC_PLL_ENABLE
	help
		Main PLL selected as system clock.

endchoice

endif	# CHIP_STM32F1_STANDARD_CLOCK_CONFIGURATION_ENABLE

if !CHIP_STM32F1_STANDARD_CLOCK_CONFIGURATION_ENABLE

config CHIP_STM32F1_RCC_SYSCLK_FREQUENCY
	int "Frequency of SYSCLK, Hz"
	range 1 24000000 if CHIP_STM32F100
	range 1 36000000 if CHIP_STM32F101
	range 1 48000000 if CHIP_STM32F102
	range 1 72000000
	default 8000000
	help
		Frequency of SYSCLK, Hz. RCC must be configured by user to achieve that
		frequency.

endif	# !CHIP_STM32F1_STANDARD_CLOCK_CONFIGURATION_ENABLE

choice
	prompt "AHB divider"
	default CHIP_STM32F1_RCC_AHB_DIV1
	help
		AHB clock division factor

		AHBclk = SYSclk / AHBdivider

config CHIP_STM32F1_RCC_AHB_DIV1
	bool "1"
	help
		System clock not divided

config CHIP_STM32F1_RCC_AHB_DIV2
	bool "2"
	help
		System clock divided by 2

config CHIP_STM32F1_RCC_AHB_DIV4
	bool "4"
	help
		System clock divided by 4

config CHIP_STM32F1_RCC_AHB_DIV8
	bool "8"
	help
		System clock divided by 8

config CHIP_STM32F1_RCC_AHB_DIV16
	bool "16"
	help
		System clock divided by 16

config CHIP_STM32F1_RCC_AHB_DIV64
	bool "64"
	help
		System clock divided by 64

config CHIP_STM32F1_RCC_AHB_DIV128
	bool "128"
	help
		System clock divided by 128

config CHIP_STM32F1_RCC_AHB_DIV256
	bool "256"
	help
		System clock divided by 256

config CHIP_STM32F1_RCC_AHB_DIV512
	bool "512"
	help
		System clock divided by 512

endchoice

choice
	prompt "APB1 (low speed) divider"
	default CHIP_STM32F1_RCC_APB1_DIV1 if CHIP_STM32F100 || CHIP_STM32F101
	default CHIP_STM32F1_RCC_APB1_DIV2
	help
		APB1 (low speed) clock division factor. APB1 clock must not exceed
		36MHz.

		APB1clk = AHBclk / APB1divider

config CHIP_STM32F1_RCC_APB1_DIV1
	bool "1"
	help
		AHB clock not divided

config CHIP_STM32F1_RCC_APB1_DIV2
	bool "2"
	help
		AHB clock divided by 2

config CHIP_STM32F1_RCC_APB1_DIV4
	bool "4"
	help
		AHB clock divided by 4

config CHIP_STM32F1_RCC_APB1_DIV8
	bool "8"
	help
		AHB clock divided by 8

config CHIP_STM32F1_RCC_APB1_DIV16
	bool "16"
	help
		AHB clock divided by 16

endchoice

choice
	prompt "APB2 (high speed) divider"
	default CHIP_STM32F1_RCC_APB2_DIV1
	help
		APB2 (high speed) clock division factor. APB2 clock must not exceed
		72MHz.

		APB2clk = AHBclk / APB2divider

config CHIP_STM32F1_RCC_APB2_DIV1
	bool "1"
	help
		AHB clock not divided

config CHIP_STM32F1_RCC_APB2_DIV2
	bool "2"
	help
		AHB clock divided by 2

config CHIP_STM32F1_RCC_APB2_DIV4
	bool "4"
	help
		AHB clock divided by 4

config CHIP_STM32F1_RCC_APB2_DIV8
	bool "8"
	help
		AHB clock divided by 8

config CHIP_STM32F1_RCC_APB2_DIV16
	bool "16"
	help
		AHB clock divided by 16

endchoice

endmenu

menu "Memory configuration"

config CHIP_STM32F1_FLASH_PREFETCH_ENABLE
	bool "Enable flash prefetch"
	default y
	depends on !CHIP_STM32F100
	help
		Enable flash prefetch option in FLASH->ACR register.

		Flash prefetch must be enabled when AHB clock prescaler is different
		from 1.

config CHIP_STM32F1_FLASH_HALF_CYCLE_ACCESS_ENABLE
	bool "Enable flash half cycle access"
	default n
	help
		Enable flash half cycle access option in FLASH->ACR register.

		Flash half cycle access must not be enabled when AHB clock prescaler
		is different from 1.

endmenu

config CHIP_STM32F10
	bool
	default n

config CHIP_STM32F100
	bool
	default n
	select CHIP_STM32F10

config CHIP_STM32F100C
	bool
	default n
	select CHIP_STM32F100
	select CHIP_HAS_LQFP48
	select CHIP_STM32_GPIOV1_HAS_GPIOE

config CHIP_STM32F100C4
	bool
	default n
	select CHIP_STM32F100C

config CHIP_STM32F100C6
	bool
	default n
	select CHIP_STM32F100C

config CHIP_STM32F100C8
	bool
	default n
	select CHIP_STM32F100C
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F100CB
	bool
	default n
	select CHIP_STM32F100C
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F100R
	bool
	default n
	select CHIP_STM32F100
	select CHIP_HAS_LQFP64
	select CHIP_STM32_GPIOV1_HAS_GPIOE

config CHIP_STM32F100R4
	bool
	default n
	select CHIP_STM32F100R
	select CHIP_HAS_TFBGA64

config CHIP_STM32F100R6
	bool
	default n
	select CHIP_STM32F100R
	select CHIP_HAS_TFBGA64

config CHIP_STM32F100R8
	bool
	default n
	select CHIP_STM32F100R
	select CHIP_HAS_TFBGA64
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F100RB
	bool
	default n
	select CHIP_STM32F100R
	select CHIP_HAS_TFBGA64
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F100RC
	bool
	default n
	select CHIP_STM32F100R
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F100RD
	bool
	default n
	select CHIP_STM32F100R
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F100RE
	bool
	default n
	select CHIP_STM32F100R
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F100V
	bool
	default n
	select CHIP_STM32F100
	select CHIP_HAS_LQFP100
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F100V8
	bool
	default n
	select CHIP_STM32F100V

config CHIP_STM32F100VB
	bool
	default n
	select CHIP_STM32F100V

config CHIP_STM32F100VC
	bool
	default n
	select CHIP_STM32F100V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F100VD
	bool
	default n
	select CHIP_STM32F100V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F100VE
	bool
	default n
	select CHIP_STM32F100V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F100Z
	bool
	default n
	select CHIP_STM32F100
	select CHIP_HAS_LQFP144
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F100ZC
	bool
	default n
	select CHIP_STM32F100Z

config CHIP_STM32F100ZD
	bool
	default n
	select CHIP_STM32F100Z

config CHIP_STM32F100ZE
	bool
	default n
	select CHIP_STM32F100Z

config CHIP_STM32F101
	bool
	default n
	select CHIP_STM32F10

config CHIP_STM32F101C
	bool
	default n
	select CHIP_STM32F101
	select CHIP_HAS_LQFP48

config CHIP_STM32F101C4
	bool
	default n
	select CHIP_STM32F101C

config CHIP_STM32F101C6
	bool
	default n
	select CHIP_STM32F101C

config CHIP_STM32F101C8
	bool
	default n
	select CHIP_STM32F101C
	select CHIP_HAS_UFQFPN48
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F101CB
	bool
	default n
	select CHIP_STM32F101C
	select CHIP_HAS_UFQFPN48
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F101R
	bool
	default n
	select CHIP_STM32F101
	select CHIP_HAS_LQFP64

config CHIP_STM32F101R4
	bool
	default n
	select CHIP_STM32F101R

config CHIP_STM32F101R6
	bool
	default n
	select CHIP_STM32F101R

config CHIP_STM32F101R8
	bool
	default n
	select CHIP_STM32F101R
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F101RB
	bool
	default n
	select CHIP_STM32F101R
	select CHIP_HAS_TFBGA64
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F101RC
	bool
	default n
	select CHIP_STM32F101R
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101RD
	bool
	default n
	select CHIP_STM32F101R
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101RE
	bool
	default n
	select CHIP_STM32F101R
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101RF
	bool
	default n
	select CHIP_STM32F101R
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101RG
	bool
	default n
	select CHIP_STM32F101R
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101T
	bool
	default n
	select CHIP_STM32F101
	select CHIP_HAS_VFQFPN36

config CHIP_STM32F101T4
	bool
	default n
	select CHIP_STM32F101T

config CHIP_STM32F101T6
	bool
	default n
	select CHIP_STM32F101T

config CHIP_STM32F101T8
	bool
	default n
	select CHIP_STM32F101T
	select CHIP_STM32_GPIOV1_HAS_GPIOE

config CHIP_STM32F101TB
	bool
	default n
	select CHIP_STM32F101T
	select CHIP_STM32_GPIOV1_HAS_GPIOE

config CHIP_STM32F101V
	bool
	default n
	select CHIP_STM32F101
	select CHIP_HAS_LQFP100
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F101V8
	bool
	default n
	select CHIP_STM32F101V

config CHIP_STM32F101VB
	bool
	default n
	select CHIP_STM32F101V

config CHIP_STM32F101VC
	bool
	default n
	select CHIP_STM32F101V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101VD
	bool
	default n
	select CHIP_STM32F101V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101VE
	bool
	default n
	select CHIP_STM32F101V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101VF
	bool
	default n
	select CHIP_STM32F101V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101VG
	bool
	default n
	select CHIP_STM32F101V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101Z
	bool
	default n
	select CHIP_STM32F101
	select CHIP_HAS_LQFP144
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F101ZC
	bool
	default n
	select CHIP_STM32F101Z

config CHIP_STM32F101ZD
	bool
	default n
	select CHIP_STM32F101Z

config CHIP_STM32F101ZE
	bool
	default n
	select CHIP_STM32F101Z

config CHIP_STM32F101ZF
	bool
	default n
	select CHIP_STM32F101Z

config CHIP_STM32F101ZG
	bool
	default n
	select CHIP_STM32F101Z

config CHIP_STM32F102
	bool
	default n
	select CHIP_STM32F10

config CHIP_STM32F102C
	bool
	default n
	select CHIP_STM32F102
	select CHIP_HAS_LQFP48

config CHIP_STM32F102C4
	bool
	default n
	select CHIP_STM32F102C

config CHIP_STM32F102C6
	bool
	default n
	select CHIP_STM32F102C

config CHIP_STM32F102C8
	bool
	default n
	select CHIP_STM32F102C
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F102CB
	bool
	default n
	select CHIP_STM32F102C
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F102R
	bool
	default n
	select CHIP_STM32F102
	select CHIP_HAS_LQFP64

config CHIP_STM32F102R4
	bool
	default n
	select CHIP_STM32F102R

config CHIP_STM32F102R6
	bool
	default n
	select CHIP_STM32F102R

config CHIP_STM32F102R8
	bool
	default n
	select CHIP_STM32F102R
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F102RB
	bool
	default n
	select CHIP_STM32F102R
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F103
	bool
	default n
	select CHIP_STM32F10

config CHIP_STM32F103C
	bool
	default n
	select CHIP_STM32F103
	select CHIP_HAS_LQFP48

config CHIP_STM32F103C4
	bool
	default n
	select CHIP_STM32F103C

config CHIP_STM32F103C6
	bool
	default n
	select CHIP_STM32F103C
	select CHIP_HAS_UFQFPN48

config CHIP_STM32F103C8
	bool
	default n
	select CHIP_STM32F103C
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F103CB
	bool
	default n
	select CHIP_STM32F103C
	select CHIP_HAS_UFQFPN48
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F103R
	bool
	default n
	select CHIP_STM32F103
	select CHIP_HAS_LQFP64

config CHIP_STM32F103R4
	bool
	default n
	select CHIP_STM32F103R
	select CHIP_HAS_TFBGA64

config CHIP_STM32F103R6
	bool
	default n
	select CHIP_STM32F103R
	select CHIP_HAS_TFBGA64

config CHIP_STM32F103R8
	bool
	default n
	select CHIP_STM32F103R
	select CHIP_HAS_TFBGA64
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F103RB
	bool
	default n
	select CHIP_STM32F103R
	select CHIP_HAS_TFBGA64
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F103RC
	bool
	default n
	select CHIP_STM32F103R
	select CHIP_HAS_WLCSP64
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103RD
	bool
	default n
	select CHIP_STM32F103R
	select CHIP_HAS_WLCSP64
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103RE
	bool
	default n
	select CHIP_STM32F103R
	select CHIP_HAS_WLCSP64
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103RF
	bool
	default n
	select CHIP_STM32F103R
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103RG
	bool
	default n
	select CHIP_STM32F103R
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103T
	bool
	default n
	select CHIP_STM32F103
	select CHIP_HAS_VFQFPN36

config CHIP_STM32F103T4
	bool
	default n
	select CHIP_STM32F103T

config CHIP_STM32F103T6
	bool
	default n
	select CHIP_STM32F103T

config CHIP_STM32F103T8
	bool
	default n
	select CHIP_STM32F103T
	select CHIP_STM32_GPIOV1_HAS_GPIOE

config CHIP_STM32F103TB
	bool
	default n
	select CHIP_STM32F103T
	select CHIP_STM32_GPIOV1_HAS_GPIOE

config CHIP_STM32F103V
	bool
	default n
	select CHIP_STM32F103
	select CHIP_HAS_LQFP100
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_USARTV1_HAS_USART3

config CHIP_STM32F103V8
	bool
	default n
	select CHIP_STM32F103V
	select CHIP_HAS_LFBGA100

config CHIP_STM32F103VB
	bool
	default n
	select CHIP_STM32F103V
	select CHIP_HAS_LFBGA100
	select CHIP_HAS_UFBGA100

config CHIP_STM32F103VC
	bool
	default n
	select CHIP_STM32F103V
	select CHIP_HAS_LFBGA100
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103VD
	bool
	default n
	select CHIP_STM32F103V
	select CHIP_HAS_LFBGA100
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103VE
	bool
	default n
	select CHIP_STM32F103V
	select CHIP_HAS_LFBGA100
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103VF
	bool
	default n
	select CHIP_STM32F103V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103VG
	bool
	default n
	select CHIP_STM32F103V
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103Z
	bool
	default n
	select CHIP_STM32F103
	select CHIP_HAS_LFBGA144
	select CHIP_HAS_LQFP144
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_GPIOV1_HAS_GPIOF
	select CHIP_STM32_GPIOV1_HAS_GPIOG
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F103ZC
	bool
	default n
	select CHIP_STM32F103Z

config CHIP_STM32F103ZD
	bool
	default n
	select CHIP_STM32F103Z

config CHIP_STM32F103ZE
	bool
	default n
	select CHIP_STM32F103Z

config CHIP_STM32F103ZF
	bool
	default n
	select CHIP_STM32F103Z

config CHIP_STM32F103ZG
	bool
	default n
	select CHIP_STM32F103Z

config CHIP_STM32F105
	bool
	default n
	select CHIP_STM32F10
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F105R
	bool
	default n
	select CHIP_STM32F105
	select CHIP_HAS_LQFP64
	select CHIP_STM32_GPIOV1_HAS_GPIOE

config CHIP_STM32F105R8
	bool
	default n
	select CHIP_STM32F105R

config CHIP_STM32F105RB
	bool
	default n
	select CHIP_STM32F105R

config CHIP_STM32F105RC
	bool
	default n
	select CHIP_STM32F105R

config CHIP_STM32F105V
	bool
	default n
	select CHIP_STM32F105
	select CHIP_HAS_LQFP100

config CHIP_STM32F105V8
	bool
	default n
	select CHIP_STM32F105V

config CHIP_STM32F105VB
	bool
	default n
	select CHIP_STM32F105V
	select CHIP_HAS_LFBGA100

config CHIP_STM32F105VC
	bool
	default n
	select CHIP_STM32F105V

config CHIP_STM32F107
	bool
	default n
	select CHIP_STM32F10
	select CHIP_STM32_GPIOV1_HAS_GPIOE
	select CHIP_STM32_SPIV1_HAS_SPI2
	select CHIP_STM32_SPIV1_HAS_SPI3
	select CHIP_STM32_USARTV1_HAS_USART3
	select CHIP_STM32_USARTV1_HAS_UART4
	select CHIP_STM32_USARTV1_HAS_UART5

config CHIP_STM32F107R
	bool
	default n
	select CHIP_STM32F107
	select CHIP_HAS_LQFP64

config CHIP_STM32F107RB
	bool
	default n
	select CHIP_STM32F107R

config CHIP_STM32F107RC
	bool
	default n
	select CHIP_STM32F107R

config CHIP_STM32F107V
	bool
	default n
	select CHIP_STM32F107
	select CHIP_HAS_LQFP100

config CHIP_STM32F107VB
	bool
	default n
	select CHIP_STM32F107V

config CHIP_STM32F107VC
	bool
	default n
	select CHIP_STM32F107V
	select CHIP_HAS_LFBGA100

config CHIP_ROM_SIZE
	int
	default 16384 if CHIP_STM32F100C4 || CHIP_STM32F100R4 || CHIP_STM32F101C4 || CHIP_STM32F101R4 || \
		CHIP_STM32F101T4 || CHIP_STM32F102C4 || CHIP_STM32F102R4 || CHIP_STM32F103C4 || CHIP_STM32F103R4 || \
		CHIP_STM32F103T4
	default 32768 if CHIP_STM32F100C6 || CHIP_STM32F100R6 || CHIP_STM32F101C6 || CHIP_STM32F101R6 || \
		CHIP_STM32F101T6 || CHIP_STM32F102C6 || CHIP_STM32F102R6 || CHIP_STM32F103C6 || CHIP_STM32F103R6 || \
		CHIP_STM32F103T6
	default 65536 if CHIP_STM32F100C8 || CHIP_STM32F100R8 || CHIP_STM32F100V8 || CHIP_STM32F101C8 || \
		CHIP_STM32F101R8 || CHIP_STM32F101T8 || CHIP_STM32F101V8 || CHIP_STM32F102C8 || CHIP_STM32F102R8 || \
		CHIP_STM32F103C8 || CHIP_STM32F103R8 || CHIP_STM32F103T8 || CHIP_STM32F103V8 || CHIP_STM32F105R8 || \
		CHIP_STM32F105V8
	default 131072 if CHIP_STM32F100CB || CHIP_STM32F100RB || CHIP_STM32F100VB || CHIP_STM32F101CB || \
		CHIP_STM32F101RB || CHIP_STM32F101TB || CHIP_STM32F101VB || CHIP_STM32F102CB || CHIP_STM32F102RB || \
		CHIP_STM32F103CB || CHIP_STM32F103RB || CHIP_STM32F103TB || CHIP_STM32F103VB || CHIP_STM32F105RB || \
		CHIP_STM32F105VB || CHIP_STM32F107RB || CHIP_STM32F107VB
	default 262144 if CHIP_STM32F100RC || CHIP_STM32F100VC || CHIP_STM32F100ZC || CHIP_STM32F101RC || \
		CHIP_STM32F101VC || CHIP_STM32F101ZC || CHIP_STM32F103RC || CHIP_STM32F103VC || CHIP_STM32F103ZC || \
		CHIP_STM32F105RC || CHIP_STM32F105VC || CHIP_STM32F107RC || CHIP_STM32F107VC
	default 393216 if CHIP_STM32F100RD || CHIP_STM32F100VD || CHIP_STM32F100ZD || CHIP_STM32F101RD || \
		CHIP_STM32F101VD || CHIP_STM32F101ZD || CHIP_STM32F103RD || CHIP_STM32F103VD || CHIP_STM32F103ZD
	default 524288 if CHIP_STM32F100RE || CHIP_STM32F100VE || CHIP_STM32F100ZE || CHIP_STM32F101RE || \
		CHIP_STM32F101VE || CHIP_STM32F101ZE || CHIP_STM32F103RE || CHIP_STM32F103VE || CHIP_STM32F103ZE
	default 786432 if CHIP_STM32F101RF || CHIP_STM32F101VF || CHIP_STM32F101ZF || CHIP_STM32F103RF || \
		CHIP_STM32F103VF || CHIP_STM32F103ZF
	default 1048576 if CHIP_STM32F101RG || CHIP_STM32F101VG || CHIP_STM32F101ZG || CHIP_STM32F103RG || \
		CHIP_STM32F103VG || CHIP_STM32F103ZG

config CHIP_ROM_ADDRESS
	hex
	default 0x08000000
	depends on CHIP_ROM_SIZE != 0

config CHIP_STM32F1_SRAM_SIZE
	int
	default 4096 if CHIP_STM32F100C4 || CHIP_STM32F100C6 || CHIP_STM32F100R4 || CHIP_STM32F100R6 || \
		CHIP_STM32F101C4 || CHIP_STM32F101R4 || CHIP_STM32F101T4 || CHIP_STM32F102C4 || CHIP_STM32F102R4
	default 6144 if CHIP_STM32F101C6 || CHIP_STM32F101R6 || CHIP_STM32F101T6 || CHIP_STM32F102C6 || \
		CHIP_STM32F102R6 || CHIP_STM32F103C4 || CHIP_STM32F103R4 || CHIP_STM32F103T4
	default 8192 if CHIP_STM32F100C8 || CHIP_STM32F100CB || CHIP_STM32F100R8 || CHIP_STM32F100RB || \
		CHIP_STM32F100V8 || CHIP_STM32F100VB
	default 10240 if CHIP_STM32F101C8 || CHIP_STM32F101R8 || CHIP_STM32F101T8 || CHIP_STM32F101V8 || \
		CHIP_STM32F102C8 || CHIP_STM32F102R8 || CHIP_STM32F103C6 || CHIP_STM32F103R6 || CHIP_STM32F103T6
	default 16384 if CHIP_STM32F101CB || CHIP_STM32F101RB || CHIP_STM32F101TB || CHIP_STM32F101VB || \
		CHIP_STM32F102CB || CHIP_STM32F102RB
	default 20480 if CHIP_STM32F103C8 || CHIP_STM32F103CB || CHIP_STM32F103R8 || CHIP_STM32F103RB || \
		CHIP_STM32F103T8 || CHIP_STM32F103TB || CHIP_STM32F103V8 || CHIP_STM32F103VB
	default 24576 if CHIP_STM32F100RC || CHIP_STM32F100VC || CHIP_STM32F100ZC
	default 32768 if CHIP_STM32F100RD || CHIP_STM32F100RE || CHIP_STM32F100VD || CHIP_STM32F100VE || \
		CHIP_STM32F100ZD || CHIP_STM32F100ZE || CHIP_STM32F101RC || CHIP_STM32F101VC || CHIP_STM32F101ZC
	default 49152 if CHIP_STM32F101RD || CHIP_STM32F101RE || CHIP_STM32F101VD || CHIP_STM32F101VE || \
		CHIP_STM32F101ZD || CHIP_STM32F101ZE || CHIP_STM32F103RC || CHIP_STM32F103VC || CHIP_STM32F103ZC
	default 65536 if CHIP_STM32F103RD || CHIP_STM32F103RE || CHIP_STM32F103VD || CHIP_STM32F103VE || \
		CHIP_STM32F103ZD || CHIP_STM32F103ZE || CHIP_STM32F105 || CHIP_STM32F107
	default 81920 if CHIP_STM32F101RF || CHIP_STM32F101RG || CHIP_STM32F101VF || CHIP_STM32F101VG || \
		CHIP_STM32F101ZF || CHIP_STM32F101ZG
	default 98304 if CHIP_STM32F103RF || CHIP_STM32F103RG || CHIP_STM32F103VF || CHIP_STM32F103VG || \
		CHIP_STM32F103ZF || CHIP_STM32F103ZG
	default 0

config CHIP_STM32F1_SRAM_ADDRESS
	hex
	default 0x20000000
	depends on CHIP_STM32F1_SRAM_SIZE != 0

config CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS_CONFIGURABLE
	bool
	default y

config CHIP_STM32F1_RCC_HSE_CLOCK_BYPASS_DEFAULT
	bool
	default n

config CHIP_STM32F1_RCC_HSE_FREQUENCY_CONFIGURABLE
	bool
	default y

config CHIP_STM32F1_RCC_HSE_FREQUENCY_DEFAULT
	int
	default 8000000

config CHIP_STM32F1_RCC_HPRE
	int
	default 1 if CHIP_STM32F1_RCC_AHB_DIV1
	default 2 if CHIP_STM32F1_RCC_AHB_DIV2
	default 4 if CHIP_STM32F1_RCC_AHB_DIV4
	default 8 if CHIP_STM32F1_RCC_AHB_DIV8
	default 16 if CHIP_STM32F1_RCC_AHB_DIV16
	default 64 if CHIP_STM32F1_RCC_AHB_DIV64
	default 128 if CHIP_STM32F1_RCC_AHB_DIV128
	default 256 if CHIP_STM32F1_RCC_AHB_DIV256
	default 512 if CHIP_STM32F1_RCC_AHB_DIV512

config CHIP_STM32F1_RCC_PLL2MUL
	int
	default 8 if CHIP_STM32F1_RCC_PLL2MUL8
	default 9 if CHIP_STM32F1_RCC_PLL2MUL9
	default 10 if CHIP_STM32F1_RCC_PLL2MUL10
	default 11 if CHIP_STM32F1_RCC_PLL2MUL11
	default 12 if CHIP_STM32F1_RCC_PLL2MUL12
	default 13 if CHIP_STM32F1_RCC_PLL2MUL13
	default 14 if CHIP_STM32F1_RCC_PLL2MUL14
	default 16 if CHIP_STM32F1_RCC_PLL2MUL16
	default 20 if CHIP_STM32F1_RCC_PLL2MUL20

config CHIP_STM32F1_RCC_PLL3MUL
	int
	default 8 if CHIP_STM32F1_RCC_PLL3MUL8
	default 9 if CHIP_STM32F1_RCC_PLL3MUL9
	default 10 if CHIP_STM32F1_RCC_PLL3MUL10
	default 11 if CHIP_STM32F1_RCC_PLL3MUL11
	default 12 if CHIP_STM32F1_RCC_PLL3MUL12
	default 13 if CHIP_STM32F1_RCC_PLL3MUL13
	default 14 if CHIP_STM32F1_RCC_PLL3MUL14
	default 16 if CHIP_STM32F1_RCC_PLL3MUL16
	default 20 if CHIP_STM32F1_RCC_PLL3MUL20

config CHIP_STM32F1_RCC_PLLMUL_DENOMINATOR
	int
	default 1 if CHIP_STM32F1_RCC_PLLMUL2 || CHIP_STM32F1_RCC_PLLMUL3 || CHIP_STM32F1_RCC_PLLMUL4 || \
		CHIP_STM32F1_RCC_PLLMUL5 || CHIP_STM32F1_RCC_PLLMUL6 || CHIP_STM32F1_RCC_PLLMUL7 || \
		CHIP_STM32F1_RCC_PLLMUL8 || CHIP_STM32F1_RCC_PLLMUL9 || CHIP_STM32F1_RCC_PLLMUL10 || \
		CHIP_STM32F1_RCC_PLLMUL11 || CHIP_STM32F1_RCC_PLLMUL12 || CHIP_STM32F1_RCC_PLLMUL13 || \
		CHIP_STM32F1_RCC_PLLMUL14 || CHIP_STM32F1_RCC_PLLMUL15 || CHIP_STM32F1_RCC_PLLMUL16
	default 2 if CHIP_STM32F1_RCC_PLLMUL6_5

config CHIP_STM32F1_RCC_PLLMUL_NUMERATOR
	int
	default 2 if CHIP_STM32F1_RCC_PLLMUL2
	default 3 if CHIP_STM32F1_RCC_PLLMUL3
	default 4 if CHIP_STM32F1_RCC_PLLMUL4
	default 5 if CHIP_STM32F1_RCC_PLLMUL5
	default 6 if CHIP_STM32F1_RCC_PLLMUL6
	default 13 if CHIP_STM32F1_RCC_PLLMUL6_5
	default 7 if CHIP_STM32F1_RCC_PLLMUL7
	default 8 if CHIP_STM32F1_RCC_PLLMUL8
	default 9 if CHIP_STM32F1_RCC_PLLMUL9
	default 10 if CHIP_STM32F1_RCC_PLLMUL10
	default 11 if CHIP_STM32F1_RCC_PLLMUL11
	default 12 if CHIP_STM32F1_RCC_PLLMUL12
	default 13 if CHIP_STM32F1_RCC_PLLMUL13
	default 14 if CHIP_STM32F1_RCC_PLLMUL14
	default 15 if CHIP_STM32F1_RCC_PLLMUL15
	default 16 if CHIP_STM32F1_RCC_PLLMUL16

config CHIP_STM32F1_RCC_PPRE1
	int
	default 1 if CHIP_STM32F1_RCC_APB1_DIV1
	default 2 if CHIP_STM32F1_RCC_APB1_DIV2
	default 4 if CHIP_STM32F1_RCC_APB1_DIV4
	default 8 if CHIP_STM32F1_RCC_APB1_DIV8
	default 16 if CHIP_STM32F1_RCC_APB1_DIV16

config CHIP_STM32F1_RCC_PPRE2
	int
	default 1 if CHIP_STM32F1_RCC_APB2_DIV1
	default 2 if CHIP_STM32F1_RCC_APB2_DIV2
	default 4 if CHIP_STM32F1_RCC_APB2_DIV4
	default 8 if CHIP_STM32F1_RCC_APB2_DIV8
	default 16 if CHIP_STM32F1_RCC_APB2_DIV16

config CHIP
	string
	default "STM32F100C4" if CHIP_STM32F100C4
	default "STM32F100C6" if CHIP_STM32F100C6
	default "STM32F100C8" if CHIP_STM32F100C8
	default "STM32F100CB" if CHIP_STM32F100CB
	default "STM32F100R4" if CHIP_STM32F100R4
	default "STM32F100R6" if CHIP_STM32F100R6
	default "STM32F100R8" if CHIP_STM32F100R8
	default "STM32F100RB" if CHIP_STM32F100RB
	default "STM32F100RC" if CHIP_STM32F100RC
	default "STM32F100RD" if CHIP_STM32F100RD
	default "STM32F100RE" if CHIP_STM32F100RE
	default "STM32F100V8" if CHIP_STM32F100V8
	default "STM32F100VB" if CHIP_STM32F100VB
	default "STM32F100VC" if CHIP_STM32F100VC
	default "STM32F100VD" if CHIP_STM32F100VD
	default "STM32F100VE" if CHIP_STM32F100VE
	default "STM32F100ZC" if CHIP_STM32F100ZC
	default "STM32F100ZD" if CHIP_STM32F100ZD
	default "STM32F100ZE" if CHIP_STM32F100ZE
	default "STM32F101C4" if CHIP_STM32F101C4
	default "STM32F101C6" if CHIP_STM32F101C6
	default "STM32F101C8" if CHIP_STM32F101C8
	default "STM32F101CB" if CHIP_STM32F101CB
	default "STM32F101R4" if CHIP_STM32F101R4
	default "STM32F101R6" if CHIP_STM32F101R6
	default "STM32F101R8" if CHIP_STM32F101R8
	default "STM32F101RB" if CHIP_STM32F101RB
	default "STM32F101RC" if CHIP_STM32F101RC
	default "STM32F101RD" if CHIP_STM32F101RD
	default "STM32F101RE" if CHIP_STM32F101RE
	default "STM32F101RF" if CHIP_STM32F101RF
	default "STM32F101RG" if CHIP_STM32F101RG
	default "STM32F101T4" if CHIP_STM32F101T4
	default "STM32F101T6" if CHIP_STM32F101T6
	default "STM32F101T8" if CHIP_STM32F101T8
	default "STM32F101TB" if CHIP_STM32F101TB
	default "STM32F101V8" if CHIP_STM32F101V8
	default "STM32F101VB" if CHIP_STM32F101VB
	default "STM32F101VC" if CHIP_STM32F101VC
	default "STM32F101VD" if CHIP_STM32F101VD
	default "STM32F101VE" if CHIP_STM32F101VE
	default "STM32F101VF" if CHIP_STM32F101VF
	default "STM32F101VG" if CHIP_STM32F101VG
	default "STM32F101ZC" if CHIP_STM32F101ZC
	default "STM32F101ZD" if CHIP_STM32F101ZD
	default "STM32F101ZE" if CHIP_STM32F101ZE
	default "STM32F101ZF" if CHIP_STM32F101ZF
	default "STM32F101ZG" if CHIP_STM32F101ZG
	default "STM32F102C4" if CHIP_STM32F102C4
	default "STM32F102C6" if CHIP_STM32F102C6
	default "STM32F102C8" if CHIP_STM32F102C8
	default "STM32F102CB" if CHIP_STM32F102CB
	default "STM32F102R4" if CHIP_STM32F102R4
	default "STM32F102R6" if CHIP_STM32F102R6
	default "STM32F102R8" if CHIP_STM32F102R8
	default "STM32F102RB" if CHIP_STM32F102RB
	default "STM32F103C4" if CHIP_STM32F103C4
	default "STM32F103C6" if CHIP_STM32F103C6
	default "STM32F103C8" if CHIP_STM32F103C8
	default "STM32F103CB" if CHIP_STM32F103CB
	default "STM32F103R4" if CHIP_STM32F103R4
	default "STM32F103R6" if CHIP_STM32F103R6
	default "STM32F103R8" if CHIP_STM32F103R8
	default "STM32F103RB" if CHIP_STM32F103RB
	default "STM32F103RC" if CHIP_STM32F103RC
	default "STM32F103RD" if CHIP_STM32F103RD
	default "STM32F103RE" if CHIP_STM32F103RE
	default "STM32F103RF" if CHIP_STM32F103RF
	default "STM32F103RG" if CHIP_STM32F103RG
	default "STM32F103T4" if CHIP_STM32F103T4
	default "STM32F103T6" if CHIP_STM32F103T6
	default "STM32F103T8" if CHIP_STM32F103T8
	default "STM32F103TB" if CHIP_STM32F103TB
	default "STM32F103V8" if CHIP_STM32F103V8
	default "STM32F103VB" if CHIP_STM32F103VB
	default "STM32F103VC" if CHIP_STM32F103VC
	default "STM32F103VD" if CHIP_STM32F103VD
	default "STM32F103VE" if CHIP_STM32F103VE
	default "STM32F103VF" if CHIP_STM32F103VF
	default "STM32F103VG" if CHIP_STM32F103VG
	default "STM32F103ZC" if CHIP_STM32F103ZC
	default "STM32F103ZD" if CHIP_STM32F103ZD
	default "STM32F103ZE" if CHIP_STM32F103ZE
	default "STM32F103ZF" if CHIP_STM32F103ZF
	default "STM32F103ZG" if CHIP_STM32F103ZG
	default "STM32F105R8" if CHIP_STM32F105R8
	default "STM32F105RB" if CHIP_STM32F105RB
	default "STM32F105RC" if CHIP_STM32F105RC
	default "STM32F105V8" if CHIP_STM32F105V8
	default "STM32F105VB" if CHIP_STM32F105VB
	default "STM32F105VC" if CHIP_STM32F105VC
	default "STM32F107RB" if CHIP_STM32F107RB
	default "STM32F107RC" if CHIP_STM32F107RC
	default "STM32F107VB" if CHIP_STM32F107VB
	default "STM32F107VC" if CHIP_STM32F107VC

config CHIP_INCLUDES
	string
	default "source/chip/STM32/STM32F1/include source/chip/STM32/peripherals/GPIOv1/include source/chip/STM32/peripherals/SPIv1/include source/chip/STM32/peripherals/USARTv1/include external/CMSIS-STM32F1 external/CMSIS"

endif	# CHIP_STM32F1
