
SnaketoPong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f6c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  08006028  08006028  00016028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006264  08006264  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006264  08006264  00016264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800626c  0800626c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800626c  0800626c  0001626c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006270  08006270  00016270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006274  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000074  080062e8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  080062e8  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015617  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000308e  00000000  00000000  000356b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f0  00000000  00000000  00038748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a8  00000000  00000000  00039938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af58  00000000  00000000  0003a9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016810  00000000  00000000  00055938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a512d  00000000  00000000  0006c148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00111275  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a54  00000000  00000000  001112c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000074 	.word	0x20000074
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08006010 	.word	0x08006010

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000078 	.word	0x20000078
 8000100:	08006010 	.word	0x08006010

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	; (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	; (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f834 	bl	80004a0 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_lmul>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	46ce      	mov	lr, r9
 8000448:	4647      	mov	r7, r8
 800044a:	b580      	push	{r7, lr}
 800044c:	0007      	movs	r7, r0
 800044e:	4699      	mov	r9, r3
 8000450:	0c3b      	lsrs	r3, r7, #16
 8000452:	469c      	mov	ip, r3
 8000454:	0413      	lsls	r3, r2, #16
 8000456:	0c1b      	lsrs	r3, r3, #16
 8000458:	001d      	movs	r5, r3
 800045a:	000e      	movs	r6, r1
 800045c:	4661      	mov	r1, ip
 800045e:	0400      	lsls	r0, r0, #16
 8000460:	0c14      	lsrs	r4, r2, #16
 8000462:	0c00      	lsrs	r0, r0, #16
 8000464:	4345      	muls	r5, r0
 8000466:	434b      	muls	r3, r1
 8000468:	4360      	muls	r0, r4
 800046a:	4361      	muls	r1, r4
 800046c:	18c0      	adds	r0, r0, r3
 800046e:	0c2c      	lsrs	r4, r5, #16
 8000470:	1820      	adds	r0, r4, r0
 8000472:	468c      	mov	ip, r1
 8000474:	4283      	cmp	r3, r0
 8000476:	d903      	bls.n	8000480 <__aeabi_lmul+0x3c>
 8000478:	2380      	movs	r3, #128	; 0x80
 800047a:	025b      	lsls	r3, r3, #9
 800047c:	4698      	mov	r8, r3
 800047e:	44c4      	add	ip, r8
 8000480:	4649      	mov	r1, r9
 8000482:	4379      	muls	r1, r7
 8000484:	4372      	muls	r2, r6
 8000486:	0c03      	lsrs	r3, r0, #16
 8000488:	4463      	add	r3, ip
 800048a:	042d      	lsls	r5, r5, #16
 800048c:	0c2d      	lsrs	r5, r5, #16
 800048e:	18c9      	adds	r1, r1, r3
 8000490:	0400      	lsls	r0, r0, #16
 8000492:	1940      	adds	r0, r0, r5
 8000494:	1889      	adds	r1, r1, r2
 8000496:	bcc0      	pop	{r6, r7}
 8000498:	46b9      	mov	r9, r7
 800049a:	46b0      	mov	r8, r6
 800049c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__udivmoddi4>:
 80004a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a2:	4657      	mov	r7, sl
 80004a4:	464e      	mov	r6, r9
 80004a6:	4645      	mov	r5, r8
 80004a8:	46de      	mov	lr, fp
 80004aa:	b5e0      	push	{r5, r6, r7, lr}
 80004ac:	0004      	movs	r4, r0
 80004ae:	000d      	movs	r5, r1
 80004b0:	4692      	mov	sl, r2
 80004b2:	4699      	mov	r9, r3
 80004b4:	b083      	sub	sp, #12
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d830      	bhi.n	800051c <__udivmoddi4+0x7c>
 80004ba:	d02d      	beq.n	8000518 <__udivmoddi4+0x78>
 80004bc:	4649      	mov	r1, r9
 80004be:	4650      	mov	r0, sl
 80004c0:	f000 f8ba 	bl	8000638 <__clzdi2>
 80004c4:	0029      	movs	r1, r5
 80004c6:	0006      	movs	r6, r0
 80004c8:	0020      	movs	r0, r4
 80004ca:	f000 f8b5 	bl	8000638 <__clzdi2>
 80004ce:	1a33      	subs	r3, r6, r0
 80004d0:	4698      	mov	r8, r3
 80004d2:	3b20      	subs	r3, #32
 80004d4:	469b      	mov	fp, r3
 80004d6:	d433      	bmi.n	8000540 <__udivmoddi4+0xa0>
 80004d8:	465a      	mov	r2, fp
 80004da:	4653      	mov	r3, sl
 80004dc:	4093      	lsls	r3, r2
 80004de:	4642      	mov	r2, r8
 80004e0:	001f      	movs	r7, r3
 80004e2:	4653      	mov	r3, sl
 80004e4:	4093      	lsls	r3, r2
 80004e6:	001e      	movs	r6, r3
 80004e8:	42af      	cmp	r7, r5
 80004ea:	d83a      	bhi.n	8000562 <__udivmoddi4+0xc2>
 80004ec:	42af      	cmp	r7, r5
 80004ee:	d100      	bne.n	80004f2 <__udivmoddi4+0x52>
 80004f0:	e078      	b.n	80005e4 <__udivmoddi4+0x144>
 80004f2:	465b      	mov	r3, fp
 80004f4:	1ba4      	subs	r4, r4, r6
 80004f6:	41bd      	sbcs	r5, r7
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	da00      	bge.n	80004fe <__udivmoddi4+0x5e>
 80004fc:	e075      	b.n	80005ea <__udivmoddi4+0x14a>
 80004fe:	2200      	movs	r2, #0
 8000500:	2300      	movs	r3, #0
 8000502:	9200      	str	r2, [sp, #0]
 8000504:	9301      	str	r3, [sp, #4]
 8000506:	2301      	movs	r3, #1
 8000508:	465a      	mov	r2, fp
 800050a:	4093      	lsls	r3, r2
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	2301      	movs	r3, #1
 8000510:	4642      	mov	r2, r8
 8000512:	4093      	lsls	r3, r2
 8000514:	9300      	str	r3, [sp, #0]
 8000516:	e028      	b.n	800056a <__udivmoddi4+0xca>
 8000518:	4282      	cmp	r2, r0
 800051a:	d9cf      	bls.n	80004bc <__udivmoddi4+0x1c>
 800051c:	2200      	movs	r2, #0
 800051e:	2300      	movs	r3, #0
 8000520:	9200      	str	r2, [sp, #0]
 8000522:	9301      	str	r3, [sp, #4]
 8000524:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <__udivmoddi4+0x8e>
 800052a:	601c      	str	r4, [r3, #0]
 800052c:	605d      	str	r5, [r3, #4]
 800052e:	9800      	ldr	r0, [sp, #0]
 8000530:	9901      	ldr	r1, [sp, #4]
 8000532:	b003      	add	sp, #12
 8000534:	bcf0      	pop	{r4, r5, r6, r7}
 8000536:	46bb      	mov	fp, r7
 8000538:	46b2      	mov	sl, r6
 800053a:	46a9      	mov	r9, r5
 800053c:	46a0      	mov	r8, r4
 800053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000540:	4642      	mov	r2, r8
 8000542:	2320      	movs	r3, #32
 8000544:	1a9b      	subs	r3, r3, r2
 8000546:	4652      	mov	r2, sl
 8000548:	40da      	lsrs	r2, r3
 800054a:	4641      	mov	r1, r8
 800054c:	0013      	movs	r3, r2
 800054e:	464a      	mov	r2, r9
 8000550:	408a      	lsls	r2, r1
 8000552:	0017      	movs	r7, r2
 8000554:	4642      	mov	r2, r8
 8000556:	431f      	orrs	r7, r3
 8000558:	4653      	mov	r3, sl
 800055a:	4093      	lsls	r3, r2
 800055c:	001e      	movs	r6, r3
 800055e:	42af      	cmp	r7, r5
 8000560:	d9c4      	bls.n	80004ec <__udivmoddi4+0x4c>
 8000562:	2200      	movs	r2, #0
 8000564:	2300      	movs	r3, #0
 8000566:	9200      	str	r2, [sp, #0]
 8000568:	9301      	str	r3, [sp, #4]
 800056a:	4643      	mov	r3, r8
 800056c:	2b00      	cmp	r3, #0
 800056e:	d0d9      	beq.n	8000524 <__udivmoddi4+0x84>
 8000570:	07fb      	lsls	r3, r7, #31
 8000572:	0872      	lsrs	r2, r6, #1
 8000574:	431a      	orrs	r2, r3
 8000576:	4646      	mov	r6, r8
 8000578:	087b      	lsrs	r3, r7, #1
 800057a:	e00e      	b.n	800059a <__udivmoddi4+0xfa>
 800057c:	42ab      	cmp	r3, r5
 800057e:	d101      	bne.n	8000584 <__udivmoddi4+0xe4>
 8000580:	42a2      	cmp	r2, r4
 8000582:	d80c      	bhi.n	800059e <__udivmoddi4+0xfe>
 8000584:	1aa4      	subs	r4, r4, r2
 8000586:	419d      	sbcs	r5, r3
 8000588:	2001      	movs	r0, #1
 800058a:	1924      	adds	r4, r4, r4
 800058c:	416d      	adcs	r5, r5
 800058e:	2100      	movs	r1, #0
 8000590:	3e01      	subs	r6, #1
 8000592:	1824      	adds	r4, r4, r0
 8000594:	414d      	adcs	r5, r1
 8000596:	2e00      	cmp	r6, #0
 8000598:	d006      	beq.n	80005a8 <__udivmoddi4+0x108>
 800059a:	42ab      	cmp	r3, r5
 800059c:	d9ee      	bls.n	800057c <__udivmoddi4+0xdc>
 800059e:	3e01      	subs	r6, #1
 80005a0:	1924      	adds	r4, r4, r4
 80005a2:	416d      	adcs	r5, r5
 80005a4:	2e00      	cmp	r6, #0
 80005a6:	d1f8      	bne.n	800059a <__udivmoddi4+0xfa>
 80005a8:	9800      	ldr	r0, [sp, #0]
 80005aa:	9901      	ldr	r1, [sp, #4]
 80005ac:	465b      	mov	r3, fp
 80005ae:	1900      	adds	r0, r0, r4
 80005b0:	4169      	adcs	r1, r5
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	db24      	blt.n	8000600 <__udivmoddi4+0x160>
 80005b6:	002b      	movs	r3, r5
 80005b8:	465a      	mov	r2, fp
 80005ba:	4644      	mov	r4, r8
 80005bc:	40d3      	lsrs	r3, r2
 80005be:	002a      	movs	r2, r5
 80005c0:	40e2      	lsrs	r2, r4
 80005c2:	001c      	movs	r4, r3
 80005c4:	465b      	mov	r3, fp
 80005c6:	0015      	movs	r5, r2
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db2a      	blt.n	8000622 <__udivmoddi4+0x182>
 80005cc:	0026      	movs	r6, r4
 80005ce:	409e      	lsls	r6, r3
 80005d0:	0033      	movs	r3, r6
 80005d2:	0026      	movs	r6, r4
 80005d4:	4647      	mov	r7, r8
 80005d6:	40be      	lsls	r6, r7
 80005d8:	0032      	movs	r2, r6
 80005da:	1a80      	subs	r0, r0, r2
 80005dc:	4199      	sbcs	r1, r3
 80005de:	9000      	str	r0, [sp, #0]
 80005e0:	9101      	str	r1, [sp, #4]
 80005e2:	e79f      	b.n	8000524 <__udivmoddi4+0x84>
 80005e4:	42a3      	cmp	r3, r4
 80005e6:	d8bc      	bhi.n	8000562 <__udivmoddi4+0xc2>
 80005e8:	e783      	b.n	80004f2 <__udivmoddi4+0x52>
 80005ea:	4642      	mov	r2, r8
 80005ec:	2320      	movs	r3, #32
 80005ee:	2100      	movs	r1, #0
 80005f0:	1a9b      	subs	r3, r3, r2
 80005f2:	2200      	movs	r2, #0
 80005f4:	9100      	str	r1, [sp, #0]
 80005f6:	9201      	str	r2, [sp, #4]
 80005f8:	2201      	movs	r2, #1
 80005fa:	40da      	lsrs	r2, r3
 80005fc:	9201      	str	r2, [sp, #4]
 80005fe:	e786      	b.n	800050e <__udivmoddi4+0x6e>
 8000600:	4642      	mov	r2, r8
 8000602:	2320      	movs	r3, #32
 8000604:	1a9b      	subs	r3, r3, r2
 8000606:	002a      	movs	r2, r5
 8000608:	4646      	mov	r6, r8
 800060a:	409a      	lsls	r2, r3
 800060c:	0023      	movs	r3, r4
 800060e:	40f3      	lsrs	r3, r6
 8000610:	4644      	mov	r4, r8
 8000612:	4313      	orrs	r3, r2
 8000614:	002a      	movs	r2, r5
 8000616:	40e2      	lsrs	r2, r4
 8000618:	001c      	movs	r4, r3
 800061a:	465b      	mov	r3, fp
 800061c:	0015      	movs	r5, r2
 800061e:	2b00      	cmp	r3, #0
 8000620:	dad4      	bge.n	80005cc <__udivmoddi4+0x12c>
 8000622:	4642      	mov	r2, r8
 8000624:	002f      	movs	r7, r5
 8000626:	2320      	movs	r3, #32
 8000628:	0026      	movs	r6, r4
 800062a:	4097      	lsls	r7, r2
 800062c:	1a9b      	subs	r3, r3, r2
 800062e:	40de      	lsrs	r6, r3
 8000630:	003b      	movs	r3, r7
 8000632:	4333      	orrs	r3, r6
 8000634:	e7cd      	b.n	80005d2 <__udivmoddi4+0x132>
 8000636:	46c0      	nop			; (mov r8, r8)

08000638 <__clzdi2>:
 8000638:	b510      	push	{r4, lr}
 800063a:	2900      	cmp	r1, #0
 800063c:	d103      	bne.n	8000646 <__clzdi2+0xe>
 800063e:	f000 f807 	bl	8000650 <__clzsi2>
 8000642:	3020      	adds	r0, #32
 8000644:	e002      	b.n	800064c <__clzdi2+0x14>
 8000646:	0008      	movs	r0, r1
 8000648:	f000 f802 	bl	8000650 <__clzsi2>
 800064c:	bd10      	pop	{r4, pc}
 800064e:	46c0      	nop			; (mov r8, r8)

08000650 <__clzsi2>:
 8000650:	211c      	movs	r1, #28
 8000652:	2301      	movs	r3, #1
 8000654:	041b      	lsls	r3, r3, #16
 8000656:	4298      	cmp	r0, r3
 8000658:	d301      	bcc.n	800065e <__clzsi2+0xe>
 800065a:	0c00      	lsrs	r0, r0, #16
 800065c:	3910      	subs	r1, #16
 800065e:	0a1b      	lsrs	r3, r3, #8
 8000660:	4298      	cmp	r0, r3
 8000662:	d301      	bcc.n	8000668 <__clzsi2+0x18>
 8000664:	0a00      	lsrs	r0, r0, #8
 8000666:	3908      	subs	r1, #8
 8000668:	091b      	lsrs	r3, r3, #4
 800066a:	4298      	cmp	r0, r3
 800066c:	d301      	bcc.n	8000672 <__clzsi2+0x22>
 800066e:	0900      	lsrs	r0, r0, #4
 8000670:	3904      	subs	r1, #4
 8000672:	a202      	add	r2, pc, #8	; (adr r2, 800067c <__clzsi2+0x2c>)
 8000674:	5c10      	ldrb	r0, [r2, r0]
 8000676:	1840      	adds	r0, r0, r1
 8000678:	4770      	bx	lr
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	02020304 	.word	0x02020304
 8000680:	01010101 	.word	0x01010101
	...

0800068c <DebouncedEdgeDetector_init>:

#include <quadknob.h>
#include "main.h"


void DebouncedEdgeDetector_init(DebouncedEdgeDetector *self){
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
	    self->update = &DebouncedEdgeDetector_update;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a07      	ldr	r2, [pc, #28]	; (80006b4 <DebouncedEdgeDetector_init+0x28>)
 8000698:	605a      	str	r2, [r3, #4]
	    self->get = &DebouncedEdgeDetector_get;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4a06      	ldr	r2, [pc, #24]	; (80006b8 <DebouncedEdgeDetector_init+0x2c>)
 800069e:	609a      	str	r2, [r3, #8]
	    self->output = DED_UNDEF;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2204      	movs	r2, #4
 80006a4:	705a      	strb	r2, [r3, #1]
		self->prior_state = DED_HIDDEN_XX;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2204      	movs	r2, #4
 80006aa:	701a      	strb	r2, [r3, #0]
}
 80006ac:	46c0      	nop			; (mov r8, r8)
 80006ae:	46bd      	mov	sp, r7
 80006b0:	b002      	add	sp, #8
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	080006bd 	.word	0x080006bd
 80006b8:	080007e5 	.word	0x080007e5

080006bc <DebouncedEdgeDetector_update>:
// We need a pair for these for each "Quad encoder" knob -- each decoding
// either pin A or pin B. (Another function will compare A-high and B-rising,
// etc. to decipher user intent).
// This state machine will report RISING or FALLING only after 2 consecutive
// readings of the polarity opposite the old state - then emit the edge notice.
void DebouncedEdgeDetector_update (DebouncedEdgeDetector *self, bool new_bit){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	000a      	movs	r2, r1
 80006c6:	1cfb      	adds	r3, r7, #3
 80006c8:	701a      	strb	r2, [r3, #0]
	enum DED outVal = DED_UNDEF;
 80006ca:	230f      	movs	r3, #15
 80006cc:	18fb      	adds	r3, r7, r3
 80006ce:	2204      	movs	r2, #4
 80006d0:	701a      	strb	r2, [r3, #0]
	switch (self->prior_state){
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b04      	cmp	r3, #4
 80006d8:	d900      	bls.n	80006dc <DebouncedEdgeDetector_update+0x20>
 80006da:	e071      	b.n	80007c0 <DebouncedEdgeDetector_update+0x104>
 80006dc:	009a      	lsls	r2, r3, #2
 80006de:	4b40      	ldr	r3, [pc, #256]	; (80007e0 <DebouncedEdgeDetector_update+0x124>)
 80006e0:	18d3      	adds	r3, r2, r3
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	469f      	mov	pc, r3
	case DED_HIDDEN_XX:
		if (new_bit == false){
 80006e6:	1cfb      	adds	r3, r7, #3
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	2201      	movs	r2, #1
 80006ec:	4053      	eors	r3, r2
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d007      	beq.n	8000704 <DebouncedEdgeDetector_update+0x48>
			self->prior_state = DED_HIDDEN_00;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2200      	movs	r2, #0
 80006f8:	701a      	strb	r2, [r3, #0]
			outVal = DED_LOW;
 80006fa:	230f      	movs	r3, #15
 80006fc:	18fb      	adds	r3, r7, r3
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]
		} else {
			self->prior_state = DED_HIDDEN_11;
			outVal = DED_HIGH;
		}
		break;
 8000702:	e064      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
			self->prior_state = DED_HIDDEN_11;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2202      	movs	r2, #2
 8000708:	701a      	strb	r2, [r3, #0]
			outVal = DED_HIGH;
 800070a:	230f      	movs	r3, #15
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	2202      	movs	r2, #2
 8000710:	701a      	strb	r2, [r3, #0]
		break;
 8000712:	e05c      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
	case DED_HIDDEN_00:
		if (new_bit == false){
 8000714:	1cfb      	adds	r3, r7, #3
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2201      	movs	r2, #1
 800071a:	4053      	eors	r3, r2
 800071c:	b2db      	uxtb	r3, r3
 800071e:	2b00      	cmp	r3, #0
 8000720:	d004      	beq.n	800072c <DebouncedEdgeDetector_update+0x70>
			// prior_state stays LOW
			outVal = DED_LOW;
 8000722:	230f      	movs	r3, #15
 8000724:	18fb      	adds	r3, r7, r3
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
		}
		else{
			self->prior_state = DED_HIDDEN_01;
			outVal = DED_LOW;
		}
		break;
 800072a:	e050      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
			self->prior_state = DED_HIDDEN_01;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]
			outVal = DED_LOW;
 8000732:	230f      	movs	r3, #15
 8000734:	18fb      	adds	r3, r7, r3
 8000736:	2200      	movs	r2, #0
 8000738:	701a      	strb	r2, [r3, #0]
		break;
 800073a:	e048      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
	case (DED_HIDDEN_01):
	    if (new_bit == false){
 800073c:	1cfb      	adds	r3, r7, #3
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2201      	movs	r2, #1
 8000742:	4053      	eors	r3, r2
 8000744:	b2db      	uxtb	r3, r3
 8000746:	2b00      	cmp	r3, #0
 8000748:	d007      	beq.n	800075a <DebouncedEdgeDetector_update+0x9e>
	    	self->prior_state = DED_HIDDEN_00; // False alarm
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]
	    	outVal = DED_LOW;
 8000750:	230f      	movs	r3, #15
 8000752:	18fb      	adds	r3, r7, r3
 8000754:	2200      	movs	r2, #0
 8000756:	701a      	strb	r2, [r3, #0]
	    } else {
	    	self->prior_state = DED_HIDDEN_11; // Confirmed: 0-to-1
	    	outVal = DED_RISING;
	    }
	break;
 8000758:	e039      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
	    	self->prior_state = DED_HIDDEN_11; // Confirmed: 0-to-1
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2202      	movs	r2, #2
 800075e:	701a      	strb	r2, [r3, #0]
	    	outVal = DED_RISING;
 8000760:	230f      	movs	r3, #15
 8000762:	18fb      	adds	r3, r7, r3
 8000764:	2201      	movs	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
	break;
 8000768:	e031      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
	case (DED_HIDDEN_11):
			if (new_bit == false){
 800076a:	1cfb      	adds	r3, r7, #3
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2201      	movs	r2, #1
 8000770:	4053      	eors	r3, r2
 8000772:	b2db      	uxtb	r3, r3
 8000774:	2b00      	cmp	r3, #0
 8000776:	d007      	beq.n	8000788 <DebouncedEdgeDetector_update+0xcc>
				self->prior_state = DED_HIDDEN_01;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	701a      	strb	r2, [r3, #0]
				outVal = DED_HIGH;
 800077e:	230f      	movs	r3, #15
 8000780:	18fb      	adds	r3, r7, r3
 8000782:	2202      	movs	r2, #2
 8000784:	701a      	strb	r2, [r3, #0]
			} else {
				// prior_state stays high
				outVal = DED_HIGH;
			}
	break;
 8000786:	e022      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
				outVal = DED_HIGH;
 8000788:	230f      	movs	r3, #15
 800078a:	18fb      	adds	r3, r7, r3
 800078c:	2202      	movs	r2, #2
 800078e:	701a      	strb	r2, [r3, #0]
	break;
 8000790:	e01d      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
	case (DED_HIDDEN_10):
	    if (new_bit == false){
 8000792:	1cfb      	adds	r3, r7, #3
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	2201      	movs	r2, #1
 8000798:	4053      	eors	r3, r2
 800079a:	b2db      	uxtb	r3, r3
 800079c:	2b00      	cmp	r3, #0
 800079e:	d007      	beq.n	80007b0 <DebouncedEdgeDetector_update+0xf4>
	    	self->prior_state = DED_HIDDEN_00; // Confirmed
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2200      	movs	r2, #0
 80007a4:	701a      	strb	r2, [r3, #0]
	    	outVal = DED_FALLING;
 80007a6:	230f      	movs	r3, #15
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	2203      	movs	r2, #3
 80007ac:	701a      	strb	r2, [r3, #0]
	    } else {
	    	self->prior_state = DED_HIDDEN_11; // False alarm
	    	outVal = DED_HIGH;
	    }
	break;
 80007ae:	e00e      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
	    	self->prior_state = DED_HIDDEN_11; // False alarm
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2202      	movs	r2, #2
 80007b4:	701a      	strb	r2, [r3, #0]
	    	outVal = DED_HIGH;
 80007b6:	230f      	movs	r3, #15
 80007b8:	18fb      	adds	r3, r7, r3
 80007ba:	2202      	movs	r2, #2
 80007bc:	701a      	strb	r2, [r3, #0]
	break;
 80007be:	e006      	b.n	80007ce <DebouncedEdgeDetector_update+0x112>
	default:
		self->prior_state = DED_HIDDEN_XX;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	2204      	movs	r2, #4
 80007c4:	701a      	strb	r2, [r3, #0]
		outVal = DED_UNDEF;
 80007c6:	230f      	movs	r3, #15
 80007c8:	18fb      	adds	r3, r7, r3
 80007ca:	2204      	movs	r2, #4
 80007cc:	701a      	strb	r2, [r3, #0]
	}
    self->output = outVal;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	220f      	movs	r2, #15
 80007d2:	18ba      	adds	r2, r7, r2
 80007d4:	7812      	ldrb	r2, [r2, #0]
 80007d6:	705a      	strb	r2, [r3, #1]
}
 80007d8:	46c0      	nop			; (mov r8, r8)
 80007da:	46bd      	mov	sp, r7
 80007dc:	b004      	add	sp, #16
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	08006028 	.word	0x08006028

080007e4 <DebouncedEdgeDetector_get>:


enum DED DebouncedEdgeDetector_get(const DebouncedEdgeDetector *self){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	return self->output;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	785b      	ldrb	r3, [r3, #1]
}
 80007f0:	0018      	movs	r0, r3
 80007f2:	46bd      	mov	sp, r7
 80007f4:	b002      	add	sp, #8
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <quadknob_init>:

void
    quadknob_init(QuadKnob *self) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
	// Initialize all methods:
	self->update = &quadknob_update;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	4a0a      	ldr	r2, [pc, #40]	; (800082c <quadknob_init+0x34>)
 8000804:	61da      	str	r2, [r3, #28]
	self->get = &QuadKnob_get;
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4a09      	ldr	r2, [pc, #36]	; (8000830 <quadknob_init+0x38>)
 800080a:	621a      	str	r2, [r3, #32]

	// Initialize all attributes.
	self->turning = QUADKNOB_STILL;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2202      	movs	r2, #2
 8000810:	761a      	strb	r2, [r3, #24]
	// The edge-detector attributes are objects, so call their init functions.
	// In C++, the compiler would do this for us, but in C we must request it.
	DebouncedEdgeDetector_init(&(self->signal_A));
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	0018      	movs	r0, r3
 8000816:	f7ff ff39 	bl	800068c <DebouncedEdgeDetector_init>
	DebouncedEdgeDetector_init(&(self->signal_B));
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	330c      	adds	r3, #12
 800081e:	0018      	movs	r0, r3
 8000820:	f7ff ff34 	bl	800068c <DebouncedEdgeDetector_init>
}
 8000824:	46c0      	nop			; (mov r8, r8)
 8000826:	46bd      	mov	sp, r7
 8000828:	b002      	add	sp, #8
 800082a:	bd80      	pop	{r7, pc}
 800082c:	08000835 	.word	0x08000835
 8000830:	080008f1 	.word	0x080008f1

08000834 <quadknob_update>:


void quadknob_update(QuadKnob *self, bool a_is_active, bool b_is_active){
 8000834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000836:	b089      	sub	sp, #36	; 0x24
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	0008      	movs	r0, r1
 800083e:	0011      	movs	r1, r2
 8000840:	1cfb      	adds	r3, r7, #3
 8000842:	1c02      	adds	r2, r0, #0
 8000844:	701a      	strb	r2, [r3, #0]
 8000846:	1cbb      	adds	r3, r7, #2
 8000848:	1c0a      	adds	r2, r1, #0
 800084a:	701a      	strb	r2, [r3, #0]
	enum Twist result = QUADKNOB_STILL;
 800084c:	251f      	movs	r5, #31
 800084e:	197b      	adds	r3, r7, r5
 8000850:	2202      	movs	r2, #2
 8000852:	701a      	strb	r2, [r3, #0]
	// and DED_B for the two DebouncedEdgeDetectors.
	//
	// Then we call on each machine to update itself based on the logic-level input
	// x_is_active.

	DebouncedEdgeDetector* DED_A = &(self->signal_A);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	61bb      	str	r3, [r7, #24]
	DED_A->update(DED_A, a_is_active);
 8000858:	69bb      	ldr	r3, [r7, #24]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	1cfa      	adds	r2, r7, #3
 800085e:	7811      	ldrb	r1, [r2, #0]
 8000860:	69ba      	ldr	r2, [r7, #24]
 8000862:	0010      	movs	r0, r2
 8000864:	4798      	blx	r3
	enum DED edge_a = DED_A->get(DED_A);
 8000866:	69bb      	ldr	r3, [r7, #24]
 8000868:	689b      	ldr	r3, [r3, #8]
 800086a:	2617      	movs	r6, #23
 800086c:	19bc      	adds	r4, r7, r6
 800086e:	69ba      	ldr	r2, [r7, #24]
 8000870:	0010      	movs	r0, r2
 8000872:	4798      	blx	r3
 8000874:	0003      	movs	r3, r0
 8000876:	7023      	strb	r3, [r4, #0]

	DebouncedEdgeDetector* DED_B = &(self->signal_B);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	330c      	adds	r3, #12
 800087c:	613b      	str	r3, [r7, #16]
	DED_B->update(DED_B, b_is_active);
 800087e:	693b      	ldr	r3, [r7, #16]
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	1cba      	adds	r2, r7, #2
 8000884:	7811      	ldrb	r1, [r2, #0]
 8000886:	693a      	ldr	r2, [r7, #16]
 8000888:	0010      	movs	r0, r2
 800088a:	4798      	blx	r3
	enum DED edge_b = DED_B->get(DED_B);
 800088c:	693b      	ldr	r3, [r7, #16]
 800088e:	689b      	ldr	r3, [r3, #8]
 8000890:	220f      	movs	r2, #15
 8000892:	18bc      	adds	r4, r7, r2
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	0010      	movs	r0, r2
 8000898:	4798      	blx	r3
 800089a:	0003      	movs	r3, r0
 800089c:	7023      	strb	r3, [r4, #0]

	if ((edge_a == DED_RISING) && (edge_b == DED_LOW))
 800089e:	19bb      	adds	r3, r7, r6
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d108      	bne.n	80008b8 <quadknob_update+0x84>
 80008a6:	220f      	movs	r2, #15
 80008a8:	18bb      	adds	r3, r7, r2
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d103      	bne.n	80008b8 <quadknob_update+0x84>
			result = QUADKNOB_CCW;
 80008b0:	197b      	adds	r3, r7, r5
 80008b2:	2201      	movs	r2, #1
 80008b4:	701a      	strb	r2, [r3, #0]
 80008b6:	e012      	b.n	80008de <quadknob_update+0xaa>
	else if ((edge_a == DED_LOW) && (edge_b == DED_RISING))
 80008b8:	2317      	movs	r3, #23
 80008ba:	18fb      	adds	r3, r7, r3
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d109      	bne.n	80008d6 <quadknob_update+0xa2>
 80008c2:	230f      	movs	r3, #15
 80008c4:	18fb      	adds	r3, r7, r3
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d104      	bne.n	80008d6 <quadknob_update+0xa2>
			result = QUADKNOB_CW;
 80008cc:	231f      	movs	r3, #31
 80008ce:	18fb      	adds	r3, r7, r3
 80008d0:	2200      	movs	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
 80008d4:	e003      	b.n	80008de <quadknob_update+0xaa>
	else
		result = QUADKNOB_STILL;
 80008d6:	231f      	movs	r3, #31
 80008d8:	18fb      	adds	r3, r7, r3
 80008da:	2202      	movs	r2, #2
 80008dc:	701a      	strb	r2, [r3, #0]

	self->turning = result;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	221f      	movs	r2, #31
 80008e2:	18ba      	adds	r2, r7, r2
 80008e4:	7812      	ldrb	r2, [r2, #0]
 80008e6:	761a      	strb	r2, [r3, #24]
}
 80008e8:	46c0      	nop			; (mov r8, r8)
 80008ea:	46bd      	mov	sp, r7
 80008ec:	b009      	add	sp, #36	; 0x24
 80008ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080008f0 <QuadKnob_get>:


enum Twist QuadKnob_get(const  QuadKnob *self){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
	return self->turning;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	7e1b      	ldrb	r3, [r3, #24]
}
 80008fc:	0018      	movs	r0, r3
 80008fe:	46bd      	mov	sp, r7
 8000900:	b002      	add	sp, #8
 8000902:	bd80      	pop	{r7, pc}

08000904 <spi_msg_out>:
// to HAL_SPI_Transmit(&hspi2 ...) won't build.




static void spi_msg_out(DOGS_packet pkt){
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	8018      	strh	r0, [r3, #0]
	const int16_t twelve_us = 20;
 800090e:	2312      	movs	r3, #18
 8000910:	18fb      	adds	r3, r7, r3
 8000912:	2214      	movs	r2, #20
 8000914:	801a      	strh	r2, [r3, #0]
	const uint32_t SPI_timeout = 100;
 8000916:	2364      	movs	r3, #100	; 0x64
 8000918:	60fb      	str	r3, [r7, #12]
	// Pulse the CS line high to mark change-of-packet
	// GPIOD->ODR |= GPIO_ODR_OD9;
	//  -- or, in HAL notation -- //
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);  // * GPIO_PIN_9 == 1<<9
 800091a:	2380      	movs	r3, #128	; 0x80
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	481e      	ldr	r0, [pc, #120]	; (8000998 <spi_msg_out+0x94>)
 8000920:	2201      	movs	r2, #1
 8000922:	0019      	movs	r1, r3
 8000924:	f001 ffb1 	bl	800288a <HAL_GPIO_WritePin>
	for (int32_t i = 0; i<twelve_us; i++)
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
 800092c:	e002      	b.n	8000934 <spi_msg_out+0x30>
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	3301      	adds	r3, #1
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	2312      	movs	r3, #18
 8000936:	18fb      	adds	r3, r7, r3
 8000938:	2200      	movs	r2, #0
 800093a:	5e9b      	ldrsh	r3, [r3, r2]
 800093c:	697a      	ldr	r2, [r7, #20]
 800093e:	429a      	cmp	r2, r3
 8000940:	dbf5      	blt.n	800092e <spi_msg_out+0x2a>
	   {;}                   // just counting to waste time for about 12 us
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8000942:	2380      	movs	r3, #128	; 0x80
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	4814      	ldr	r0, [pc, #80]	; (8000998 <spi_msg_out+0x94>)
 8000948:	2200      	movs	r2, #0
 800094a:	0019      	movs	r1, r3
 800094c:	f001 ff9d 	bl	800288a <HAL_GPIO_WritePin>

	// Assert the Command/Data line
	if (pkt.nCD){
 8000950:	1d3b      	adds	r3, r7, #4
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2201      	movs	r2, #1
 8000956:	4013      	ands	r3, r2
 8000958:	b2db      	uxtb	r3, r3
 800095a:	2b00      	cmp	r3, #0
 800095c:	d008      	beq.n	8000970 <spi_msg_out+0x6c>
       GPIOA->ODR |= GPIO_ODR_OD1;
 800095e:	23a0      	movs	r3, #160	; 0xa0
 8000960:	05db      	lsls	r3, r3, #23
 8000962:	695a      	ldr	r2, [r3, #20]
 8000964:	23a0      	movs	r3, #160	; 0xa0
 8000966:	05db      	lsls	r3, r3, #23
 8000968:	2102      	movs	r1, #2
 800096a:	430a      	orrs	r2, r1
 800096c:	615a      	str	r2, [r3, #20]
 800096e:	e007      	b.n	8000980 <spi_msg_out+0x7c>
	}else{
        GPIOA->ODR &=~ GPIO_ODR_OD1;
 8000970:	23a0      	movs	r3, #160	; 0xa0
 8000972:	05db      	lsls	r3, r3, #23
 8000974:	695a      	ldr	r2, [r3, #20]
 8000976:	23a0      	movs	r3, #160	; 0xa0
 8000978:	05db      	lsls	r3, r3, #23
 800097a:	2102      	movs	r1, #2
 800097c:	438a      	bics	r2, r1
 800097e:	615a      	str	r2, [r3, #20]

	// Send one packet (a byte).
	// Use the HAL.
	// SPI1: Send 1 byte of pkt.byte, and timeout only after 100 ticks
	// EXPECT ABOUT 16 us of delay from PD_6 low to SCK action.
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&pkt.byte, 1, SPI_timeout);
 8000980:	68fa      	ldr	r2, [r7, #12]
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	1c59      	adds	r1, r3, #1
 8000986:	4805      	ldr	r0, [pc, #20]	; (800099c <spi_msg_out+0x98>)
 8000988:	0013      	movs	r3, r2
 800098a:	2201      	movs	r2, #1
 800098c:	f002 ff1a 	bl	80037c4 <HAL_SPI_Transmit>
}
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b006      	add	sp, #24
 8000996:	bd80      	pop	{r7, pc}
 8000998:	50000c00 	.word	0x50000c00
 800099c:	20000090 	.word	0x20000090

080009a0 <display_init>:
	{0, 0x81},  // Set volume = contrast
	{0, 0x02},
	{0, 0xaf}  // Display Active!
}; // Send another "!" shape

void display_init(void){
 80009a0:	b590      	push	{r4, r7, lr}
 80009a2:	b087      	sub	sp, #28
 80009a4:	af00      	add	r7, sp, #0

	const uint32_t five_ms = 40000;
 80009a6:	4b36      	ldr	r3, [pc, #216]	; (8000a80 <display_init+0xe0>)
 80009a8:	607b      	str	r3, [r7, #4]
	const int init_stream_length = sizeof(init_stream)/ sizeof(init_stream[0]);
 80009aa:	230b      	movs	r3, #11
 80009ac:	603b      	str	r3, [r7, #0]
	// - LET CUBEMX CONFIGURE REGISTERS // config_periph();
	// Hardware reset first:
	HAL_GPIO_WritePin(DOGS_reset_GPIO_Port, DOGS_reset_Pin, GPIO_PIN_RESET);
 80009ae:	23a0      	movs	r3, #160	; 0xa0
 80009b0:	05db      	lsls	r3, r3, #23
 80009b2:	2200      	movs	r2, #0
 80009b4:	2101      	movs	r1, #1
 80009b6:	0018      	movs	r0, r3
 80009b8:	f001 ff67 	bl	800288a <HAL_GPIO_WritePin>
	// Or use the bit-banging method to do the same thing:
	GPIOA->ODR &=~ GPIO_ODR_OD0; // nReset Low
 80009bc:	23a0      	movs	r3, #160	; 0xa0
 80009be:	05db      	lsls	r3, r3, #23
 80009c0:	695a      	ldr	r2, [r3, #20]
 80009c2:	23a0      	movs	r3, #160	; 0xa0
 80009c4:	05db      	lsls	r3, r3, #23
 80009c6:	2101      	movs	r1, #1
 80009c8:	438a      	bics	r2, r1
 80009ca:	615a      	str	r2, [r3, #20]

	GPIOA->ODR |= GPIO_ODR_OD1;  // nCS high -
 80009cc:	23a0      	movs	r3, #160	; 0xa0
 80009ce:	05db      	lsls	r3, r3, #23
 80009d0:	695a      	ldr	r2, [r3, #20]
 80009d2:	23a0      	movs	r3, #160	; 0xa0
 80009d4:	05db      	lsls	r3, r3, #23
 80009d6:	2102      	movs	r1, #2
 80009d8:	430a      	orrs	r2, r1
 80009da:	615a      	str	r2, [r3, #20]

	for (uint32_t i = 0; i < five_ms; i++){;} // pause 5 ms
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]
 80009e0:	e002      	b.n	80009e8 <display_init+0x48>
 80009e2:	697b      	ldr	r3, [r7, #20]
 80009e4:	3301      	adds	r3, #1
 80009e6:	617b      	str	r3, [r7, #20]
 80009e8:	697a      	ldr	r2, [r7, #20]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d3f8      	bcc.n	80009e2 <display_init+0x42>

	GPIOA->ODR |= GPIO_ODR_OD0; // nReset High
 80009f0:	23a0      	movs	r3, #160	; 0xa0
 80009f2:	05db      	lsls	r3, r3, #23
 80009f4:	695a      	ldr	r2, [r3, #20]
 80009f6:	23a0      	movs	r3, #160	; 0xa0
 80009f8:	05db      	lsls	r3, r3, #23
 80009fa:	2101      	movs	r1, #1
 80009fc:	430a      	orrs	r2, r1
 80009fe:	615a      	str	r2, [r3, #20]

	for (uint32_t i = 0; i < five_ms; i++){;} // pause 5 ms
 8000a00:	2300      	movs	r3, #0
 8000a02:	613b      	str	r3, [r7, #16]
 8000a04:	e002      	b.n	8000a0c <display_init+0x6c>
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	613b      	str	r3, [r7, #16]
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d3f8      	bcc.n	8000a06 <display_init+0x66>

	GPIOA->ODR &= ~GPIO_ODR_OD1;  // nCS low
 8000a14:	23a0      	movs	r3, #160	; 0xa0
 8000a16:	05db      	lsls	r3, r3, #23
 8000a18:	695a      	ldr	r2, [r3, #20]
 8000a1a:	23a0      	movs	r3, #160	; 0xa0
 8000a1c:	05db      	lsls	r3, r3, #23
 8000a1e:	2102      	movs	r1, #2
 8000a20:	438a      	bics	r2, r1
 8000a22:	615a      	str	r2, [r3, #20]
	for (uint32_t i = 0; i < five_ms; i++){;} // pause 5 ms
 8000a24:	2300      	movs	r3, #0
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	e002      	b.n	8000a30 <display_init+0x90>
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fa      	ldr	r2, [r7, #12]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	d3f8      	bcc.n	8000a2a <display_init+0x8a>

	// Initialize the DOGS with a 11-command stream, then send a simple image to plot
	for (uint16_t init_index = 0; init_index < init_stream_length; init_index++){
 8000a38:	230a      	movs	r3, #10
 8000a3a:	18fb      	adds	r3, r7, r3
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	801a      	strh	r2, [r3, #0]
 8000a40:	e013      	b.n	8000a6a <display_init+0xca>
        spi_msg_out(init_stream[init_index]);
 8000a42:	240a      	movs	r4, #10
 8000a44:	193b      	adds	r3, r7, r4
 8000a46:	881a      	ldrh	r2, [r3, #0]
 8000a48:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <display_init+0xe4>)
 8000a4a:	0052      	lsls	r2, r2, #1
 8000a4c:	5ad2      	ldrh	r2, [r2, r3]
 8000a4e:	2300      	movs	r3, #0
 8000a50:	0412      	lsls	r2, r2, #16
 8000a52:	0c12      	lsrs	r2, r2, #16
 8000a54:	0c1b      	lsrs	r3, r3, #16
 8000a56:	041b      	lsls	r3, r3, #16
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f7ff ff52 	bl	8000904 <spi_msg_out>
	for (uint16_t init_index = 0; init_index < init_stream_length; init_index++){
 8000a60:	193b      	adds	r3, r7, r4
 8000a62:	881a      	ldrh	r2, [r3, #0]
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	3201      	adds	r2, #1
 8000a68:	801a      	strh	r2, [r3, #0]
 8000a6a:	230a      	movs	r3, #10
 8000a6c:	18fb      	adds	r3, r7, r3
 8000a6e:	881b      	ldrh	r3, [r3, #0]
 8000a70:	683a      	ldr	r2, [r7, #0]
 8000a72:	429a      	cmp	r2, r3
 8000a74:	dce5      	bgt.n	8000a42 <display_init+0xa2>
    }
}
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	46c0      	nop			; (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	b007      	add	sp, #28
 8000a7e:	bd90      	pop	{r4, r7, pc}
 8000a80:	00009c40 	.word	0x00009c40
 8000a84:	0800603c 	.word	0x0800603c

08000a88 <display_blank>:



void display_blank(void){
 8000a88:	b590      	push	{r4, r7, lr}
 8000a8a:	b087      	sub	sp, #28
 8000a8c:	af00      	add	r7, sp, #0
	const int display_width = DISPLAY_WIDTH;
 8000a8e:	2366      	movs	r3, #102	; 0x66
 8000a90:	613b      	str	r3, [r7, #16]
	const DOGS_packet white = {1, 0x00};
 8000a92:	200c      	movs	r0, #12
 8000a94:	183b      	adds	r3, r7, r0
 8000a96:	781a      	ldrb	r2, [r3, #0]
 8000a98:	2101      	movs	r1, #1
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	701a      	strb	r2, [r3, #0]
 8000a9e:	183b      	adds	r3, r7, r0
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	705a      	strb	r2, [r3, #1]
	for (uint16_t pg = 0; pg < CHECKS_WIDE; pg++){
 8000aa4:	2316      	movs	r3, #22
 8000aa6:	18fb      	adds	r3, r7, r3
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	801a      	strh	r2, [r3, #0]
 8000aac:	e05c      	b.n	8000b68 <display_blank+0xe0>
		DOGS_packet page_set = {0, 0xb0|pg};
 8000aae:	2008      	movs	r0, #8
 8000ab0:	183b      	adds	r3, r7, r0
 8000ab2:	781a      	ldrb	r2, [r3, #0]
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	438a      	bics	r2, r1
 8000ab8:	701a      	strb	r2, [r3, #0]
 8000aba:	2316      	movs	r3, #22
 8000abc:	18fb      	adds	r3, r7, r3
 8000abe:	881b      	ldrh	r3, [r3, #0]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	2250      	movs	r2, #80	; 0x50
 8000ac4:	4252      	negs	r2, r2
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	183b      	adds	r3, r7, r0
 8000acc:	705a      	strb	r2, [r3, #1]
		for (uint16_t col = 0; col < display_width; col++){
 8000ace:	2314      	movs	r3, #20
 8000ad0:	18fb      	adds	r3, r7, r3
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	801a      	strh	r2, [r3, #0]
 8000ad6:	e03b      	b.n	8000b50 <display_blank+0xc8>
			spi_msg_out(page_set);
 8000ad8:	2308      	movs	r3, #8
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	6818      	ldr	r0, [r3, #0]
 8000ade:	f7ff ff11 	bl	8000904 <spi_msg_out>
			DOGS_packet col_set[2] = {{0, (col &0x0f)}, {0, 0x10|(col>>4)}};
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	781a      	ldrb	r2, [r3, #0]
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	438a      	bics	r2, r1
 8000aea:	701a      	strb	r2, [r3, #0]
 8000aec:	2414      	movs	r4, #20
 8000aee:	193b      	adds	r3, r7, r4
 8000af0:	881b      	ldrh	r3, [r3, #0]
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	220f      	movs	r2, #15
 8000af6:	4013      	ands	r3, r2
 8000af8:	b2da      	uxtb	r2, r3
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	705a      	strb	r2, [r3, #1]
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	789a      	ldrb	r2, [r3, #2]
 8000b02:	2101      	movs	r1, #1
 8000b04:	438a      	bics	r2, r1
 8000b06:	709a      	strb	r2, [r3, #2]
 8000b08:	193b      	adds	r3, r7, r4
 8000b0a:	881b      	ldrh	r3, [r3, #0]
 8000b0c:	091b      	lsrs	r3, r3, #4
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	2210      	movs	r2, #16
 8000b14:	4313      	orrs	r3, r2
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	70da      	strb	r2, [r3, #3]
			spi_msg_out(col_set[0]);
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	6818      	ldr	r0, [r3, #0]
 8000b20:	f7ff fef0 	bl	8000904 <spi_msg_out>
			spi_msg_out(col_set[1]);
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	2202      	movs	r2, #2
 8000b28:	5a9a      	ldrh	r2, [r3, r2]
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	0412      	lsls	r2, r2, #16
 8000b2e:	0c12      	lsrs	r2, r2, #16
 8000b30:	0c1b      	lsrs	r3, r3, #16
 8000b32:	041b      	lsls	r3, r3, #16
 8000b34:	4313      	orrs	r3, r2
 8000b36:	0018      	movs	r0, r3
 8000b38:	f7ff fee4 	bl	8000904 <spi_msg_out>
			spi_msg_out(white);
 8000b3c:	230c      	movs	r3, #12
 8000b3e:	18fb      	adds	r3, r7, r3
 8000b40:	6818      	ldr	r0, [r3, #0]
 8000b42:	f7ff fedf 	bl	8000904 <spi_msg_out>
		for (uint16_t col = 0; col < display_width; col++){
 8000b46:	193b      	adds	r3, r7, r4
 8000b48:	881a      	ldrh	r2, [r3, #0]
 8000b4a:	193b      	adds	r3, r7, r4
 8000b4c:	3201      	adds	r2, #1
 8000b4e:	801a      	strh	r2, [r3, #0]
 8000b50:	2314      	movs	r3, #20
 8000b52:	18fb      	adds	r3, r7, r3
 8000b54:	881b      	ldrh	r3, [r3, #0]
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	dcbd      	bgt.n	8000ad8 <display_blank+0x50>
	for (uint16_t pg = 0; pg < CHECKS_WIDE; pg++){
 8000b5c:	2116      	movs	r1, #22
 8000b5e:	187b      	adds	r3, r7, r1
 8000b60:	881a      	ldrh	r2, [r3, #0]
 8000b62:	187b      	adds	r3, r7, r1
 8000b64:	3201      	adds	r2, #1
 8000b66:	801a      	strh	r2, [r3, #0]
 8000b68:	2316      	movs	r3, #22
 8000b6a:	18fb      	adds	r3, r7, r3
 8000b6c:	881b      	ldrh	r3, [r3, #0]
 8000b6e:	2b07      	cmp	r3, #7
 8000b70:	d99d      	bls.n	8000aae <display_blank+0x26>
		}
	}
}
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	46c0      	nop			; (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	b007      	add	sp, #28
 8000b7a:	bd90      	pop	{r4, r7, pc}

08000b7c <display_checkerboard>:


void display_checkerboard(void){
 8000b7c:	b590      	push	{r4, r7, lr}
 8000b7e:	b089      	sub	sp, #36	; 0x24
 8000b80:	af00      	add	r7, sp, #0
	const int checkerboard_squares = CHECKS_WIDE;
 8000b82:	2308      	movs	r3, #8
 8000b84:	61bb      	str	r3, [r7, #24]
	const int checkerboard_pixels_wide = PIXELS_PER_CHECK * CHECKS_WIDE;
 8000b86:	2340      	movs	r3, #64	; 0x40
 8000b88:	617b      	str	r3, [r7, #20]
	const int display_width = DISPLAY_WIDTH;
 8000b8a:	2366      	movs	r3, #102	; 0x66
 8000b8c:	613b      	str	r3, [r7, #16]
	const DOGS_packet black = {1, 0xFF};
	const DOGS_packet white = {1, 0x00};
 8000b8e:	200c      	movs	r0, #12
 8000b90:	183b      	adds	r3, r7, r0
 8000b92:	781a      	ldrb	r2, [r3, #0]
 8000b94:	2101      	movs	r1, #1
 8000b96:	430a      	orrs	r2, r1
 8000b98:	701a      	strb	r2, [r3, #0]
 8000b9a:	183b      	adds	r3, r7, r0
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	705a      	strb	r2, [r3, #1]
	for (uint16_t pg = 0; pg < checkerboard_squares; pg++){
 8000ba0:	231e      	movs	r3, #30
 8000ba2:	18fb      	adds	r3, r7, r3
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	801a      	strh	r2, [r3, #0]
 8000ba8:	e080      	b.n	8000cac <display_checkerboard+0x130>
		DOGS_packet page_set = {0, 0xb0|pg};
 8000baa:	2008      	movs	r0, #8
 8000bac:	183b      	adds	r3, r7, r0
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	438a      	bics	r2, r1
 8000bb4:	701a      	strb	r2, [r3, #0]
 8000bb6:	231e      	movs	r3, #30
 8000bb8:	18fb      	adds	r3, r7, r3
 8000bba:	881b      	ldrh	r3, [r3, #0]
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	2250      	movs	r2, #80	; 0x50
 8000bc0:	4252      	negs	r2, r2
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	183b      	adds	r3, r7, r0
 8000bc8:	705a      	strb	r2, [r3, #1]
		for (uint16_t col = 0; col < display_width; col++){
 8000bca:	231c      	movs	r3, #28
 8000bcc:	18fb      	adds	r3, r7, r3
 8000bce:	2200      	movs	r2, #0
 8000bd0:	801a      	strh	r2, [r3, #0]
 8000bd2:	e05f      	b.n	8000c94 <display_checkerboard+0x118>
			spi_msg_out(page_set);
 8000bd4:	2308      	movs	r3, #8
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	6818      	ldr	r0, [r3, #0]
 8000bda:	f7ff fe93 	bl	8000904 <spi_msg_out>

			DOGS_packet col_set[2] = {{0, (col &0x0f)}, {0, 0x10|(col>>4)}};
 8000bde:	1d3b      	adds	r3, r7, #4
 8000be0:	781a      	ldrb	r2, [r3, #0]
 8000be2:	2101      	movs	r1, #1
 8000be4:	438a      	bics	r2, r1
 8000be6:	701a      	strb	r2, [r3, #0]
 8000be8:	241c      	movs	r4, #28
 8000bea:	193b      	adds	r3, r7, r4
 8000bec:	881b      	ldrh	r3, [r3, #0]
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	220f      	movs	r2, #15
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	1d3b      	adds	r3, r7, #4
 8000bf8:	705a      	strb	r2, [r3, #1]
 8000bfa:	1d3b      	adds	r3, r7, #4
 8000bfc:	789a      	ldrb	r2, [r3, #2]
 8000bfe:	2101      	movs	r1, #1
 8000c00:	438a      	bics	r2, r1
 8000c02:	709a      	strb	r2, [r3, #2]
 8000c04:	193b      	adds	r3, r7, r4
 8000c06:	881b      	ldrh	r3, [r3, #0]
 8000c08:	091b      	lsrs	r3, r3, #4
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	2210      	movs	r2, #16
 8000c10:	4313      	orrs	r3, r2
 8000c12:	b2da      	uxtb	r2, r3
 8000c14:	1d3b      	adds	r3, r7, #4
 8000c16:	70da      	strb	r2, [r3, #3]
			spi_msg_out(col_set[0]);
 8000c18:	1d3b      	adds	r3, r7, #4
 8000c1a:	6818      	ldr	r0, [r3, #0]
 8000c1c:	f7ff fe72 	bl	8000904 <spi_msg_out>
			spi_msg_out(col_set[1]);
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	2202      	movs	r2, #2
 8000c24:	5a9a      	ldrh	r2, [r3, r2]
 8000c26:	2300      	movs	r3, #0
 8000c28:	0412      	lsls	r2, r2, #16
 8000c2a:	0c12      	lsrs	r2, r2, #16
 8000c2c:	0c1b      	lsrs	r3, r3, #16
 8000c2e:	041b      	lsls	r3, r3, #16
 8000c30:	4313      	orrs	r3, r2
 8000c32:	0018      	movs	r0, r3
 8000c34:	f7ff fe66 	bl	8000904 <spi_msg_out>
			if ((col < checkerboard_pixels_wide) &
 8000c38:	193b      	adds	r3, r7, r4
 8000c3a:	881b      	ldrh	r3, [r3, #0]
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	1c11      	adds	r1, r2, #0
 8000c40:	697a      	ldr	r2, [r7, #20]
 8000c42:	429a      	cmp	r2, r3
 8000c44:	dc01      	bgt.n	8000c4a <display_checkerboard+0xce>
 8000c46:	2300      	movs	r3, #0
 8000c48:	1c19      	adds	r1, r3, #0
 8000c4a:	b2cb      	uxtb	r3, r1
					!((pg+col/PIXELS_PER_CHECK) & 0x01))
 8000c4c:	221c      	movs	r2, #28
 8000c4e:	18ba      	adds	r2, r7, r2
 8000c50:	8812      	ldrh	r2, [r2, #0]
 8000c52:	08d2      	lsrs	r2, r2, #3
 8000c54:	b291      	uxth	r1, r2
 8000c56:	221e      	movs	r2, #30
 8000c58:	18ba      	adds	r2, r7, r2
 8000c5a:	8812      	ldrh	r2, [r2, #0]
 8000c5c:	188a      	adds	r2, r1, r2
 8000c5e:	b292      	uxth	r2, r2
 8000c60:	0011      	movs	r1, r2
 8000c62:	2201      	movs	r2, #1
 8000c64:	400a      	ands	r2, r1
			if ((col < checkerboard_pixels_wide) &
 8000c66:	4251      	negs	r1, r2
 8000c68:	414a      	adcs	r2, r1
 8000c6a:	b2d2      	uxtb	r2, r2
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d004      	beq.n	8000c7e <display_checkerboard+0x102>
			{ // BIT-BANGING for evenness is QUICK
				spi_msg_out(black);
 8000c74:	4b13      	ldr	r3, [pc, #76]	; (8000cc4 <display_checkerboard+0x148>)
 8000c76:	6818      	ldr	r0, [r3, #0]
 8000c78:	f7ff fe44 	bl	8000904 <spi_msg_out>
 8000c7c:	e004      	b.n	8000c88 <display_checkerboard+0x10c>
			}else{
				spi_msg_out(white);
 8000c7e:	230c      	movs	r3, #12
 8000c80:	18fb      	adds	r3, r7, r3
 8000c82:	6818      	ldr	r0, [r3, #0]
 8000c84:	f7ff fe3e 	bl	8000904 <spi_msg_out>
		for (uint16_t col = 0; col < display_width; col++){
 8000c88:	211c      	movs	r1, #28
 8000c8a:	187b      	adds	r3, r7, r1
 8000c8c:	881a      	ldrh	r2, [r3, #0]
 8000c8e:	187b      	adds	r3, r7, r1
 8000c90:	3201      	adds	r2, #1
 8000c92:	801a      	strh	r2, [r3, #0]
 8000c94:	231c      	movs	r3, #28
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	881b      	ldrh	r3, [r3, #0]
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	dc99      	bgt.n	8000bd4 <display_checkerboard+0x58>
	for (uint16_t pg = 0; pg < checkerboard_squares; pg++){
 8000ca0:	211e      	movs	r1, #30
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	881a      	ldrh	r2, [r3, #0]
 8000ca6:	187b      	adds	r3, r7, r1
 8000ca8:	3201      	adds	r2, #1
 8000caa:	801a      	strh	r2, [r3, #0]
 8000cac:	231e      	movs	r3, #30
 8000cae:	18fb      	adds	r3, r7, r3
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	69ba      	ldr	r2, [r7, #24]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	dd00      	ble.n	8000cba <display_checkerboard+0x13e>
 8000cb8:	e777      	b.n	8000baa <display_checkerboard+0x2e>
			}
		}
	}
}
 8000cba:	46c0      	nop			; (mov r8, r8)
 8000cbc:	46c0      	nop			; (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	b009      	add	sp, #36	; 0x24
 8000cc2:	bd90      	pop	{r4, r7, pc}
 8000cc4:	08006054 	.word	0x08006054

08000cc8 <display_paint_square>:
		}
	}
}


static void display_paint_square(uint8_t l_to_r, uint8_t t_to_b, DOGS_packet p){
 8000cc8:	b5b0      	push	{r4, r5, r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	003b      	movs	r3, r7
 8000cd0:	801a      	strh	r2, [r3, #0]
 8000cd2:	1dfb      	adds	r3, r7, #7
 8000cd4:	1c02      	adds	r2, r0, #0
 8000cd6:	701a      	strb	r2, [r3, #0]
 8000cd8:	1dbb      	adds	r3, r7, #6
 8000cda:	1c0a      	adds	r2, r1, #0
 8000cdc:	701a      	strb	r2, [r3, #0]
	if ((l_to_r > (DISPLAY_WIDTH/PIXELS_PER_CHECK))||(t_to_b > CHECKS_WIDE)) {
 8000cde:	1dfb      	adds	r3, r7, #7
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	2b0c      	cmp	r3, #12
 8000ce4:	d803      	bhi.n	8000cee <display_paint_square+0x26>
 8000ce6:	1dbb      	adds	r3, r7, #6
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b08      	cmp	r3, #8
 8000cec:	d902      	bls.n	8000cf4 <display_paint_square+0x2c>
		display_checkerboard();
 8000cee:	f7ff ff45 	bl	8000b7c <display_checkerboard>
 8000cf2:	e05d      	b.n	8000db0 <display_paint_square+0xe8>
	}
	else {
		DOGS_packet page_set = {0, 0xb0|t_to_b};
 8000cf4:	2010      	movs	r0, #16
 8000cf6:	183b      	adds	r3, r7, r0
 8000cf8:	781a      	ldrb	r2, [r3, #0]
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	438a      	bics	r2, r1
 8000cfe:	701a      	strb	r2, [r3, #0]
 8000d00:	1dbb      	adds	r3, r7, #6
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2250      	movs	r2, #80	; 0x50
 8000d06:	4252      	negs	r2, r2
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	183b      	adds	r3, r7, r0
 8000d0e:	705a      	strb	r2, [r3, #1]
		spi_msg_out(page_set);
 8000d10:	183b      	adds	r3, r7, r0
 8000d12:	6818      	ldr	r0, [r3, #0]
 8000d14:	f7ff fdf6 	bl	8000904 <spi_msg_out>
		for (uint16_t n = 0; n < PIXELS_PER_CHECK; n++){
 8000d18:	2316      	movs	r3, #22
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	801a      	strh	r2, [r3, #0]
 8000d20:	e040      	b.n	8000da4 <display_paint_square+0xdc>
			uint8_t col = l_to_r * PIXELS_PER_CHECK + n;
 8000d22:	1dfb      	adds	r3, r7, #7
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	b2d9      	uxtb	r1, r3
 8000d2a:	2516      	movs	r5, #22
 8000d2c:	197b      	adds	r3, r7, r5
 8000d2e:	881b      	ldrh	r3, [r3, #0]
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	2415      	movs	r4, #21
 8000d34:	193b      	adds	r3, r7, r4
 8000d36:	188a      	adds	r2, r1, r2
 8000d38:	701a      	strb	r2, [r3, #0]
			DOGS_packet col_set[2] = {{0, (col &0x0f)}, {0, 0x10|(col>>4)}};
 8000d3a:	200c      	movs	r0, #12
 8000d3c:	183b      	adds	r3, r7, r0
 8000d3e:	781a      	ldrb	r2, [r3, #0]
 8000d40:	2101      	movs	r1, #1
 8000d42:	438a      	bics	r2, r1
 8000d44:	701a      	strb	r2, [r3, #0]
 8000d46:	193b      	adds	r3, r7, r4
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	220f      	movs	r2, #15
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	b2da      	uxtb	r2, r3
 8000d50:	183b      	adds	r3, r7, r0
 8000d52:	705a      	strb	r2, [r3, #1]
 8000d54:	183b      	adds	r3, r7, r0
 8000d56:	789a      	ldrb	r2, [r3, #2]
 8000d58:	2101      	movs	r1, #1
 8000d5a:	438a      	bics	r2, r1
 8000d5c:	709a      	strb	r2, [r3, #2]
 8000d5e:	193b      	adds	r3, r7, r4
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	091b      	lsrs	r3, r3, #4
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	2210      	movs	r2, #16
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	183b      	adds	r3, r7, r0
 8000d6e:	70da      	strb	r2, [r3, #3]
			spi_msg_out(col_set[0]);
 8000d70:	0004      	movs	r4, r0
 8000d72:	183b      	adds	r3, r7, r0
 8000d74:	6818      	ldr	r0, [r3, #0]
 8000d76:	f7ff fdc5 	bl	8000904 <spi_msg_out>
			spi_msg_out(col_set[1]);
 8000d7a:	193b      	adds	r3, r7, r4
 8000d7c:	2202      	movs	r2, #2
 8000d7e:	5a9a      	ldrh	r2, [r3, r2]
 8000d80:	2300      	movs	r3, #0
 8000d82:	0412      	lsls	r2, r2, #16
 8000d84:	0c12      	lsrs	r2, r2, #16
 8000d86:	0c1b      	lsrs	r3, r3, #16
 8000d88:	041b      	lsls	r3, r3, #16
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	f7ff fdb9 	bl	8000904 <spi_msg_out>
			spi_msg_out(p);
 8000d92:	003b      	movs	r3, r7
 8000d94:	6818      	ldr	r0, [r3, #0]
 8000d96:	f7ff fdb5 	bl	8000904 <spi_msg_out>
		for (uint16_t n = 0; n < PIXELS_PER_CHECK; n++){
 8000d9a:	197b      	adds	r3, r7, r5
 8000d9c:	881a      	ldrh	r2, [r3, #0]
 8000d9e:	197b      	adds	r3, r7, r5
 8000da0:	3201      	adds	r2, #1
 8000da2:	801a      	strh	r2, [r3, #0]
 8000da4:	2316      	movs	r3, #22
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	881b      	ldrh	r3, [r3, #0]
 8000daa:	2b07      	cmp	r3, #7
 8000dac:	d9b9      	bls.n	8000d22 <display_paint_square+0x5a>
		}
	}
}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	46c0      	nop			; (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b006      	add	sp, #24
 8000db6:	bdb0      	pop	{r4, r5, r7, pc}

08000db8 <display_white_square>:

void display_white_square(uint8_t l_to_r, uint8_t t_to_b){
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	0002      	movs	r2, r0
 8000dc0:	1dfb      	adds	r3, r7, #7
 8000dc2:	701a      	strb	r2, [r3, #0]
 8000dc4:	1dbb      	adds	r3, r7, #6
 8000dc6:	1c0a      	adds	r2, r1, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
	const DOGS_packet white = {1, 0x00};
 8000dca:	200c      	movs	r0, #12
 8000dcc:	183b      	adds	r3, r7, r0
 8000dce:	781a      	ldrb	r2, [r3, #0]
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	430a      	orrs	r2, r1
 8000dd4:	701a      	strb	r2, [r3, #0]
 8000dd6:	183b      	adds	r3, r7, r0
 8000dd8:	2200      	movs	r2, #0
 8000dda:	705a      	strb	r2, [r3, #1]
	display_paint_square(l_to_r, t_to_b, white);
 8000ddc:	183b      	adds	r3, r7, r0
 8000dde:	1dba      	adds	r2, r7, #6
 8000de0:	7811      	ldrb	r1, [r2, #0]
 8000de2:	1dfa      	adds	r2, r7, #7
 8000de4:	7810      	ldrb	r0, [r2, #0]
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	f7ff ff6e 	bl	8000cc8 <display_paint_square>
}
 8000dec:	46c0      	nop			; (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	b004      	add	sp, #16
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <display_dark_square>:

void display_dark_square(uint8_t l_to_r, uint8_t t_to_b){
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	0002      	movs	r2, r0
 8000dfc:	1dfb      	adds	r3, r7, #7
 8000dfe:	701a      	strb	r2, [r3, #0]
 8000e00:	1dbb      	adds	r3, r7, #6
 8000e02:	1c0a      	adds	r2, r1, #0
 8000e04:	701a      	strb	r2, [r3, #0]
	const DOGS_packet black = {1, 0xFF};
	display_paint_square(l_to_r, t_to_b, black);
 8000e06:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <display_dark_square+0x2c>)
 8000e08:	1dba      	adds	r2, r7, #6
 8000e0a:	7811      	ldrb	r1, [r2, #0]
 8000e0c:	1dfa      	adds	r2, r7, #7
 8000e0e:	7810      	ldrb	r0, [r2, #0]
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	f7ff ff59 	bl	8000cc8 <display_paint_square>
}
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	b002      	add	sp, #8
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	08006058 	.word	0x08006058

08000e24 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Timer 17 running at 10 ms period will
volatile int32_t timer_isr_countdown = 10000;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
	timer_isr_countdown--;
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	1e5a      	subs	r2, r3, #1
 8000e32:	4b03      	ldr	r3, [pc, #12]	; (8000e40 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000e34:	601a      	str	r2, [r3, #0]
}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b002      	add	sp, #8
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	20000000 	.word	0x20000000

08000e44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e48:	f001 fa3a 	bl	80022c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e4c:	f000 f812 	bl	8000e74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e50:	f000 f90c 	bl	800106c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e54:	f000 f8bc 	bl	8000fd0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000e58:	f000 f854 	bl	8000f04 <MX_SPI2_Init>
  MX_TIM17_Init();
 8000e5c:	f000 f890 	bl	8000f80 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim17);  // SMC - Start the timer
 8000e60:	4b03      	ldr	r3, [pc, #12]	; (8000e70 <main+0x2c>)
 8000e62:	0018      	movs	r0, r3
 8000e64:	f002 ffd4 	bl	8003e10 <HAL_TIM_Base_Start_IT>
  snake_main();
 8000e68:	f000 ff02 	bl	8001c70 <snake_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e6c:	e7fe      	b.n	8000e6c <main+0x28>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	200000f4 	.word	0x200000f4

08000e74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b093      	sub	sp, #76	; 0x4c
 8000e78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e7a:	2410      	movs	r4, #16
 8000e7c:	193b      	adds	r3, r7, r4
 8000e7e:	0018      	movs	r0, r3
 8000e80:	2338      	movs	r3, #56	; 0x38
 8000e82:	001a      	movs	r2, r3
 8000e84:	2100      	movs	r1, #0
 8000e86:	f004 f834 	bl	8004ef2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e8a:	003b      	movs	r3, r7
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	2310      	movs	r3, #16
 8000e90:	001a      	movs	r2, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	f004 f82d 	bl	8004ef2 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e98:	2380      	movs	r3, #128	; 0x80
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f001 fd11 	bl	80028c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ea2:	193b      	adds	r3, r7, r4
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ea8:	193b      	adds	r3, r7, r4
 8000eaa:	2280      	movs	r2, #128	; 0x80
 8000eac:	0052      	lsls	r2, r2, #1
 8000eae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000eb0:	193b      	adds	r3, r7, r4
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eb6:	193b      	adds	r3, r7, r4
 8000eb8:	2240      	movs	r2, #64	; 0x40
 8000eba:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ebc:	193b      	adds	r3, r7, r4
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec2:	193b      	adds	r3, r7, r4
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	f001 fd49 	bl	800295c <HAL_RCC_OscConfig>
 8000eca:	1e03      	subs	r3, r0, #0
 8000ecc:	d001      	beq.n	8000ed2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000ece:	f000 f981 	bl	80011d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed2:	003b      	movs	r3, r7
 8000ed4:	2207      	movs	r2, #7
 8000ed6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ed8:	003b      	movs	r3, r7
 8000eda:	2200      	movs	r2, #0
 8000edc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ede:	003b      	movs	r3, r7
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ee4:	003b      	movs	r3, r7
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000eea:	003b      	movs	r3, r7
 8000eec:	2100      	movs	r1, #0
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f002 f84e 	bl	8002f90 <HAL_RCC_ClockConfig>
 8000ef4:	1e03      	subs	r3, r0, #0
 8000ef6:	d001      	beq.n	8000efc <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000ef8:	f000 f96c 	bl	80011d4 <Error_Handler>
  }
}
 8000efc:	46c0      	nop			; (mov r8, r8)
 8000efe:	46bd      	mov	sp, r7
 8000f00:	b013      	add	sp, #76	; 0x4c
 8000f02:	bd90      	pop	{r4, r7, pc}

08000f04 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f08:	4b1b      	ldr	r3, [pc, #108]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f0a:	4a1c      	ldr	r2, [pc, #112]	; (8000f7c <MX_SPI2_Init+0x78>)
 8000f0c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f0e:	4b1a      	ldr	r3, [pc, #104]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f10:	2282      	movs	r2, #130	; 0x82
 8000f12:	0052      	lsls	r2, r2, #1
 8000f14:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f16:	4b18      	ldr	r3, [pc, #96]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f1c:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f1e:	22e0      	movs	r2, #224	; 0xe0
 8000f20:	00d2      	lsls	r2, r2, #3
 8000f22:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f24:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f2a:	4b13      	ldr	r3, [pc, #76]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f32:	2280      	movs	r2, #128	; 0x80
 8000f34:	0092      	lsls	r2, r2, #2
 8000f36:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000f38:	4b0f      	ldr	r3, [pc, #60]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f3a:	2208      	movs	r2, #8
 8000f3c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f3e:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f44:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f4a:	4b0b      	ldr	r3, [pc, #44]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f50:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f52:	2207      	movs	r2, #7
 8000f54:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f56:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f5c:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f5e:	2208      	movs	r2, #8
 8000f60:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f62:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <MX_SPI2_Init+0x74>)
 8000f64:	0018      	movs	r0, r3
 8000f66:	f002 fb75 	bl	8003654 <HAL_SPI_Init>
 8000f6a:	1e03      	subs	r3, r0, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f6e:	f000 f931 	bl	80011d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f72:	46c0      	nop			; (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000090 	.word	0x20000090
 8000f7c:	40003800 	.word	0x40003800

08000f80 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <MX_TIM17_Init+0x44>)
 8000f86:	4a10      	ldr	r2, [pc, #64]	; (8000fc8 <MX_TIM17_Init+0x48>)
 8000f88:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <MX_TIM17_Init+0x44>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <MX_TIM17_Init+0x44>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000f96:	4b0b      	ldr	r3, [pc, #44]	; (8000fc4 <MX_TIM17_Init+0x44>)
 8000f98:	4a0c      	ldr	r2, [pc, #48]	; (8000fcc <MX_TIM17_Init+0x4c>)
 8000f9a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f9c:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <MX_TIM17_Init+0x44>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000fa2:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <MX_TIM17_Init+0x44>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fa8:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <MX_TIM17_Init+0x44>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000fae:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <MX_TIM17_Init+0x44>)
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	f002 fed5 	bl	8003d60 <HAL_TIM_Base_Init>
 8000fb6:	1e03      	subs	r3, r0, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8000fba:	f000 f90b 	bl	80011d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	200000f4 	.word	0x200000f4
 8000fc8:	40014800 	.word	0x40014800
 8000fcc:	0000ffff 	.word	0x0000ffff

08000fd0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fd4:	4b23      	ldr	r3, [pc, #140]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8000fd6:	4a24      	ldr	r2, [pc, #144]	; (8001068 <MX_USART2_UART_Init+0x98>)
 8000fd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fda:	4b22      	ldr	r3, [pc, #136]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8000fdc:	22e1      	movs	r2, #225	; 0xe1
 8000fde:	0252      	lsls	r2, r2, #9
 8000fe0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fe2:	4b20      	ldr	r3, [pc, #128]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fe8:	4b1e      	ldr	r3, [pc, #120]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fee:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ff4:	4b1b      	ldr	r3, [pc, #108]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8000ff6:	220c      	movs	r2, #12
 8000ff8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001000:	4b18      	ldr	r3, [pc, #96]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8001002:	2200      	movs	r2, #0
 8001004:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001006:	4b17      	ldr	r3, [pc, #92]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8001008:	2200      	movs	r2, #0
 800100a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800100c:	4b15      	ldr	r3, [pc, #84]	; (8001064 <MX_USART2_UART_Init+0x94>)
 800100e:	2200      	movs	r2, #0
 8001010:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001012:	4b14      	ldr	r3, [pc, #80]	; (8001064 <MX_USART2_UART_Init+0x94>)
 8001014:	2200      	movs	r2, #0
 8001016:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001018:	4b12      	ldr	r3, [pc, #72]	; (8001064 <MX_USART2_UART_Init+0x94>)
 800101a:	0018      	movs	r0, r3
 800101c:	f003 f93e 	bl	800429c <HAL_UART_Init>
 8001020:	1e03      	subs	r3, r0, #0
 8001022:	d001      	beq.n	8001028 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001024:	f000 f8d6 	bl	80011d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001028:	4b0e      	ldr	r3, [pc, #56]	; (8001064 <MX_USART2_UART_Init+0x94>)
 800102a:	2100      	movs	r1, #0
 800102c:	0018      	movs	r0, r3
 800102e:	f003 fe4d 	bl	8004ccc <HAL_UARTEx_SetTxFifoThreshold>
 8001032:	1e03      	subs	r3, r0, #0
 8001034:	d001      	beq.n	800103a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001036:	f000 f8cd 	bl	80011d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <MX_USART2_UART_Init+0x94>)
 800103c:	2100      	movs	r1, #0
 800103e:	0018      	movs	r0, r3
 8001040:	f003 fe84 	bl	8004d4c <HAL_UARTEx_SetRxFifoThreshold>
 8001044:	1e03      	subs	r3, r0, #0
 8001046:	d001      	beq.n	800104c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001048:	f000 f8c4 	bl	80011d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800104c:	4b05      	ldr	r3, [pc, #20]	; (8001064 <MX_USART2_UART_Init+0x94>)
 800104e:	0018      	movs	r0, r3
 8001050:	f003 fe02 	bl	8004c58 <HAL_UARTEx_DisableFifoMode>
 8001054:	1e03      	subs	r3, r0, #0
 8001056:	d001      	beq.n	800105c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001058:	f000 f8bc 	bl	80011d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800105c:	46c0      	nop			; (mov r8, r8)
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	46c0      	nop			; (mov r8, r8)
 8001064:	20000140 	.word	0x20000140
 8001068:	40004400 	.word	0x40004400

0800106c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b08b      	sub	sp, #44	; 0x2c
 8001070:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001072:	2414      	movs	r4, #20
 8001074:	193b      	adds	r3, r7, r4
 8001076:	0018      	movs	r0, r3
 8001078:	2314      	movs	r3, #20
 800107a:	001a      	movs	r2, r3
 800107c:	2100      	movs	r1, #0
 800107e:	f003 ff38 	bl	8004ef2 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001082:	4b51      	ldr	r3, [pc, #324]	; (80011c8 <MX_GPIO_Init+0x15c>)
 8001084:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001086:	4b50      	ldr	r3, [pc, #320]	; (80011c8 <MX_GPIO_Init+0x15c>)
 8001088:	2104      	movs	r1, #4
 800108a:	430a      	orrs	r2, r1
 800108c:	635a      	str	r2, [r3, #52]	; 0x34
 800108e:	4b4e      	ldr	r3, [pc, #312]	; (80011c8 <MX_GPIO_Init+0x15c>)
 8001090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001092:	2204      	movs	r2, #4
 8001094:	4013      	ands	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
 8001098:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800109a:	4b4b      	ldr	r3, [pc, #300]	; (80011c8 <MX_GPIO_Init+0x15c>)
 800109c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800109e:	4b4a      	ldr	r3, [pc, #296]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010a0:	2120      	movs	r1, #32
 80010a2:	430a      	orrs	r2, r1
 80010a4:	635a      	str	r2, [r3, #52]	; 0x34
 80010a6:	4b48      	ldr	r3, [pc, #288]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010aa:	2220      	movs	r2, #32
 80010ac:	4013      	ands	r3, r2
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	4b45      	ldr	r3, [pc, #276]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010b6:	4b44      	ldr	r3, [pc, #272]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010b8:	2101      	movs	r1, #1
 80010ba:	430a      	orrs	r2, r1
 80010bc:	635a      	str	r2, [r3, #52]	; 0x34
 80010be:	4b42      	ldr	r3, [pc, #264]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010c2:	2201      	movs	r2, #1
 80010c4:	4013      	ands	r3, r2
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ca:	4b3f      	ldr	r3, [pc, #252]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010ce:	4b3e      	ldr	r3, [pc, #248]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010d0:	2102      	movs	r1, #2
 80010d2:	430a      	orrs	r2, r1
 80010d4:	635a      	str	r2, [r3, #52]	; 0x34
 80010d6:	4b3c      	ldr	r3, [pc, #240]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010da:	2202      	movs	r2, #2
 80010dc:	4013      	ands	r3, r2
 80010de:	607b      	str	r3, [r7, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010e2:	4b39      	ldr	r3, [pc, #228]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010e6:	4b38      	ldr	r3, [pc, #224]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010e8:	2108      	movs	r1, #8
 80010ea:	430a      	orrs	r2, r1
 80010ec:	635a      	str	r2, [r3, #52]	; 0x34
 80010ee:	4b36      	ldr	r3, [pc, #216]	; (80011c8 <MX_GPIO_Init+0x15c>)
 80010f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010f2:	2208      	movs	r2, #8
 80010f4:	4013      	ands	r3, r2
 80010f6:	603b      	str	r3, [r7, #0]
 80010f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DOGS_reset_Pin|nC_D_Pin|LED_GREEN_Pin|QuadKnobA_Pin, GPIO_PIN_RESET);
 80010fa:	23a0      	movs	r3, #160	; 0xa0
 80010fc:	05db      	lsls	r3, r3, #23
 80010fe:	2200      	movs	r2, #0
 8001100:	2163      	movs	r1, #99	; 0x63
 8001102:	0018      	movs	r0, r3
 8001104:	f001 fbc1 	bl	800288a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nSS_GPIO_Port, nSS_Pin, GPIO_PIN_RESET);
 8001108:	2380      	movs	r3, #128	; 0x80
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	482f      	ldr	r0, [pc, #188]	; (80011cc <MX_GPIO_Init+0x160>)
 800110e:	2200      	movs	r2, #0
 8001110:	0019      	movs	r1, r3
 8001112:	f001 fbba 	bl	800288a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(QuadKnobB_GPIO_Port, QuadKnobB_Pin, GPIO_PIN_RESET);
 8001116:	4b2e      	ldr	r3, [pc, #184]	; (80011d0 <MX_GPIO_Init+0x164>)
 8001118:	2200      	movs	r2, #0
 800111a:	2140      	movs	r1, #64	; 0x40
 800111c:	0018      	movs	r0, r3
 800111e:	f001 fbb4 	bl	800288a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DOGS_reset_Pin nC_D_Pin QuadKnobA_Pin */
  GPIO_InitStruct.Pin = DOGS_reset_Pin|nC_D_Pin|QuadKnobA_Pin;
 8001122:	193b      	adds	r3, r7, r4
 8001124:	2243      	movs	r2, #67	; 0x43
 8001126:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001128:	193b      	adds	r3, r7, r4
 800112a:	2201      	movs	r2, #1
 800112c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	193b      	adds	r3, r7, r4
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001134:	193b      	adds	r3, r7, r4
 8001136:	2200      	movs	r2, #0
 8001138:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113a:	193a      	adds	r2, r7, r4
 800113c:	23a0      	movs	r3, #160	; 0xa0
 800113e:	05db      	lsls	r3, r3, #23
 8001140:	0011      	movs	r1, r2
 8001142:	0018      	movs	r0, r3
 8001144:	f001 fa20 	bl	8002588 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8001148:	193b      	adds	r3, r7, r4
 800114a:	2220      	movs	r2, #32
 800114c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114e:	193b      	adds	r3, r7, r4
 8001150:	2201      	movs	r2, #1
 8001152:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	193b      	adds	r3, r7, r4
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800115a:	193b      	adds	r3, r7, r4
 800115c:	2202      	movs	r2, #2
 800115e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8001160:	193a      	adds	r2, r7, r4
 8001162:	23a0      	movs	r3, #160	; 0xa0
 8001164:	05db      	lsls	r3, r3, #23
 8001166:	0011      	movs	r1, r2
 8001168:	0018      	movs	r0, r3
 800116a:	f001 fa0d 	bl	8002588 <HAL_GPIO_Init>

  /*Configure GPIO pin : nSS_Pin */
  GPIO_InitStruct.Pin = nSS_Pin;
 800116e:	0021      	movs	r1, r4
 8001170:	187b      	adds	r3, r7, r1
 8001172:	2280      	movs	r2, #128	; 0x80
 8001174:	0092      	lsls	r2, r2, #2
 8001176:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001178:	000c      	movs	r4, r1
 800117a:	193b      	adds	r3, r7, r4
 800117c:	2201      	movs	r2, #1
 800117e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	193b      	adds	r3, r7, r4
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001186:	193b      	adds	r3, r7, r4
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(nSS_GPIO_Port, &GPIO_InitStruct);
 800118c:	193b      	adds	r3, r7, r4
 800118e:	4a0f      	ldr	r2, [pc, #60]	; (80011cc <MX_GPIO_Init+0x160>)
 8001190:	0019      	movs	r1, r3
 8001192:	0010      	movs	r0, r2
 8001194:	f001 f9f8 	bl	8002588 <HAL_GPIO_Init>

  /*Configure GPIO pin : QuadKnobB_Pin */
  GPIO_InitStruct.Pin = QuadKnobB_Pin;
 8001198:	0021      	movs	r1, r4
 800119a:	187b      	adds	r3, r7, r1
 800119c:	2240      	movs	r2, #64	; 0x40
 800119e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a0:	187b      	adds	r3, r7, r1
 80011a2:	2201      	movs	r2, #1
 80011a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	187b      	adds	r3, r7, r1
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ac:	187b      	adds	r3, r7, r1
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(QuadKnobB_GPIO_Port, &GPIO_InitStruct);
 80011b2:	187b      	adds	r3, r7, r1
 80011b4:	4a06      	ldr	r2, [pc, #24]	; (80011d0 <MX_GPIO_Init+0x164>)
 80011b6:	0019      	movs	r1, r3
 80011b8:	0010      	movs	r0, r2
 80011ba:	f001 f9e5 	bl	8002588 <HAL_GPIO_Init>

}
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b00b      	add	sp, #44	; 0x2c
 80011c4:	bd90      	pop	{r4, r7, pc}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	40021000 	.word	0x40021000
 80011cc:	50000c00 	.word	0x50000c00
 80011d0:	50000400 	.word	0x50000400

080011d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d8:	b672      	cpsid	i
}
 80011da:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011dc:	e7fe      	b.n	80011dc <Error_Handler+0x8>
	...

080011e0 <incremental_show_snake>:

#include "snake_enums.h"
#include "snake_gameplay.h"
#include "display_DOGS_102.h"

void incremental_show_snake(const snake_game* s, bool board_updated){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	000a      	movs	r2, r1
 80011ea:	1cfb      	adds	r3, r7, #3
 80011ec:	701a      	strb	r2, [r3, #0]
	static int16_t x = 0;
	static int16_t y = 0;
	static int8_t b[CHECKS_WIDE][CHECKS_WIDE] = {0};

	if (board_updated){
 80011ee:	1cfb      	adds	r3, r7, #3
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d02b      	beq.n	800124e <incremental_show_snake+0x6e>
		// clear canvas
		for (int r = 0; r < CHECKS_WIDE; r++){
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	e013      	b.n	8001224 <incremental_show_snake+0x44>
			for (int c = 0; c < CHECKS_WIDE; c++){
 80011fc:	2300      	movs	r3, #0
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	e00a      	b.n	8001218 <incremental_show_snake+0x38>
				b[r][c] = 0;
 8001202:	4a39      	ldr	r2, [pc, #228]	; (80012e8 <incremental_show_snake+0x108>)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	18d2      	adds	r2, r2, r3
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	18d3      	adds	r3, r2, r3
 800120e:	2200      	movs	r2, #0
 8001210:	701a      	strb	r2, [r3, #0]
			for (int c = 0; c < CHECKS_WIDE; c++){
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	3301      	adds	r3, #1
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	2b07      	cmp	r3, #7
 800121c:	ddf1      	ble.n	8001202 <incremental_show_snake+0x22>
		for (int r = 0; r < CHECKS_WIDE; r++){
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	3301      	adds	r3, #1
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2b07      	cmp	r3, #7
 8001228:	dde8      	ble.n	80011fc <incremental_show_snake+0x1c>
			}
		}
		// paint canvas
		snake_plot(s,b);
 800122a:	4a2f      	ldr	r2, [pc, #188]	; (80012e8 <incremental_show_snake+0x108>)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	0011      	movs	r1, r2
 8001230:	0018      	movs	r0, r3
 8001232:	f000 f935 	bl	80014a0 <snake_plot>
		fruit_plot(s,b);
 8001236:	4a2c      	ldr	r2, [pc, #176]	; (80012e8 <incremental_show_snake+0x108>)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	0011      	movs	r1, r2
 800123c:	0018      	movs	r0, r3
 800123e:	f000 fa07 	bl	8001650 <fruit_plot>
		// restart at top-left
		x = 0;
 8001242:	4b2a      	ldr	r3, [pc, #168]	; (80012ec <incremental_show_snake+0x10c>)
 8001244:	2200      	movs	r2, #0
 8001246:	801a      	strh	r2, [r3, #0]
		y = 0;
 8001248:	4b29      	ldr	r3, [pc, #164]	; (80012f0 <incremental_show_snake+0x110>)
 800124a:	2200      	movs	r2, #0
 800124c:	801a      	strh	r2, [r3, #0]
	}
	if (b[x][y] == 0){
 800124e:	4b27      	ldr	r3, [pc, #156]	; (80012ec <incremental_show_snake+0x10c>)
 8001250:	2200      	movs	r2, #0
 8001252:	5e9b      	ldrsh	r3, [r3, r2]
 8001254:	0018      	movs	r0, r3
 8001256:	4b26      	ldr	r3, [pc, #152]	; (80012f0 <incremental_show_snake+0x110>)
 8001258:	2200      	movs	r2, #0
 800125a:	5e9b      	ldrsh	r3, [r3, r2]
 800125c:	0019      	movs	r1, r3
 800125e:	4a22      	ldr	r2, [pc, #136]	; (80012e8 <incremental_show_snake+0x108>)
 8001260:	00c3      	lsls	r3, r0, #3
 8001262:	18d3      	adds	r3, r2, r3
 8001264:	565b      	ldrsb	r3, [r3, r1]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d10c      	bne.n	8001284 <incremental_show_snake+0xa4>
		display_white_square(x,y);
 800126a:	4b20      	ldr	r3, [pc, #128]	; (80012ec <incremental_show_snake+0x10c>)
 800126c:	2200      	movs	r2, #0
 800126e:	5e9b      	ldrsh	r3, [r3, r2]
 8001270:	b2da      	uxtb	r2, r3
 8001272:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <incremental_show_snake+0x110>)
 8001274:	2100      	movs	r1, #0
 8001276:	5e5b      	ldrsh	r3, [r3, r1]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	0019      	movs	r1, r3
 800127c:	0010      	movs	r0, r2
 800127e:	f7ff fd9b 	bl	8000db8 <display_white_square>
 8001282:	e00b      	b.n	800129c <incremental_show_snake+0xbc>
	}
	else {
		display_dark_square(x,y);
 8001284:	4b19      	ldr	r3, [pc, #100]	; (80012ec <incremental_show_snake+0x10c>)
 8001286:	2200      	movs	r2, #0
 8001288:	5e9b      	ldrsh	r3, [r3, r2]
 800128a:	b2da      	uxtb	r2, r3
 800128c:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <incremental_show_snake+0x110>)
 800128e:	2100      	movs	r1, #0
 8001290:	5e5b      	ldrsh	r3, [r3, r1]
 8001292:	b2db      	uxtb	r3, r3
 8001294:	0019      	movs	r1, r3
 8001296:	0010      	movs	r0, r2
 8001298:	f7ff fdac 	bl	8000df4 <display_dark_square>
	}

	// Update the statics so that the next plot is a new cell.
	x++;
 800129c:	4b13      	ldr	r3, [pc, #76]	; (80012ec <incremental_show_snake+0x10c>)
 800129e:	2200      	movs	r2, #0
 80012a0:	5e9b      	ldrsh	r3, [r3, r2]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	3301      	adds	r3, #1
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	4b10      	ldr	r3, [pc, #64]	; (80012ec <incremental_show_snake+0x10c>)
 80012ac:	801a      	strh	r2, [r3, #0]
	if (x >= CHECKS_WIDE){
 80012ae:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <incremental_show_snake+0x10c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	5e9b      	ldrsh	r3, [r3, r2]
 80012b4:	2b07      	cmp	r3, #7
 80012b6:	dd13      	ble.n	80012e0 <incremental_show_snake+0x100>
		x = 0;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <incremental_show_snake+0x10c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	801a      	strh	r2, [r3, #0]
		y++;
 80012be:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <incremental_show_snake+0x110>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	5e9b      	ldrsh	r3, [r3, r2]
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	3301      	adds	r3, #1
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	b21a      	sxth	r2, r3
 80012cc:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <incremental_show_snake+0x110>)
 80012ce:	801a      	strh	r2, [r3, #0]
		if (y >= CHECKS_WIDE){
 80012d0:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <incremental_show_snake+0x110>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	5e9b      	ldrsh	r3, [r3, r2]
 80012d6:	2b07      	cmp	r3, #7
 80012d8:	dd02      	ble.n	80012e0 <incremental_show_snake+0x100>
			y = 0;
 80012da:	4b05      	ldr	r3, [pc, #20]	; (80012f0 <incremental_show_snake+0x110>)
 80012dc:	2200      	movs	r2, #0
 80012de:	801a      	strh	r2, [r3, #0]
		}
	}
}
 80012e0:	46c0      	nop			; (mov r8, r8)
 80012e2:	46bd      	mov	sp, r7
 80012e4:	b004      	add	sp, #16
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200001d4 	.word	0x200001d4
 80012ec:	20000214 	.word	0x20000214
 80012f0:	20000216 	.word	0x20000216

080012f4 <smc_queue_init>:
 */

#include "smc_queue.h"
#include "snake_enums.h"

Smc_queue* smc_queue_init(Smc_queue* q){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	q->head = 0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	60da      	str	r2, [r3, #12]
	q->tail= 0;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	609a      	str	r2, [r3, #8]
	q->cap = SMC_Q_BUFSIZE;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	220a      	movs	r2, #10
 800130c:	601a      	str	r2, [r3, #0]
	q->burden = 0;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2200      	movs	r2, #0
 8001312:	605a      	str	r2, [r3, #4]
	q->put = &(smc_queue_put);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a06      	ldr	r2, [pc, #24]	; (8001330 <smc_queue_init+0x3c>)
 8001318:	639a      	str	r2, [r3, #56]	; 0x38
	q->get = &(smc_queue_get);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a05      	ldr	r2, [pc, #20]	; (8001334 <smc_queue_init+0x40>)
 800131e:	641a      	str	r2, [r3, #64]	; 0x40
	q->peek = &(smc_queue_peek);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a05      	ldr	r2, [pc, #20]	; (8001338 <smc_queue_init+0x44>)
 8001324:	63da      	str	r2, [r3, #60]	; 0x3c
	return q;
 8001326:	687b      	ldr	r3, [r7, #4]
}
 8001328:	0018      	movs	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	b002      	add	sp, #8
 800132e:	bd80      	pop	{r7, pc}
 8001330:	0800133d 	.word	0x0800133d
 8001334:	0800139d 	.word	0x0800139d
 8001338:	0800141f 	.word	0x0800141f

0800133c <smc_queue_put>:


bool smc_queue_put(Smc_queue *q, const Q_data *msg){
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
	bool success = false;
 8001346:	210f      	movs	r1, #15
 8001348:	187b      	adds	r3, r7, r1
 800134a:	2200      	movs	r2, #0
 800134c:	701a      	strb	r2, [r3, #0]
	// FIRST check if there is room in the queue
	if (q->burden >= q->cap) success = false;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	429a      	cmp	r2, r3
 8001358:	d303      	bcc.n	8001362 <smc_queue_put+0x26>
 800135a:	187b      	adds	r3, r7, r1
 800135c:	2200      	movs	r2, #0
 800135e:	701a      	strb	r2, [r3, #0]
 8001360:	e015      	b.n	800138e <smc_queue_put+0x52>
	else {
		 q-> burden += 1;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	1c5a      	adds	r2, r3, #1
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	605a      	str	r2, [r3, #4]
		 q->buffer[q->tail] = *msg;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	3304      	adds	r3, #4
 8001374:	0099      	lsls	r1, r3, #2
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	508b      	str	r3, [r1, r2]
		 q->tail += 1;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	1c5a      	adds	r2, r3, #1
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	609a      	str	r2, [r3, #8]
		 success = true;
 8001386:	230f      	movs	r3, #15
 8001388:	18fb      	adds	r3, r7, r3
 800138a:	2201      	movs	r2, #1
 800138c:	701a      	strb	r2, [r3, #0]
	}
	return success;
 800138e:	230f      	movs	r3, #15
 8001390:	18fb      	adds	r3, r7, r3
 8001392:	781b      	ldrb	r3, [r3, #0]
}
 8001394:	0018      	movs	r0, r3
 8001396:	46bd      	mov	sp, r7
 8001398:	b004      	add	sp, #16
 800139a:	bd80      	pop	{r7, pc}

0800139c <smc_queue_get>:

bool smc_queue_get(Smc_queue *q, Q_data  *msg){
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
	bool success = false;
 80013a6:	210f      	movs	r1, #15
 80013a8:	187b      	adds	r3, r7, r1
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
	// FIRST check if there is data in the queue
	if (q->burden == 0) success= false;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d103      	bne.n	80013be <smc_queue_get+0x22>
 80013b6:	187b      	adds	r3, r7, r1
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
 80013bc:	e028      	b.n	8001410 <smc_queue_get+0x74>

	else {
	    // Get message from front
		*msg = q->buffer[0];
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	6912      	ldr	r2, [r2, #16]
 80013c4:	601a      	str	r2, [r3, #0]
		// Shuffle others forward
		for (int n = 0; n < (q->tail - 1); n++){
 80013c6:	2300      	movs	r3, #0
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	e00d      	b.n	80013e8 <smc_queue_get+0x4c>
		   q->buffer[n] = q->buffer[n+1];
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	1c58      	adds	r0, r3, #1
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	68ba      	ldr	r2, [r7, #8]
 80013d4:	3204      	adds	r2, #4
 80013d6:	0092      	lsls	r2, r2, #2
 80013d8:	6879      	ldr	r1, [r7, #4]
 80013da:	3004      	adds	r0, #4
 80013dc:	0080      	lsls	r0, r0, #2
 80013de:	5841      	ldr	r1, [r0, r1]
 80013e0:	50d1      	str	r1, [r2, r3]
		for (int n = 0; n < (q->tail - 1); n++){
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	3301      	adds	r3, #1
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	1e5a      	subs	r2, r3, #1
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d8eb      	bhi.n	80013cc <smc_queue_get+0x30>
		}
		// Bookkeeping
		q-> tail -= 1;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	1e5a      	subs	r2, r3, #1
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	609a      	str	r2, [r3, #8]
		q->burden -= 1;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	1e5a      	subs	r2, r3, #1
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	605a      	str	r2, [r3, #4]
		success = true;
 8001408:	230f      	movs	r3, #15
 800140a:	18fb      	adds	r3, r7, r3
 800140c:	2201      	movs	r2, #1
 800140e:	701a      	strb	r2, [r3, #0]
	}
	return success;
 8001410:	230f      	movs	r3, #15
 8001412:	18fb      	adds	r3, r7, r3
 8001414:	781b      	ldrb	r3, [r3, #0]
}
 8001416:	0018      	movs	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	b004      	add	sp, #16
 800141c:	bd80      	pop	{r7, pc}

0800141e <smc_queue_peek>:


bool smc_queue_peek(const Smc_queue *q, Q_data  *msg){
 800141e:	b580      	push	{r7, lr}
 8001420:	b084      	sub	sp, #16
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	6039      	str	r1, [r7, #0]
	bool success = false;
 8001428:	210f      	movs	r1, #15
 800142a:	187b      	adds	r3, r7, r1
 800142c:	2200      	movs	r2, #0
 800142e:	701a      	strb	r2, [r3, #0]
	// FIRST check if there is data in the queue
	if (q->burden == 0) success = false;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d103      	bne.n	8001440 <smc_queue_peek+0x22>
 8001438:	187b      	adds	r3, r7, r1
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
 800143e:	e007      	b.n	8001450 <smc_queue_peek+0x32>
	// If YES - copy data but do not modify anything.
	else {
		*msg = q->buffer[0];
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	6912      	ldr	r2, [r2, #16]
 8001446:	601a      	str	r2, [r3, #0]
		success = true;
 8001448:	230f      	movs	r3, #15
 800144a:	18fb      	adds	r3, r7, r3
 800144c:	2201      	movs	r2, #1
 800144e:	701a      	strb	r2, [r3, #0]
	}
	return success;
 8001450:	230f      	movs	r3, #15
 8001452:	18fb      	adds	r3, r7, r3
 8001454:	781b      	ldrb	r3, [r3, #0]
}
 8001456:	0018      	movs	r0, r3
 8001458:	46bd      	mov	sp, r7
 800145a:	b004      	add	sp, #16
 800145c:	bd80      	pop	{r7, pc}

0800145e <snake_opposite_direction>:
// to convert head-to-tail guidance into tail-to-head direction-of-
// movement. The snake is stored h-to-t (because a player will be
// focused on the head). But when the snake moves, each vertebra
// will move toward the head - the reverse of directions here FROM
// the head
enum snake_compass_dir snake_opposite_direction(enum snake_compass_dir d){
 800145e:	b580      	push	{r7, lr}
 8001460:	b082      	sub	sp, #8
 8001462:	af00      	add	r7, sp, #0
 8001464:	0002      	movs	r2, r0
 8001466:	1dfb      	adds	r3, r7, #7
 8001468:	701a      	strb	r2, [r3, #0]
	switch(d){
 800146a:	1dfb      	adds	r3, r7, #7
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b03      	cmp	r3, #3
 8001470:	d00c      	beq.n	800148c <snake_opposite_direction+0x2e>
 8001472:	dc0f      	bgt.n	8001494 <snake_opposite_direction+0x36>
 8001474:	2b02      	cmp	r3, #2
 8001476:	d00b      	beq.n	8001490 <snake_opposite_direction+0x32>
 8001478:	dc0c      	bgt.n	8001494 <snake_opposite_direction+0x36>
 800147a:	2b00      	cmp	r3, #0
 800147c:	d002      	beq.n	8001484 <snake_opposite_direction+0x26>
 800147e:	2b01      	cmp	r3, #1
 8001480:	d002      	beq.n	8001488 <snake_opposite_direction+0x2a>
 8001482:	e007      	b.n	8001494 <snake_opposite_direction+0x36>
	case SNAKE_COMPASS_N: return SNAKE_COMPASS_S; break;
 8001484:	2301      	movs	r3, #1
 8001486:	e007      	b.n	8001498 <snake_opposite_direction+0x3a>
	case SNAKE_COMPASS_S: return SNAKE_COMPASS_N; break;
 8001488:	2300      	movs	r3, #0
 800148a:	e005      	b.n	8001498 <snake_opposite_direction+0x3a>
	case SNAKE_COMPASS_W: return SNAKE_COMPASS_E; break;
 800148c:	2302      	movs	r3, #2
 800148e:	e003      	b.n	8001498 <snake_opposite_direction+0x3a>
	case SNAKE_COMPASS_E: return SNAKE_COMPASS_W; break;
 8001490:	2303      	movs	r3, #3
 8001492:	e001      	b.n	8001498 <snake_opposite_direction+0x3a>
	default: return d;
 8001494:	1dfb      	adds	r3, r7, #7
 8001496:	781b      	ldrb	r3, [r3, #0]
	}
}
 8001498:	0018      	movs	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	b002      	add	sp, #8
 800149e:	bd80      	pop	{r7, pc}

080014a0 <snake_plot>:
// snake_plot (snake_game, 2-d matrix of snake_compass dirs)
// Converts the snake from a list of vertebrae into a
// matrix of directions. 0 = empty, F = fruit, and the
// compass directions = a snake segment's direction of travel.
const XY_PT error_bar[ERROR_DISPLAY_BLOCK_COUNT] = ERROR_DISPLAY_BAD_HEADING;
bool snake_plot(const snake_game *s, int8_t b[CHECKS_WIDE][CHECKS_WIDE]){
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
	bool ok = true;
 80014aa:	2317      	movs	r3, #23
 80014ac:	18fb      	adds	r3, r7, r3
 80014ae:	2201      	movs	r2, #1
 80014b0:	701a      	strb	r2, [r3, #0]
	int8_t x = s->head.x;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2240      	movs	r2, #64	; 0x40
 80014b6:	5e9a      	ldrsh	r2, [r3, r2]
 80014b8:	2116      	movs	r1, #22
 80014ba:	187b      	adds	r3, r7, r1
 80014bc:	701a      	strb	r2, [r3, #0]
	int8_t y = s->head.y;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2242      	movs	r2, #66	; 0x42
 80014c2:	5e9a      	ldrsh	r2, [r3, r2]
 80014c4:	2015      	movs	r0, #21
 80014c6:	183b      	adds	r3, r7, r0
 80014c8:	701a      	strb	r2, [r3, #0]
	b[x][y] = 1; // snake starts here: post a 1!
 80014ca:	187b      	adds	r3, r7, r1
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	b25b      	sxtb	r3, r3
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	683a      	ldr	r2, [r7, #0]
 80014d4:	18d2      	adds	r2, r2, r3
 80014d6:	183b      	adds	r3, r7, r0
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	b25b      	sxtb	r3, r3
 80014dc:	2101      	movs	r1, #1
 80014de:	54d1      	strb	r1, [r2, r3]

	// Plot each vertebra.
	for (int n = 0; n < (s->length - 1); n++){
 80014e0:	2300      	movs	r3, #0
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	e0a0      	b.n	8001628 <snake_plot+0x188>
		switch(s->vertebra[n]){
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	18d3      	adds	r3, r2, r3
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b03      	cmp	r3, #3
 80014f0:	d026      	beq.n	8001540 <snake_plot+0xa0>
 80014f2:	dc2f      	bgt.n	8001554 <snake_plot+0xb4>
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d019      	beq.n	800152c <snake_plot+0x8c>
 80014f8:	dc2c      	bgt.n	8001554 <snake_plot+0xb4>
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d002      	beq.n	8001504 <snake_plot+0x64>
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d00a      	beq.n	8001518 <snake_plot+0x78>
 8001502:	e027      	b.n	8001554 <snake_plot+0xb4>
			case SNAKE_COMPASS_N: y--; break;
 8001504:	2115      	movs	r1, #21
 8001506:	187b      	adds	r3, r7, r1
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	b25b      	sxtb	r3, r3
 800150c:	b2db      	uxtb	r3, r3
 800150e:	3b01      	subs	r3, #1
 8001510:	b2da      	uxtb	r2, r3
 8001512:	187b      	adds	r3, r7, r1
 8001514:	701a      	strb	r2, [r3, #0]
 8001516:	e036      	b.n	8001586 <snake_plot+0xe6>
			case SNAKE_COMPASS_S: y++; break;
 8001518:	2115      	movs	r1, #21
 800151a:	187b      	adds	r3, r7, r1
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	b25b      	sxtb	r3, r3
 8001520:	b2db      	uxtb	r3, r3
 8001522:	3301      	adds	r3, #1
 8001524:	b2da      	uxtb	r2, r3
 8001526:	187b      	adds	r3, r7, r1
 8001528:	701a      	strb	r2, [r3, #0]
 800152a:	e02c      	b.n	8001586 <snake_plot+0xe6>
			case SNAKE_COMPASS_E: x++; break;
 800152c:	2116      	movs	r1, #22
 800152e:	187b      	adds	r3, r7, r1
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	b25b      	sxtb	r3, r3
 8001534:	b2db      	uxtb	r3, r3
 8001536:	3301      	adds	r3, #1
 8001538:	b2da      	uxtb	r2, r3
 800153a:	187b      	adds	r3, r7, r1
 800153c:	701a      	strb	r2, [r3, #0]
 800153e:	e022      	b.n	8001586 <snake_plot+0xe6>
			case SNAKE_COMPASS_W: x--; break;
 8001540:	2116      	movs	r1, #22
 8001542:	187b      	adds	r3, r7, r1
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	b25b      	sxtb	r3, r3
 8001548:	b2db      	uxtb	r3, r3
 800154a:	3b01      	subs	r3, #1
 800154c:	b2da      	uxtb	r2, r3
 800154e:	187b      	adds	r3, r7, r1
 8001550:	701a      	strb	r2, [r3, #0]
 8001552:	e018      	b.n	8001586 <snake_plot+0xe6>
			default:
				for (int bc = 0; bc < ERROR_DISPLAY_BLOCK_COUNT; bc++){
 8001554:	2300      	movs	r3, #0
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	e012      	b.n	8001580 <snake_plot+0xe0>
				    display_dark_square(error_bar[bc].x, error_bar[bc].y);
 800155a:	4b3b      	ldr	r3, [pc, #236]	; (8001648 <snake_plot+0x1a8>)
 800155c:	68fa      	ldr	r2, [r7, #12]
 800155e:	0092      	lsls	r2, r2, #2
 8001560:	5ed3      	ldrsh	r3, [r2, r3]
 8001562:	b2d8      	uxtb	r0, r3
 8001564:	4a38      	ldr	r2, [pc, #224]	; (8001648 <snake_plot+0x1a8>)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	18d3      	adds	r3, r2, r3
 800156c:	3302      	adds	r3, #2
 800156e:	2200      	movs	r2, #0
 8001570:	5e9b      	ldrsh	r3, [r3, r2]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	0019      	movs	r1, r3
 8001576:	f7ff fc3d 	bl	8000df4 <display_dark_square>
				for (int bc = 0; bc < ERROR_DISPLAY_BLOCK_COUNT; bc++){
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	3301      	adds	r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	2b05      	cmp	r3, #5
 8001584:	dde9      	ble.n	800155a <snake_plot+0xba>
				}
		}
		x = (x >= 0)?(x % CHECKS_WIDE):(CHECKS_WIDE-1);
 8001586:	2216      	movs	r2, #22
 8001588:	18bb      	adds	r3, r7, r2
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b7f      	cmp	r3, #127	; 0x7f
 800158e:	d80c      	bhi.n	80015aa <snake_plot+0x10a>
 8001590:	18bb      	adds	r3, r7, r2
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	b25b      	sxtb	r3, r3
 8001596:	4a2d      	ldr	r2, [pc, #180]	; (800164c <snake_plot+0x1ac>)
 8001598:	4013      	ands	r3, r2
 800159a:	d504      	bpl.n	80015a6 <snake_plot+0x106>
 800159c:	3b01      	subs	r3, #1
 800159e:	2208      	movs	r2, #8
 80015a0:	4252      	negs	r2, r2
 80015a2:	4313      	orrs	r3, r2
 80015a4:	3301      	adds	r3, #1
 80015a6:	b25a      	sxtb	r2, r3
 80015a8:	e000      	b.n	80015ac <snake_plot+0x10c>
 80015aa:	2207      	movs	r2, #7
 80015ac:	2316      	movs	r3, #22
 80015ae:	18fb      	adds	r3, r7, r3
 80015b0:	701a      	strb	r2, [r3, #0]
		y = (y >= 0)?(y % CHECKS_WIDE):(CHECKS_WIDE-1);
 80015b2:	2215      	movs	r2, #21
 80015b4:	18bb      	adds	r3, r7, r2
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b7f      	cmp	r3, #127	; 0x7f
 80015ba:	d80c      	bhi.n	80015d6 <snake_plot+0x136>
 80015bc:	18bb      	adds	r3, r7, r2
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	b25b      	sxtb	r3, r3
 80015c2:	4a22      	ldr	r2, [pc, #136]	; (800164c <snake_plot+0x1ac>)
 80015c4:	4013      	ands	r3, r2
 80015c6:	d504      	bpl.n	80015d2 <snake_plot+0x132>
 80015c8:	3b01      	subs	r3, #1
 80015ca:	2208      	movs	r2, #8
 80015cc:	4252      	negs	r2, r2
 80015ce:	4313      	orrs	r3, r2
 80015d0:	3301      	adds	r3, #1
 80015d2:	b25a      	sxtb	r2, r3
 80015d4:	e000      	b.n	80015d8 <snake_plot+0x138>
 80015d6:	2207      	movs	r2, #7
 80015d8:	2115      	movs	r1, #21
 80015da:	187b      	adds	r3, r7, r1
 80015dc:	701a      	strb	r2, [r3, #0]
		if (b[x][y] > 0) ok = false; // overlapping vertebrae NOT ok
 80015de:	2316      	movs	r3, #22
 80015e0:	18fb      	adds	r3, r7, r3
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	683a      	ldr	r2, [r7, #0]
 80015ea:	18d2      	adds	r2, r2, r3
 80015ec:	187b      	adds	r3, r7, r1
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	b25b      	sxtb	r3, r3
 80015f2:	56d3      	ldrsb	r3, [r2, r3]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	dd03      	ble.n	8001600 <snake_plot+0x160>
 80015f8:	2317      	movs	r3, #23
 80015fa:	18fb      	adds	r3, r7, r3
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]
		b[x][y] = n+2;
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	b2db      	uxtb	r3, r3
 8001604:	3302      	adds	r3, #2
 8001606:	b2d9      	uxtb	r1, r3
 8001608:	2316      	movs	r3, #22
 800160a:	18fb      	adds	r3, r7, r3
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	b25b      	sxtb	r3, r3
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	683a      	ldr	r2, [r7, #0]
 8001614:	18d2      	adds	r2, r2, r3
 8001616:	2315      	movs	r3, #21
 8001618:	18fb      	adds	r3, r7, r3
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	b25b      	sxtb	r3, r3
 800161e:	b249      	sxtb	r1, r1
 8001620:	54d1      	strb	r1, [r2, r3]
	for (int n = 0; n < (s->length - 1); n++){
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	3301      	adds	r3, #1
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2248      	movs	r2, #72	; 0x48
 800162c:	5c9b      	ldrb	r3, [r3, r2]
 800162e:	3b01      	subs	r3, #1
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	429a      	cmp	r2, r3
 8001634:	da00      	bge.n	8001638 <snake_plot+0x198>
 8001636:	e756      	b.n	80014e6 <snake_plot+0x46>
	}
	return ok;
 8001638:	2317      	movs	r3, #23
 800163a:	18fb      	adds	r3, r7, r3
 800163c:	781b      	ldrb	r3, [r3, #0]
}
 800163e:	0018      	movs	r0, r3
 8001640:	46bd      	mov	sp, r7
 8001642:	b006      	add	sp, #24
 8001644:	bd80      	pop	{r7, pc}
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	0800605c 	.word	0x0800605c
 800164c:	80000007 	.word	0x80000007

08001650 <fruit_plot>:

bool fruit_plot(const snake_game *s, int8_t b[CHECKS_WIDE][CHECKS_WIDE]){
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
	// If the fruit already plotted, or the ground is clear = ok!
	bool ok = true;
 800165a:	200f      	movs	r0, #15
 800165c:	183b      	adds	r3, r7, r0
 800165e:	2201      	movs	r2, #1
 8001660:	701a      	strb	r2, [r3, #0]
	if (b[s->fruit.x][s->fruit.y] == -1) ok = true;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2244      	movs	r2, #68	; 0x44
 8001666:	5e9b      	ldrsh	r3, [r3, r2]
 8001668:	00db      	lsls	r3, r3, #3
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	18d3      	adds	r3, r2, r3
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	2146      	movs	r1, #70	; 0x46
 8001672:	5e52      	ldrsh	r2, [r2, r1]
 8001674:	569b      	ldrsb	r3, [r3, r2]
 8001676:	3301      	adds	r3, #1
 8001678:	d103      	bne.n	8001682 <fruit_plot+0x32>
 800167a:	183b      	adds	r3, r7, r0
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]
 8001680:	e01f      	b.n	80016c2 <fruit_plot+0x72>
	else if (b[s->fruit.x][s->fruit.y] == 0){
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2244      	movs	r2, #68	; 0x44
 8001686:	5e9b      	ldrsh	r3, [r3, r2]
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	18d3      	adds	r3, r2, r3
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	2146      	movs	r1, #70	; 0x46
 8001692:	5e52      	ldrsh	r2, [r2, r1]
 8001694:	569b      	ldrsb	r3, [r3, r2]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d10f      	bne.n	80016ba <fruit_plot+0x6a>
		ok = true;
 800169a:	230f      	movs	r3, #15
 800169c:	18fb      	adds	r3, r7, r3
 800169e:	2201      	movs	r2, #1
 80016a0:	701a      	strb	r2, [r3, #0]
		b[s->fruit.x][s->fruit.y] = -1;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2244      	movs	r2, #68	; 0x44
 80016a6:	5e9b      	ldrsh	r3, [r3, r2]
 80016a8:	00db      	lsls	r3, r3, #3
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	18d3      	adds	r3, r2, r3
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	2146      	movs	r1, #70	; 0x46
 80016b2:	5e52      	ldrsh	r2, [r2, r1]
 80016b4:	21ff      	movs	r1, #255	; 0xff
 80016b6:	5499      	strb	r1, [r3, r2]
 80016b8:	e003      	b.n	80016c2 <fruit_plot+0x72>
	}
	else{
		ok = false;
 80016ba:	230f      	movs	r3, #15
 80016bc:	18fb      	adds	r3, r7, r3
 80016be:	2200      	movs	r2, #0
 80016c0:	701a      	strb	r2, [r3, #0]
	}
	return ok;
 80016c2:	230f      	movs	r3, #15
 80016c4:	18fb      	adds	r3, r7, r3
 80016c6:	781b      	ldrb	r3, [r3, #0]
}
 80016c8:	0018      	movs	r0, r3
 80016ca:	46bd      	mov	sp, r7
 80016cc:	b004      	add	sp, #16
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <snake_game_init>:


// snake_board_init (obvious - sets head, tail, vertebra directions & length, first fruit)
void snake_game_init(snake_game* s){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
	const XY_PT initial_head = {3,3};
	const XY_PT initial_fruit = {3,6};
	const int8_t initial_length = 3;
 80016d8:	200f      	movs	r0, #15
 80016da:	183b      	adds	r3, r7, r0
 80016dc:	2203      	movs	r2, #3
 80016de:	701a      	strb	r2, [r3, #0]
	// JPL DEVIATION - ACCEPT WARNING: "Avoid constant literals"
	// Excuse -- The snake's initial position is (1) initialization,
	// not operation; and (2) it is arbitrary, not critical -- so defining
	// named constants for this is silly. Just be sure that each
	// coordinate is within {0 ... CHECKS_WIDE-1}.
	s->head.x = initial_head.x;
 80016e0:	4b15      	ldr	r3, [pc, #84]	; (8001738 <snake_game_init+0x68>)
 80016e2:	2100      	movs	r1, #0
 80016e4:	5e59      	ldrsh	r1, [r3, r1]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2240      	movs	r2, #64	; 0x40
 80016ea:	5299      	strh	r1, [r3, r2]
	s->head.y = initial_head.y;
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <snake_game_init+0x68>)
 80016ee:	2102      	movs	r1, #2
 80016f0:	5e59      	ldrsh	r1, [r3, r1]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2242      	movs	r2, #66	; 0x42
 80016f6:	5299      	strh	r1, [r3, r2]
	s->vertebra[0] = SNAKE_COMPASS_N; // This is the head. The neck is NORTH
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	701a      	strb	r2, [r3, #0]
	s->vertebra[1] = SNAKE_COMPASS_W; // The body @ 1. The tail is WEST.
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2203      	movs	r2, #3
 8001702:	705a      	strb	r2, [r3, #1]
	s->length = initial_length;
 8001704:	183b      	adds	r3, r7, r0
 8001706:	7819      	ldrb	r1, [r3, #0]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2248      	movs	r2, #72	; 0x48
 800170c:	5499      	strb	r1, [r3, r2]
	s->fruit.x = initial_fruit.x;
 800170e:	4b0b      	ldr	r3, [pc, #44]	; (800173c <snake_game_init+0x6c>)
 8001710:	2100      	movs	r1, #0
 8001712:	5e59      	ldrsh	r1, [r3, r1]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2244      	movs	r2, #68	; 0x44
 8001718:	5299      	strh	r1, [r3, r2]
	s->fruit.y = initial_fruit.y;
 800171a:	4b08      	ldr	r3, [pc, #32]	; (800173c <snake_game_init+0x6c>)
 800171c:	2102      	movs	r1, #2
 800171e:	5e59      	ldrsh	r1, [r3, r1]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2246      	movs	r2, #70	; 0x46
 8001724:	5299      	strh	r1, [r3, r2]
	s->heading = SNAKE_COMPASS_S; // Start off toward the bottom.
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2249      	movs	r2, #73	; 0x49
 800172a:	2101      	movs	r1, #1
 800172c:	5499      	strb	r1, [r3, r2]
}
 800172e:	46c0      	nop			; (mov r8, r8)
 8001730:	46bd      	mov	sp, r7
 8001732:	b004      	add	sp, #16
 8001734:	bd80      	pop	{r7, pc}
 8001736:	46c0      	nop			; (mov r8, r8)
 8001738:	0800608c 	.word	0x0800608c
 800173c:	08006090 	.word	0x08006090

08001740 <pacify_compiler>:


void pacify_compiler(){
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0

}
 8001744:	46c0      	nop			; (mov r8, r8)
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <snake_heading_update>:

// snake_heading_update(game-pointer, queue-pointer) will adjust the
// (.heading) field of a snake in response to a message from the user
// as conveyed on the queue.
void snake_heading_update(snake_game* s, Smc_queue* q){
 800174a:	b5b0      	push	{r4, r5, r7, lr}
 800174c:	b084      	sub	sp, #16
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	6039      	str	r1, [r7, #0]
	Q_data msg;
	bool data_available;
	data_available = q->get(q, &msg);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001758:	250f      	movs	r5, #15
 800175a:	197c      	adds	r4, r7, r5
 800175c:	2208      	movs	r2, #8
 800175e:	18b9      	adds	r1, r7, r2
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	0010      	movs	r0, r2
 8001764:	4798      	blx	r3
 8001766:	0003      	movs	r3, r0
 8001768:	7023      	strb	r3, [r4, #0]
    if (!data_available) return;
 800176a:	197b      	adds	r3, r7, r5
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2201      	movs	r2, #1
 8001770:	4053      	eors	r3, r2
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	d13e      	bne.n	80017f6 <snake_heading_update+0xac>
    else{
    	switch(s->heading){
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2249      	movs	r2, #73	; 0x49
 800177c:	5c9b      	ldrb	r3, [r3, r2]
 800177e:	2b03      	cmp	r3, #3
 8001780:	d02b      	beq.n	80017da <snake_heading_update+0x90>
 8001782:	dc35      	bgt.n	80017f0 <snake_heading_update+0xa6>
 8001784:	2b02      	cmp	r3, #2
 8001786:	d011      	beq.n	80017ac <snake_heading_update+0x62>
 8001788:	dc32      	bgt.n	80017f0 <snake_heading_update+0xa6>
 800178a:	2b00      	cmp	r3, #0
 800178c:	d002      	beq.n	8001794 <snake_heading_update+0x4a>
 800178e:	2b01      	cmp	r3, #1
 8001790:	d017      	beq.n	80017c2 <snake_heading_update+0x78>
 8001792:	e02d      	b.n	80017f0 <snake_heading_update+0xa6>
    	case SNAKE_COMPASS_N:
    		s->heading = (msg.twist == QUADKNOB_CW)?
 8001794:	2308      	movs	r3, #8
 8001796:	18fb      	adds	r3, r7, r3
 8001798:	781b      	ldrb	r3, [r3, #0]
    					 SNAKE_COMPASS_E:SNAKE_COMPASS_W;
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <snake_heading_update+0x58>
 800179e:	2102      	movs	r1, #2
 80017a0:	e000      	b.n	80017a4 <snake_heading_update+0x5a>
 80017a2:	2103      	movs	r1, #3
    		s->heading = (msg.twist == QUADKNOB_CW)?
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2249      	movs	r2, #73	; 0x49
 80017a8:	5499      	strb	r1, [r3, r2]
    		break;
 80017aa:	e025      	b.n	80017f8 <snake_heading_update+0xae>
    	case SNAKE_COMPASS_E:
    		s->heading = (msg.twist == QUADKNOB_CW)?
 80017ac:	2308      	movs	r3, #8
 80017ae:	18fb      	adds	r3, r7, r3
 80017b0:	781b      	ldrb	r3, [r3, #0]
    					 SNAKE_COMPASS_S:SNAKE_COMPASS_N;
 80017b2:	425a      	negs	r2, r3
 80017b4:	4153      	adcs	r3, r2
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	0019      	movs	r1, r3
    		s->heading = (msg.twist == QUADKNOB_CW)?
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2249      	movs	r2, #73	; 0x49
 80017be:	5499      	strb	r1, [r3, r2]
    		break;
 80017c0:	e01a      	b.n	80017f8 <snake_heading_update+0xae>
    	case SNAKE_COMPASS_S:
    		s->heading = (msg.twist == QUADKNOB_CW)?
 80017c2:	2308      	movs	r3, #8
 80017c4:	18fb      	adds	r3, r7, r3
 80017c6:	781b      	ldrb	r3, [r3, #0]
    					 SNAKE_COMPASS_W:SNAKE_COMPASS_E;
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d101      	bne.n	80017d0 <snake_heading_update+0x86>
 80017cc:	2103      	movs	r1, #3
 80017ce:	e000      	b.n	80017d2 <snake_heading_update+0x88>
 80017d0:	2102      	movs	r1, #2
    		s->heading = (msg.twist == QUADKNOB_CW)?
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2249      	movs	r2, #73	; 0x49
 80017d6:	5499      	strb	r1, [r3, r2]
    		break;
 80017d8:	e00e      	b.n	80017f8 <snake_heading_update+0xae>
    	case SNAKE_COMPASS_W:
    		s->heading = (msg.twist == QUADKNOB_CW)?
 80017da:	2308      	movs	r3, #8
 80017dc:	18fb      	adds	r3, r7, r3
 80017de:	781b      	ldrb	r3, [r3, #0]
    					 SNAKE_COMPASS_N:SNAKE_COMPASS_S;
 80017e0:	1e5a      	subs	r2, r3, #1
 80017e2:	4193      	sbcs	r3, r2
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	0019      	movs	r1, r3
    		s->heading = (msg.twist == QUADKNOB_CW)?
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2249      	movs	r2, #73	; 0x49
 80017ec:	5499      	strb	r1, [r3, r2]
    		break;
 80017ee:	e003      	b.n	80017f8 <snake_heading_update+0xae>
    	default: //s->heading remains unchanged. No good way to say this in C.
    		pacify_compiler();
 80017f0:	f7ff ffa6 	bl	8001740 <pacify_compiler>
 80017f4:	e000      	b.n	80017f8 <snake_heading_update+0xae>
    if (!data_available) return;
 80017f6:	46c0      	nop			; (mov r8, r8)
    	}
    }
}
 80017f8:	46bd      	mov	sp, r7
 80017fa:	b004      	add	sp, #16
 80017fc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001800 <snake_place_fruit>:


void snake_place_fruit(snake_game *s, const int8_t board[CHECKS_WIDE][CHECKS_WIDE]){
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
	// MUST NOT CALL snake_board_cleanup to avoid bad recursion.
	// Tries to place fruit randomly; if unlucky, then switches to a
	// put-it-in-the-first-empty-cell.
	const int16_t patience = 100;
 800180a:	230e      	movs	r3, #14
 800180c:	18fb      	adds	r3, r7, r3
 800180e:	2264      	movs	r2, #100	; 0x64
 8001810:	801a      	strh	r2, [r3, #0]
	bool complete = false;
 8001812:	231f      	movs	r3, #31
 8001814:	18fb      	adds	r3, r7, r3
 8001816:	2200      	movs	r2, #0
 8001818:	701a      	strb	r2, [r3, #0]
	// JPL says all loops must terminate - so we will only try 100 times
	// (called our "patience") for a fun random result. Otherwise, we will
	// place fruit at the first available cell l-to-r,  top-to-bottom.
	for (int n = 0; n < patience; n++){
 800181a:	2300      	movs	r3, #0
 800181c:	61bb      	str	r3, [r7, #24]
 800181e:	e03c      	b.n	800189a <snake_place_fruit+0x9a>
		uint8_t yy = rand() % CHECKS_WIDE;
 8001820:	f003 fb70 	bl	8004f04 <rand>
 8001824:	0003      	movs	r3, r0
 8001826:	4a42      	ldr	r2, [pc, #264]	; (8001930 <snake_place_fruit+0x130>)
 8001828:	4013      	ands	r3, r2
 800182a:	d504      	bpl.n	8001836 <snake_place_fruit+0x36>
 800182c:	3b01      	subs	r3, #1
 800182e:	2208      	movs	r2, #8
 8001830:	4252      	negs	r2, r2
 8001832:	4313      	orrs	r3, r2
 8001834:	3301      	adds	r3, #1
 8001836:	001a      	movs	r2, r3
 8001838:	230d      	movs	r3, #13
 800183a:	18fb      	adds	r3, r7, r3
 800183c:	701a      	strb	r2, [r3, #0]
		uint8_t xx = rand() % CHECKS_WIDE;
 800183e:	f003 fb61 	bl	8004f04 <rand>
 8001842:	0003      	movs	r3, r0
 8001844:	4a3a      	ldr	r2, [pc, #232]	; (8001930 <snake_place_fruit+0x130>)
 8001846:	4013      	ands	r3, r2
 8001848:	d504      	bpl.n	8001854 <snake_place_fruit+0x54>
 800184a:	3b01      	subs	r3, #1
 800184c:	2208      	movs	r2, #8
 800184e:	4252      	negs	r2, r2
 8001850:	4313      	orrs	r3, r2
 8001852:	3301      	adds	r3, #1
 8001854:	001a      	movs	r2, r3
 8001856:	210c      	movs	r1, #12
 8001858:	187b      	adds	r3, r7, r1
 800185a:	701a      	strb	r2, [r3, #0]
		if (board[xx][yy] == 0){
 800185c:	187b      	adds	r3, r7, r1
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	00db      	lsls	r3, r3, #3
 8001862:	683a      	ldr	r2, [r7, #0]
 8001864:	18d2      	adds	r2, r2, r3
 8001866:	200d      	movs	r0, #13
 8001868:	183b      	adds	r3, r7, r0
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	56d3      	ldrsb	r3, [r2, r3]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d110      	bne.n	8001894 <snake_place_fruit+0x94>
			complete = true;
 8001872:	231f      	movs	r3, #31
 8001874:	18fb      	adds	r3, r7, r3
 8001876:	2201      	movs	r2, #1
 8001878:	701a      	strb	r2, [r3, #0]
			s->fruit.x = xx;
 800187a:	187b      	adds	r3, r7, r1
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	b219      	sxth	r1, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2244      	movs	r2, #68	; 0x44
 8001884:	5299      	strh	r1, [r3, r2]
			s->fruit.y = yy;
 8001886:	183b      	adds	r3, r7, r0
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	b219      	sxth	r1, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2246      	movs	r2, #70	; 0x46
 8001890:	5299      	strh	r1, [r3, r2]
			break; //-- done the loop!
 8001892:	e009      	b.n	80018a8 <snake_place_fruit+0xa8>
	for (int n = 0; n < patience; n++){
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	3301      	adds	r3, #1
 8001898:	61bb      	str	r3, [r7, #24]
 800189a:	230e      	movs	r3, #14
 800189c:	18fb      	adds	r3, r7, r3
 800189e:	2200      	movs	r2, #0
 80018a0:	5e9b      	ldrsh	r3, [r3, r2]
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	dbbb      	blt.n	8001820 <snake_place_fruit+0x20>
	}// end for loop trying 100 random placements

	// If 100 random guesses all hit the snake's body, then
	// begin an exhaustive search from the top left. We will
	// find an open cell if there is one!
	if (!complete){
 80018a8:	231f      	movs	r3, #31
 80018aa:	18fb      	adds	r3, r7, r3
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2201      	movs	r2, #1
 80018b0:	4053      	eors	r3, r2
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d02a      	beq.n	800190e <snake_place_fruit+0x10e>
		for (int r = 0; r < CHECKS_WIDE; r++){
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	e024      	b.n	8001908 <snake_place_fruit+0x108>
			for (int c = 0; c < CHECKS_WIDE; c++){
 80018be:	2300      	movs	r3, #0
 80018c0:	613b      	str	r3, [r7, #16]
 80018c2:	e01b      	b.n	80018fc <snake_place_fruit+0xfc>
				if (board[r][c] == 0){
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	00db      	lsls	r3, r3, #3
 80018c8:	683a      	ldr	r2, [r7, #0]
 80018ca:	18d2      	adds	r2, r2, r3
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	18d3      	adds	r3, r2, r3
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d10e      	bne.n	80018f6 <snake_place_fruit+0xf6>
					complete = true;
 80018d8:	231f      	movs	r3, #31
 80018da:	18fb      	adds	r3, r7, r3
 80018dc:	2201      	movs	r2, #1
 80018de:	701a      	strb	r2, [r3, #0]
					s->fruit.x = r;
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	b219      	sxth	r1, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2244      	movs	r2, #68	; 0x44
 80018e8:	5299      	strh	r1, [r3, r2]
					s->fruit.y = c;
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	b219      	sxth	r1, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2246      	movs	r2, #70	; 0x46
 80018f2:	5299      	strh	r1, [r3, r2]
					break; //-- done the loop!
 80018f4:	e005      	b.n	8001902 <snake_place_fruit+0x102>
			for (int c = 0; c < CHECKS_WIDE; c++){
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	3301      	adds	r3, #1
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	2b07      	cmp	r3, #7
 8001900:	dde0      	ble.n	80018c4 <snake_place_fruit+0xc4>
		for (int r = 0; r < CHECKS_WIDE; r++){
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	3301      	adds	r3, #1
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	2b07      	cmp	r3, #7
 800190c:	ddd7      	ble.n	80018be <snake_place_fruit+0xbe>
				}// end if
			} // end for-c
		} // end for-r
	} // end if back-up plan
	display_dark_square(s->fruit.x,s->fruit.y);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2244      	movs	r2, #68	; 0x44
 8001912:	5e9b      	ldrsh	r3, [r3, r2]
 8001914:	b2da      	uxtb	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2146      	movs	r1, #70	; 0x46
 800191a:	5e5b      	ldrsh	r3, [r3, r1]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	0019      	movs	r1, r3
 8001920:	0010      	movs	r0, r2
 8001922:	f7ff fa67 	bl	8000df4 <display_dark_square>

	return;
 8001926:	46c0      	nop			; (mov r8, r8)
}
 8001928:	46bd      	mov	sp, r7
 800192a:	b008      	add	sp, #32
 800192c:	bd80      	pop	{r7, pc}
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	80000007 	.word	0x80000007

08001934 <find_next_head>:

XY_PT find_next_head(snake_game* s){
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
	XY_PT square = s->head;
 800193c:	2308      	movs	r3, #8
 800193e:	18fa      	adds	r2, r7, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	0010      	movs	r0, r2
 8001944:	3340      	adds	r3, #64	; 0x40
 8001946:	2204      	movs	r2, #4
 8001948:	0019      	movs	r1, r3
 800194a:	f003 fac9 	bl	8004ee0 <memcpy>
	switch(s->heading){
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2249      	movs	r2, #73	; 0x49
 8001952:	5c9b      	ldrb	r3, [r3, r2]
 8001954:	2b05      	cmp	r3, #5
 8001956:	d835      	bhi.n	80019c4 <find_next_head+0x90>
 8001958:	009a      	lsls	r2, r3, #2
 800195a:	4b3c      	ldr	r3, [pc, #240]	; (8001a4c <find_next_head+0x118>)
 800195c:	18d3      	adds	r3, r2, r3
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	469f      	mov	pc, r3
	    // The heading should always be a real direction
		case SNAKE_COMPASS_0:
		case SNAKE_COMPASS_FRUIT_HERE:
			snake_game_init(s);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	0018      	movs	r0, r3
 8001966:	f7ff feb3 	bl	80016d0 <snake_game_init>
			break;
 800196a:	e02b      	b.n	80019c4 <find_next_head+0x90>
		// Quick calculation of the next cell:
		case SNAKE_COMPASS_N:
			square.y--;
 800196c:	2108      	movs	r1, #8
 800196e:	187b      	adds	r3, r7, r1
 8001970:	2202      	movs	r2, #2
 8001972:	5e9b      	ldrsh	r3, [r3, r2]
 8001974:	b29b      	uxth	r3, r3
 8001976:	3b01      	subs	r3, #1
 8001978:	b29b      	uxth	r3, r3
 800197a:	b21a      	sxth	r2, r3
 800197c:	187b      	adds	r3, r7, r1
 800197e:	805a      	strh	r2, [r3, #2]
			break;
 8001980:	e020      	b.n	80019c4 <find_next_head+0x90>
		case SNAKE_COMPASS_S:
			square.y++;
 8001982:	2108      	movs	r1, #8
 8001984:	187b      	adds	r3, r7, r1
 8001986:	2202      	movs	r2, #2
 8001988:	5e9b      	ldrsh	r3, [r3, r2]
 800198a:	b29b      	uxth	r3, r3
 800198c:	3301      	adds	r3, #1
 800198e:	b29b      	uxth	r3, r3
 8001990:	b21a      	sxth	r2, r3
 8001992:	187b      	adds	r3, r7, r1
 8001994:	805a      	strh	r2, [r3, #2]
			break;
 8001996:	e015      	b.n	80019c4 <find_next_head+0x90>
		case SNAKE_COMPASS_E:
			square.x++;
 8001998:	2108      	movs	r1, #8
 800199a:	187b      	adds	r3, r7, r1
 800199c:	2200      	movs	r2, #0
 800199e:	5e9b      	ldrsh	r3, [r3, r2]
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	3301      	adds	r3, #1
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	b21a      	sxth	r2, r3
 80019a8:	187b      	adds	r3, r7, r1
 80019aa:	801a      	strh	r2, [r3, #0]
			break;
 80019ac:	e00a      	b.n	80019c4 <find_next_head+0x90>
		case SNAKE_COMPASS_W:
			square.x--;
 80019ae:	2108      	movs	r1, #8
 80019b0:	187b      	adds	r3, r7, r1
 80019b2:	2200      	movs	r2, #0
 80019b4:	5e9b      	ldrsh	r3, [r3, r2]
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	3b01      	subs	r3, #1
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	b21a      	sxth	r2, r3
 80019be:	187b      	adds	r3, r7, r1
 80019c0:	801a      	strh	r2, [r3, #0]
			break;
 80019c2:	46c0      	nop			; (mov r8, r8)
	}
	// Wrap like a torus: -1->7, 0->0, 1->1, 7->7, 8->0
	square.x = (square.x >= 0)?(square.x % CHECKS_WIDE):(CHECKS_WIDE-1);
 80019c4:	2208      	movs	r2, #8
 80019c6:	18bb      	adds	r3, r7, r2
 80019c8:	2100      	movs	r1, #0
 80019ca:	5e5b      	ldrsh	r3, [r3, r1]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	db0c      	blt.n	80019ea <find_next_head+0xb6>
 80019d0:	18bb      	adds	r3, r7, r2
 80019d2:	2200      	movs	r2, #0
 80019d4:	5e9b      	ldrsh	r3, [r3, r2]
 80019d6:	4a1e      	ldr	r2, [pc, #120]	; (8001a50 <find_next_head+0x11c>)
 80019d8:	4013      	ands	r3, r2
 80019da:	d504      	bpl.n	80019e6 <find_next_head+0xb2>
 80019dc:	3b01      	subs	r3, #1
 80019de:	2208      	movs	r2, #8
 80019e0:	4252      	negs	r2, r2
 80019e2:	4313      	orrs	r3, r2
 80019e4:	3301      	adds	r3, #1
 80019e6:	b21a      	sxth	r2, r3
 80019e8:	e000      	b.n	80019ec <find_next_head+0xb8>
 80019ea:	2207      	movs	r2, #7
 80019ec:	2108      	movs	r1, #8
 80019ee:	187b      	adds	r3, r7, r1
 80019f0:	801a      	strh	r2, [r3, #0]
	square.y = (square.y >= 0)?(square.y % CHECKS_WIDE):(CHECKS_WIDE-1);
 80019f2:	000a      	movs	r2, r1
 80019f4:	18bb      	adds	r3, r7, r2
 80019f6:	2102      	movs	r1, #2
 80019f8:	5e5b      	ldrsh	r3, [r3, r1]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	db0c      	blt.n	8001a18 <find_next_head+0xe4>
 80019fe:	18bb      	adds	r3, r7, r2
 8001a00:	2202      	movs	r2, #2
 8001a02:	5e9b      	ldrsh	r3, [r3, r2]
 8001a04:	4a12      	ldr	r2, [pc, #72]	; (8001a50 <find_next_head+0x11c>)
 8001a06:	4013      	ands	r3, r2
 8001a08:	d504      	bpl.n	8001a14 <find_next_head+0xe0>
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	2208      	movs	r2, #8
 8001a0e:	4252      	negs	r2, r2
 8001a10:	4313      	orrs	r3, r2
 8001a12:	3301      	adds	r3, #1
 8001a14:	b21a      	sxth	r2, r3
 8001a16:	e000      	b.n	8001a1a <find_next_head+0xe6>
 8001a18:	2207      	movs	r2, #7
 8001a1a:	2108      	movs	r1, #8
 8001a1c:	187b      	adds	r3, r7, r1
 8001a1e:	805a      	strh	r2, [r3, #2]
	return square;
 8001a20:	200c      	movs	r0, #12
 8001a22:	183b      	adds	r3, r7, r0
 8001a24:	187a      	adds	r2, r7, r1
 8001a26:	6812      	ldr	r2, [r2, #0]
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	183a      	adds	r2, r7, r0
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	8811      	ldrh	r1, [r2, #0]
 8001a30:	0409      	lsls	r1, r1, #16
 8001a32:	0c09      	lsrs	r1, r1, #16
 8001a34:	0c1b      	lsrs	r3, r3, #16
 8001a36:	041b      	lsls	r3, r3, #16
 8001a38:	430b      	orrs	r3, r1
 8001a3a:	8852      	ldrh	r2, [r2, #2]
 8001a3c:	0412      	lsls	r2, r2, #16
 8001a3e:	041b      	lsls	r3, r3, #16
 8001a40:	0c1b      	lsrs	r3, r3, #16
 8001a42:	4313      	orrs	r3, r2
}
 8001a44:	0018      	movs	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b004      	add	sp, #16
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	08006074 	.word	0x08006074
 8001a50:	80000007 	.word	0x80000007

08001a54 <snake_periodic_play>:


void snake_periodic_play(snake_game* s){
 8001a54:	b590      	push	{r4, r7, lr}
 8001a56:	b08b      	sub	sp, #44	; 0x2c
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	// Get a fresh plot of the board to check for legal & fruit moves:
	static int8_t board[CHECKS_WIDE][CHECKS_WIDE];
	// Always clear the board and redraw it.
	for (int x = 0; x < CHECKS_WIDE; x++){
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a60:	e013      	b.n	8001a8a <snake_periodic_play+0x36>
		for (int y = 0; y < CHECKS_WIDE; y++){
 8001a62:	2300      	movs	r3, #0
 8001a64:	623b      	str	r3, [r7, #32]
 8001a66:	e00a      	b.n	8001a7e <snake_periodic_play+0x2a>
			board[x][y] = 0;
 8001a68:	4a75      	ldr	r2, [pc, #468]	; (8001c40 <snake_periodic_play+0x1ec>)
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6c:	00db      	lsls	r3, r3, #3
 8001a6e:	18d2      	adds	r2, r2, r3
 8001a70:	6a3b      	ldr	r3, [r7, #32]
 8001a72:	18d3      	adds	r3, r2, r3
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
		for (int y = 0; y < CHECKS_WIDE; y++){
 8001a78:	6a3b      	ldr	r3, [r7, #32]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	623b      	str	r3, [r7, #32]
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	2b07      	cmp	r3, #7
 8001a82:	ddf1      	ble.n	8001a68 <snake_periodic_play+0x14>
	for (int x = 0; x < CHECKS_WIDE; x++){
 8001a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a86:	3301      	adds	r3, #1
 8001a88:	627b      	str	r3, [r7, #36]	; 0x24
 8001a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8c:	2b07      	cmp	r3, #7
 8001a8e:	dde8      	ble.n	8001a62 <snake_periodic_play+0xe>
		}
	}
	bool ok;
	ok = snake_plot(s, board) && fruit_plot(s, board); // Will happen l-to-r.
 8001a90:	4a6b      	ldr	r2, [pc, #428]	; (8001c40 <snake_periodic_play+0x1ec>)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	0011      	movs	r1, r2
 8001a96:	0018      	movs	r0, r3
 8001a98:	f7ff fd02 	bl	80014a0 <snake_plot>
 8001a9c:	1e03      	subs	r3, r0, #0
 8001a9e:	d009      	beq.n	8001ab4 <snake_periodic_play+0x60>
 8001aa0:	4a67      	ldr	r2, [pc, #412]	; (8001c40 <snake_periodic_play+0x1ec>)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	0011      	movs	r1, r2
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f7ff fdd2 	bl	8001650 <fruit_plot>
 8001aac:	1e03      	subs	r3, r0, #0
 8001aae:	d001      	beq.n	8001ab4 <snake_periodic_play+0x60>
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	e000      	b.n	8001ab6 <snake_periodic_play+0x62>
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2017      	movs	r0, #23
 8001ab8:	183b      	adds	r3, r7, r0
 8001aba:	701a      	strb	r2, [r3, #0]
 8001abc:	781a      	ldrb	r2, [r3, #0]
 8001abe:	2101      	movs	r1, #1
 8001ac0:	400a      	ands	r2, r1
 8001ac2:	701a      	strb	r2, [r3, #0]
	if (!ok) {
 8001ac4:	183b      	adds	r3, r7, r0
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	4053      	eors	r3, r2
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d015      	beq.n	8001afe <snake_periodic_play+0xaa>
		display_checkerboard();
 8001ad2:	f7ff f853 	bl	8000b7c <display_checkerboard>
		for (volatile int32_t n = 0 ; n< BIG_DELAY_COUNT; n++);
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	e002      	b.n	8001ae2 <snake_periodic_play+0x8e>
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	4a57      	ldr	r2, [pc, #348]	; (8001c44 <snake_periodic_play+0x1f0>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	ddf8      	ble.n	8001adc <snake_periodic_play+0x88>
		snake_game_init(s);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	0018      	movs	r0, r3
 8001aee:	f7ff fdef 	bl	80016d0 <snake_game_init>
		snake_plot(s, board);
 8001af2:	4a53      	ldr	r2, [pc, #332]	; (8001c40 <snake_periodic_play+0x1ec>)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	0011      	movs	r1, r2
 8001af8:	0018      	movs	r0, r3
 8001afa:	f7ff fcd1 	bl	80014a0 <snake_plot>
	}

	XY_PT next_head = find_next_head(s);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	0018      	movs	r0, r3
 8001b02:	f7ff ff17 	bl	8001934 <find_next_head>
 8001b06:	0003      	movs	r3, r0
 8001b08:	001a      	movs	r2, r3
 8001b0a:	2110      	movs	r1, #16
 8001b0c:	187b      	adds	r3, r7, r1
 8001b0e:	601a      	str	r2, [r3, #0]

	// Check for snake self-bite
	if (board[next_head.x][next_head.y] >= 1){
 8001b10:	000a      	movs	r2, r1
 8001b12:	18bb      	adds	r3, r7, r2
 8001b14:	2100      	movs	r1, #0
 8001b16:	5e5b      	ldrsh	r3, [r3, r1]
 8001b18:	0018      	movs	r0, r3
 8001b1a:	18bb      	adds	r3, r7, r2
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	5e9b      	ldrsh	r3, [r3, r2]
 8001b20:	0019      	movs	r1, r3
 8001b22:	4a47      	ldr	r2, [pc, #284]	; (8001c40 <snake_periodic_play+0x1ec>)
 8001b24:	00c3      	lsls	r3, r0, #3
 8001b26:	18d3      	adds	r3, r2, r3
 8001b28:	565b      	ldrsb	r3, [r3, r1]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	dd00      	ble.n	8001b30 <snake_periodic_play+0xdc>
		// CRASH!
		while(1);
 8001b2e:	e7fe      	b.n	8001b2e <snake_periodic_play+0xda>
	}

	// Is the heading a normal move into an empty cell?
	else if (board[next_head.x][next_head.y] == 0){
 8001b30:	2410      	movs	r4, #16
 8001b32:	193b      	adds	r3, r7, r4
 8001b34:	2200      	movs	r2, #0
 8001b36:	5e9b      	ldrsh	r3, [r3, r2]
 8001b38:	0018      	movs	r0, r3
 8001b3a:	193b      	adds	r3, r7, r4
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	5e9b      	ldrsh	r3, [r3, r2]
 8001b40:	0019      	movs	r1, r3
 8001b42:	4a3f      	ldr	r2, [pc, #252]	; (8001c40 <snake_periodic_play+0x1ec>)
 8001b44:	00c3      	lsls	r3, r0, #3
 8001b46:	18d3      	adds	r3, r2, r3
 8001b48:	565b      	ldrsb	r3, [r3, r1]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d12b      	bne.n	8001ba6 <snake_periodic_play+0x152>
		s->head.x = next_head.x;
 8001b4e:	193b      	adds	r3, r7, r4
 8001b50:	2100      	movs	r1, #0
 8001b52:	5e59      	ldrsh	r1, [r3, r1]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2240      	movs	r2, #64	; 0x40
 8001b58:	5299      	strh	r1, [r3, r2]
		s->head.y = next_head.y;
 8001b5a:	193b      	adds	r3, r7, r4
 8001b5c:	2102      	movs	r1, #2
 8001b5e:	5e59      	ldrsh	r1, [r3, r1]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2242      	movs	r2, #66	; 0x42
 8001b64:	5299      	strh	r1, [r3, r2]
		// from V[n-1] to V[n], and then let the head, AKA
		// Vertebra[0], take the user-controlled Heading as
		// its direction.
		// There are length-1 Vertebrae, but only length-2
		// connections between them.
		for (int n = (s->length - 2); n>0; n--){
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2248      	movs	r2, #72	; 0x48
 8001b6a:	5c9b      	ldrb	r3, [r3, r2]
 8001b6c:	3b02      	subs	r3, #2
 8001b6e:	61fb      	str	r3, [r7, #28]
 8001b70:	e00b      	b.n	8001b8a <snake_periodic_play+0x136>
			s->vertebra[n] = s->vertebra[n-1];
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	3b01      	subs	r3, #1
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	5cd1      	ldrb	r1, [r2, r3]
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	18d3      	adds	r3, r2, r3
 8001b80:	1c0a      	adds	r2, r1, #0
 8001b82:	701a      	strb	r2, [r3, #0]
		for (int n = (s->length - 2); n>0; n--){
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	3b01      	subs	r3, #1
 8001b88:	61fb      	str	r3, [r7, #28]
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	dcf0      	bgt.n	8001b72 <snake_periodic_play+0x11e>
		}
		s->vertebra[0] = snake_opposite_direction(s->heading);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2249      	movs	r2, #73	; 0x49
 8001b94:	5c9b      	ldrb	r3, [r3, r2]
 8001b96:	0018      	movs	r0, r3
 8001b98:	f7ff fc61 	bl	800145e <snake_opposite_direction>
 8001b9c:	0003      	movs	r3, r0
 8001b9e:	001a      	movs	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	701a      	strb	r2, [r3, #0]
		for (int n = (s->length - 2); n>0; n--){
			s->vertebra[n] = s->vertebra[n-1];
		}
		s->vertebra[0] = snake_opposite_direction(s->heading);
	}
}
 8001ba4:	e047      	b.n	8001c36 <snake_periodic_play+0x1e2>
	else if (board[next_head.x][next_head.y] == -1)
 8001ba6:	2410      	movs	r4, #16
 8001ba8:	193b      	adds	r3, r7, r4
 8001baa:	2200      	movs	r2, #0
 8001bac:	5e9b      	ldrsh	r3, [r3, r2]
 8001bae:	0018      	movs	r0, r3
 8001bb0:	193b      	adds	r3, r7, r4
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	5e9b      	ldrsh	r3, [r3, r2]
 8001bb6:	0019      	movs	r1, r3
 8001bb8:	4a21      	ldr	r2, [pc, #132]	; (8001c40 <snake_periodic_play+0x1ec>)
 8001bba:	00c3      	lsls	r3, r0, #3
 8001bbc:	18d3      	adds	r3, r2, r3
 8001bbe:	565b      	ldrsb	r3, [r3, r1]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	d138      	bne.n	8001c36 <snake_periodic_play+0x1e2>
		s->length++;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2248      	movs	r2, #72	; 0x48
 8001bc8:	5c9b      	ldrb	r3, [r3, r2]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	b2d9      	uxtb	r1, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2248      	movs	r2, #72	; 0x48
 8001bd2:	5499      	strb	r1, [r3, r2]
		snake_place_fruit(s, (const int8_t(*)[CHECKS_WIDE]) board);
 8001bd4:	4a1a      	ldr	r2, [pc, #104]	; (8001c40 <snake_periodic_play+0x1ec>)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	0011      	movs	r1, r2
 8001bda:	0018      	movs	r0, r3
 8001bdc:	f7ff fe10 	bl	8001800 <snake_place_fruit>
		s->head.x = next_head.x;
 8001be0:	193b      	adds	r3, r7, r4
 8001be2:	2100      	movs	r1, #0
 8001be4:	5e59      	ldrsh	r1, [r3, r1]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2240      	movs	r2, #64	; 0x40
 8001bea:	5299      	strh	r1, [r3, r2]
		s->head.y = next_head.y;
 8001bec:	193b      	adds	r3, r7, r4
 8001bee:	2102      	movs	r1, #2
 8001bf0:	5e59      	ldrsh	r1, [r3, r1]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2242      	movs	r2, #66	; 0x42
 8001bf6:	5299      	strh	r1, [r3, r2]
		for (int n = (s->length - 2); n>0; n--){
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2248      	movs	r2, #72	; 0x48
 8001bfc:	5c9b      	ldrb	r3, [r3, r2]
 8001bfe:	3b02      	subs	r3, #2
 8001c00:	61bb      	str	r3, [r7, #24]
 8001c02:	e00b      	b.n	8001c1c <snake_periodic_play+0x1c8>
			s->vertebra[n] = s->vertebra[n-1];
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	5cd1      	ldrb	r1, [r2, r3]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	18d3      	adds	r3, r2, r3
 8001c12:	1c0a      	adds	r2, r1, #0
 8001c14:	701a      	strb	r2, [r3, #0]
		for (int n = (s->length - 2); n>0; n--){
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	61bb      	str	r3, [r7, #24]
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	dcf0      	bgt.n	8001c04 <snake_periodic_play+0x1b0>
		s->vertebra[0] = snake_opposite_direction(s->heading);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2249      	movs	r2, #73	; 0x49
 8001c26:	5c9b      	ldrb	r3, [r3, r2]
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f7ff fc18 	bl	800145e <snake_opposite_direction>
 8001c2e:	0003      	movs	r3, r0
 8001c30:	001a      	movs	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	701a      	strb	r2, [r3, #0]
}
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	b00b      	add	sp, #44	; 0x2c
 8001c3c:	bd90      	pop	{r4, r7, pc}
 8001c3e:	46c0      	nop			; (mov r8, r8)
 8001c40:	20000218 	.word	0x20000218
 8001c44:	0012d686 	.word	0x0012d686

08001c48 <ram_health>:
// this does not happen. ACCEPTABLE.

extern volatile int32_t timer_isr_countdown; // Required to control timing
const int snake_board_size = CHECKS_WIDE; // Provided for extern

void ram_health(uint16_t dummy_var, uint16_t pattern){
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	0002      	movs	r2, r0
 8001c50:	1dbb      	adds	r3, r7, #6
 8001c52:	801a      	strh	r2, [r3, #0]
 8001c54:	1d3b      	adds	r3, r7, #4
 8001c56:	1c0a      	adds	r2, r1, #0
 8001c58:	801a      	strh	r2, [r3, #0]
	// DEBUGGING PHASE: LOCK UP THE PROGRAM if RAM is corrupted.
	if (dummy_var != pattern){
 8001c5a:	1dba      	adds	r2, r7, #6
 8001c5c:	1d3b      	adds	r3, r7, #4
 8001c5e:	8812      	ldrh	r2, [r2, #0]
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d000      	beq.n	8001c68 <ram_health+0x20>
		while(1);
 8001c66:	e7fe      	b.n	8001c66 <ram_health+0x1e>
	}
}
 8001c68:	46c0      	nop			; (mov r8, r8)
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	b002      	add	sp, #8
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <snake_main>:


void snake_main(void){
 8001c70:	b5b0      	push	{r4, r5, r7, lr}
 8001c72:	b0b4      	sub	sp, #208	; 0xd0
 8001c74:	af00      	add	r7, sp, #0
	const int32_t timer_isr_500ms_restart = 500;
 8001c76:	23fa      	movs	r3, #250	; 0xfa
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	22c8      	movs	r2, #200	; 0xc8
 8001c7c:	18ba      	adds	r2, r7, r2
 8001c7e:	6013      	str	r3, [r2, #0]
	const int32_t timer_isr_2000ms_restart = 2000;
 8001c80:	23fa      	movs	r3, #250	; 0xfa
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	24c4      	movs	r4, #196	; 0xc4
 8001c86:	193a      	adds	r2, r7, r4
 8001c88:	6013      	str	r3, [r2, #0]

	// INITIALIZE THE GAME
	// Construct the model "game" object:
	snake_game my_game;
	volatile uint16_t ram_dummy_1 = MEMORY_BARRIER_1;
 8001c8a:	2376      	movs	r3, #118	; 0x76
 8001c8c:	18fb      	adds	r3, r7, r3
 8001c8e:	4a70      	ldr	r2, [pc, #448]	; (8001e50 <snake_main+0x1e0>)
 8001c90:	801a      	strh	r2, [r3, #0]
	snake_game_init(&my_game);
 8001c92:	2378      	movs	r3, #120	; 0x78
 8001c94:	18fb      	adds	r3, r7, r3
 8001c96:	0018      	movs	r0, r3
 8001c98:	f7ff fd1a 	bl	80016d0 <snake_game_init>

	// Construct IPC
	Smc_queue turn_q;
	volatile uint16_t ram_dummy_2 = MEMORY_BARRIER_2;
 8001c9c:	232e      	movs	r3, #46	; 0x2e
 8001c9e:	18fb      	adds	r3, r7, r3
 8001ca0:	4a6c      	ldr	r2, [pc, #432]	; (8001e54 <snake_main+0x1e4>)
 8001ca2:	801a      	strh	r2, [r3, #0]
	smc_queue_init(&turn_q);
 8001ca4:	2330      	movs	r3, #48	; 0x30
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f7ff fb23 	bl	80012f4 <smc_queue_init>

	// Input object
	QuadKnob user_knob_1;
	volatile uint16_t ram_dummy_3 = MEMORY_BARRIER_3;
 8001cae:	1dbb      	adds	r3, r7, #6
 8001cb0:	4a69      	ldr	r2, [pc, #420]	; (8001e58 <snake_main+0x1e8>)
 8001cb2:	801a      	strh	r2, [r3, #0]
	quadknob_init(&user_knob_1);
 8001cb4:	2308      	movs	r3, #8
 8001cb6:	18fb      	adds	r3, r7, r3
 8001cb8:	0018      	movs	r0, r3
 8001cba:	f7fe fd9d 	bl	80007f8 <quadknob_init>
  __ASM volatile ("cpsid i" : : : "memory");
 8001cbe:	b672      	cpsid	i
}
 8001cc0:	46c0      	nop			; (mov r8, r8)

	// Output object
	// Block all interrupts while initializing - initial protocol timing is critical.
	__disable_irq();
	display_init();
 8001cc2:	f7fe fe6d 	bl	80009a0 <display_init>
  __ASM volatile ("cpsie i" : : : "memory");
 8001cc6:	b662      	cpsie	i
}
 8001cc8:	46c0      	nop			; (mov r8, r8)
	__enable_irq();

	// Welcome screen = checkerboard for 2 seconds.
	timer_isr_countdown = timer_isr_2000ms_restart;
 8001cca:	4b64      	ldr	r3, [pc, #400]	; (8001e5c <snake_main+0x1ec>)
 8001ccc:	193a      	adds	r2, r7, r4
 8001cce:	6812      	ldr	r2, [r2, #0]
 8001cd0:	601a      	str	r2, [r3, #0]
	display_checkerboard();
 8001cd2:	f7fe ff53 	bl	8000b7c <display_checkerboard>
	while (timer_isr_countdown > 0){}
 8001cd6:	46c0      	nop			; (mov r8, r8)
 8001cd8:	4b60      	ldr	r3, [pc, #384]	; (8001e5c <snake_main+0x1ec>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	dcfb      	bgt.n	8001cd8 <snake_main+0x68>
	timer_isr_countdown = timer_isr_500ms_restart;
 8001ce0:	4b5e      	ldr	r3, [pc, #376]	; (8001e5c <snake_main+0x1ec>)
 8001ce2:	22c8      	movs	r2, #200	; 0xc8
 8001ce4:	18ba      	adds	r2, r7, r2
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	601a      	str	r2, [r3, #0]
	// Confirm all the rules and paint the initial snake.
	display_blank();
 8001cea:	f7fe fecd 	bl	8000a88 <display_blank>
	//snake_game_cleanup(&my_game);

	// OPERATE THE GAME
	int32_t prior_timer_countdown = timer_isr_countdown;
 8001cee:	4b5b      	ldr	r3, [pc, #364]	; (8001e5c <snake_main+0x1ec>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	22cc      	movs	r2, #204	; 0xcc
 8001cf4:	18ba      	adds	r2, r7, r2
 8001cf6:	6013      	str	r3, [r2, #0]

	while(1){
		ram_health(ram_dummy_1, MEMORY_BARRIER_1);
 8001cf8:	2376      	movs	r3, #118	; 0x76
 8001cfa:	18fb      	adds	r3, r7, r3
 8001cfc:	881b      	ldrh	r3, [r3, #0]
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	4a53      	ldr	r2, [pc, #332]	; (8001e50 <snake_main+0x1e0>)
 8001d02:	0011      	movs	r1, r2
 8001d04:	0018      	movs	r0, r3
 8001d06:	f7ff ff9f 	bl	8001c48 <ram_health>
		ram_health(ram_dummy_2, MEMORY_BARRIER_2);
 8001d0a:	232e      	movs	r3, #46	; 0x2e
 8001d0c:	18fb      	adds	r3, r7, r3
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	4a50      	ldr	r2, [pc, #320]	; (8001e54 <snake_main+0x1e4>)
 8001d14:	0011      	movs	r1, r2
 8001d16:	0018      	movs	r0, r3
 8001d18:	f7ff ff96 	bl	8001c48 <ram_health>
		ram_health(ram_dummy_3, MEMORY_BARRIER_3);
 8001d1c:	1dbb      	adds	r3, r7, #6
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	4a4d      	ldr	r2, [pc, #308]	; (8001e58 <snake_main+0x1e8>)
 8001d24:	0011      	movs	r1, r2
 8001d26:	0018      	movs	r0, r3
 8001d28:	f7ff ff8e 	bl	8001c48 <ram_health>

	// ASSERT TIMER COUNTDOWN IN RANGE
		if ((timer_isr_countdown > timer_isr_500ms_restart)||
 8001d2c:	4b4b      	ldr	r3, [pc, #300]	; (8001e5c <snake_main+0x1ec>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	22c8      	movs	r2, #200	; 0xc8
 8001d32:	18ba      	adds	r2, r7, r2
 8001d34:	6812      	ldr	r2, [r2, #0]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	db03      	blt.n	8001d42 <snake_main+0xd2>
				(timer_isr_countdown < 0)){
 8001d3a:	4b48      	ldr	r3, [pc, #288]	; (8001e5c <snake_main+0x1ec>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
		if ((timer_isr_countdown > timer_isr_500ms_restart)||
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	da02      	bge.n	8001d48 <snake_main+0xd8>
			display_checkerboard();
 8001d42:	f7fe ff1b 	bl	8000b7c <display_checkerboard>
			while(1);
 8001d46:	e7fe      	b.n	8001d46 <snake_main+0xd6>
		}

#ifndef TEST_WITHOUT_INPUT
		// Check for user input every 1 ms & paint one block of the display.
		if (prior_timer_countdown != timer_isr_countdown ){
 8001d48:	4b44      	ldr	r3, [pc, #272]	; (8001e5c <snake_main+0x1ec>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	21cc      	movs	r1, #204	; 0xcc
 8001d4e:	187a      	adds	r2, r7, r1
 8001d50:	6812      	ldr	r2, [r2, #0]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d066      	beq.n	8001e24 <snake_main+0x1b4>
			prior_timer_countdown = timer_isr_countdown;
 8001d56:	4b41      	ldr	r3, [pc, #260]	; (8001e5c <snake_main+0x1ec>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	187a      	adds	r2, r7, r1
 8001d5c:	6013      	str	r3, [r2, #0]
			// If time changed, about 1 ms has elapsed.
			// Once each 1 ms, read input pins from user knob and then
			// update "knob" object (which debounces each input pin and
			// then calculates user command).

			bool user_knob_1_pin_A = (GPIO_PIN_SET == HAL_GPIO_ReadPin(QuadKnobA_GPIO_Port, QuadKnobA_Pin));
 8001d5e:	23a0      	movs	r3, #160	; 0xa0
 8001d60:	05db      	lsls	r3, r3, #23
 8001d62:	2140      	movs	r1, #64	; 0x40
 8001d64:	0018      	movs	r0, r3
 8001d66:	f000 fd73 	bl	8002850 <HAL_GPIO_ReadPin>
 8001d6a:	0003      	movs	r3, r0
 8001d6c:	001a      	movs	r2, r3
 8001d6e:	25c3      	movs	r5, #195	; 0xc3
 8001d70:	197b      	adds	r3, r7, r5
 8001d72:	3a01      	subs	r2, #1
 8001d74:	4251      	negs	r1, r2
 8001d76:	414a      	adcs	r2, r1
 8001d78:	701a      	strb	r2, [r3, #0]
			bool user_knob_1_pin_B = (GPIO_PIN_SET == HAL_GPIO_ReadPin(QuadKnobB_GPIO_Port, QuadKnobB_Pin));
 8001d7a:	4b39      	ldr	r3, [pc, #228]	; (8001e60 <snake_main+0x1f0>)
 8001d7c:	2140      	movs	r1, #64	; 0x40
 8001d7e:	0018      	movs	r0, r3
 8001d80:	f000 fd66 	bl	8002850 <HAL_GPIO_ReadPin>
 8001d84:	0003      	movs	r3, r0
 8001d86:	001a      	movs	r2, r3
 8001d88:	24c2      	movs	r4, #194	; 0xc2
 8001d8a:	193b      	adds	r3, r7, r4
 8001d8c:	3a01      	subs	r2, #1
 8001d8e:	4251      	negs	r1, r2
 8001d90:	414a      	adcs	r2, r1
 8001d92:	701a      	strb	r2, [r3, #0]
			user_knob_1.update(&user_knob_1, user_knob_1_pin_A, user_knob_1_pin_B);
 8001d94:	2008      	movs	r0, #8
 8001d96:	183b      	adds	r3, r7, r0
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	193a      	adds	r2, r7, r4
 8001d9c:	7814      	ldrb	r4, [r2, #0]
 8001d9e:	197a      	adds	r2, r7, r5
 8001da0:	7811      	ldrb	r1, [r2, #0]
 8001da2:	0005      	movs	r5, r0
 8001da4:	1838      	adds	r0, r7, r0
 8001da6:	0022      	movs	r2, r4
 8001da8:	4798      	blx	r3

			// Get user command from "knob" - if any action, make it a queue packet and then mail it.
			if (user_knob_1.get(&user_knob_1) != QUADKNOB_STILL){
 8001daa:	002c      	movs	r4, r5
 8001dac:	193b      	adds	r3, r7, r4
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	193a      	adds	r2, r7, r4
 8001db2:	0010      	movs	r0, r2
 8001db4:	4798      	blx	r3
 8001db6:	0003      	movs	r3, r0
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d00f      	beq.n	8001ddc <snake_main+0x16c>
				Q_data command_packet;
				command_packet.twist = user_knob_1.get(&user_knob_1);
 8001dbc:	193b      	adds	r3, r7, r4
 8001dbe:	6a1b      	ldr	r3, [r3, #32]
 8001dc0:	193a      	adds	r2, r7, r4
 8001dc2:	0010      	movs	r0, r2
 8001dc4:	4798      	blx	r3
 8001dc6:	0003      	movs	r3, r0
 8001dc8:	001a      	movs	r2, r3
 8001dca:	003b      	movs	r3, r7
 8001dcc:	701a      	strb	r2, [r3, #0]
				turn_q.put(&turn_q, &command_packet);
 8001dce:	2230      	movs	r2, #48	; 0x30
 8001dd0:	18bb      	adds	r3, r7, r2
 8001dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dd4:	0039      	movs	r1, r7
 8001dd6:	18ba      	adds	r2, r7, r2
 8001dd8:	0010      	movs	r0, r2
 8001dda:	4798      	blx	r3
			}
			snake_heading_update(&my_game, &turn_q);
 8001ddc:	2330      	movs	r3, #48	; 0x30
 8001dde:	18fa      	adds	r2, r7, r3
 8001de0:	2378      	movs	r3, #120	; 0x78
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	0011      	movs	r1, r2
 8001de6:	0018      	movs	r0, r3
 8001de8:	f7ff fcaf 	bl	800174a <snake_heading_update>
		// ASSERT HEADING IS VALID
			while ((my_game.heading != SNAKE_COMPASS_N)&&
 8001dec:	46c0      	nop			; (mov r8, r8)
 8001dee:	2178      	movs	r1, #120	; 0x78
 8001df0:	187b      	adds	r3, r7, r1
 8001df2:	2249      	movs	r2, #73	; 0x49
 8001df4:	5c9b      	ldrb	r3, [r3, r2]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d00e      	beq.n	8001e18 <snake_main+0x1a8>
					(my_game.heading != SNAKE_COMPASS_E)&&
 8001dfa:	187b      	adds	r3, r7, r1
 8001dfc:	2249      	movs	r2, #73	; 0x49
 8001dfe:	5c9b      	ldrb	r3, [r3, r2]
			while ((my_game.heading != SNAKE_COMPASS_N)&&
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d009      	beq.n	8001e18 <snake_main+0x1a8>
					(my_game.heading != SNAKE_COMPASS_S)&&
 8001e04:	187b      	adds	r3, r7, r1
 8001e06:	2249      	movs	r2, #73	; 0x49
 8001e08:	5c9b      	ldrb	r3, [r3, r2]
					(my_game.heading != SNAKE_COMPASS_E)&&
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d004      	beq.n	8001e18 <snake_main+0x1a8>
					(my_game.heading != SNAKE_COMPASS_W));
 8001e0e:	187b      	adds	r3, r7, r1
 8001e10:	2249      	movs	r2, #73	; 0x49
 8001e12:	5c9b      	ldrb	r3, [r3, r2]
					(my_game.heading != SNAKE_COMPASS_S)&&
 8001e14:	2b03      	cmp	r3, #3
 8001e16:	d1ea      	bne.n	8001dee <snake_main+0x17e>
			incremental_show_snake((const snake_game *)&my_game, false);
 8001e18:	2378      	movs	r3, #120	; 0x78
 8001e1a:	18fb      	adds	r3, r7, r3
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	0018      	movs	r0, r3
 8001e20:	f7ff f9de 	bl	80011e0 <incremental_show_snake>
		}
		if (timer_isr_countdown <= 0) {
 8001e24:	4b0d      	ldr	r3, [pc, #52]	; (8001e5c <snake_main+0x1ec>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	dd00      	ble.n	8001e2e <snake_main+0x1be>
 8001e2c:	e764      	b.n	8001cf8 <snake_main+0x88>
			// Move and animate every 500 ms
			timer_isr_countdown = timer_isr_500ms_restart;
 8001e2e:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <snake_main+0x1ec>)
 8001e30:	22c8      	movs	r2, #200	; 0xc8
 8001e32:	18ba      	adds	r2, r7, r2
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	601a      	str	r2, [r3, #0]
			snake_periodic_play(&my_game);
 8001e38:	2478      	movs	r4, #120	; 0x78
 8001e3a:	193b      	adds	r3, r7, r4
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f7ff fe09 	bl	8001a54 <snake_periodic_play>
			incremental_show_snake(&my_game, true);
 8001e42:	193b      	adds	r3, r7, r4
 8001e44:	2101      	movs	r1, #1
 8001e46:	0018      	movs	r0, r3
 8001e48:	f7ff f9ca 	bl	80011e0 <incremental_show_snake>
		ram_health(ram_dummy_1, MEMORY_BARRIER_1);
 8001e4c:	e754      	b.n	8001cf8 <snake_main+0x88>
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	00001111 	.word	0x00001111
 8001e54:	00002222 	.word	0x00002222
 8001e58:	00003333 	.word	0x00003333
 8001e5c:	20000000 	.word	0x20000000
 8001e60:	50000400 	.word	0x50000400

08001e64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ea8 <HAL_MspInit+0x44>)
 8001e6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ea8 <HAL_MspInit+0x44>)
 8001e70:	2101      	movs	r1, #1
 8001e72:	430a      	orrs	r2, r1
 8001e74:	641a      	str	r2, [r3, #64]	; 0x40
 8001e76:	4b0c      	ldr	r3, [pc, #48]	; (8001ea8 <HAL_MspInit+0x44>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	607b      	str	r3, [r7, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e82:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <HAL_MspInit+0x44>)
 8001e84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e86:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <HAL_MspInit+0x44>)
 8001e88:	2180      	movs	r1, #128	; 0x80
 8001e8a:	0549      	lsls	r1, r1, #21
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e90:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <HAL_MspInit+0x44>)
 8001e92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e94:	2380      	movs	r3, #128	; 0x80
 8001e96:	055b      	lsls	r3, r3, #21
 8001e98:	4013      	ands	r3, r2
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e9e:	46c0      	nop			; (mov r8, r8)
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	b002      	add	sp, #8
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	46c0      	nop			; (mov r8, r8)
 8001ea8:	40021000 	.word	0x40021000

08001eac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001eac:	b590      	push	{r4, r7, lr}
 8001eae:	b08b      	sub	sp, #44	; 0x2c
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	2414      	movs	r4, #20
 8001eb6:	193b      	adds	r3, r7, r4
 8001eb8:	0018      	movs	r0, r3
 8001eba:	2314      	movs	r3, #20
 8001ebc:	001a      	movs	r2, r3
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	f003 f817 	bl	8004ef2 <memset>
  if(hspi->Instance==SPI2)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a2c      	ldr	r2, [pc, #176]	; (8001f7c <HAL_SPI_MspInit+0xd0>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d151      	bne.n	8001f72 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ece:	4b2c      	ldr	r3, [pc, #176]	; (8001f80 <HAL_SPI_MspInit+0xd4>)
 8001ed0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ed2:	4b2b      	ldr	r3, [pc, #172]	; (8001f80 <HAL_SPI_MspInit+0xd4>)
 8001ed4:	2180      	movs	r1, #128	; 0x80
 8001ed6:	01c9      	lsls	r1, r1, #7
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	63da      	str	r2, [r3, #60]	; 0x3c
 8001edc:	4b28      	ldr	r3, [pc, #160]	; (8001f80 <HAL_SPI_MspInit+0xd4>)
 8001ede:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ee0:	2380      	movs	r3, #128	; 0x80
 8001ee2:	01db      	lsls	r3, r3, #7
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
 8001ee8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eea:	4b25      	ldr	r3, [pc, #148]	; (8001f80 <HAL_SPI_MspInit+0xd4>)
 8001eec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001eee:	4b24      	ldr	r3, [pc, #144]	; (8001f80 <HAL_SPI_MspInit+0xd4>)
 8001ef0:	2104      	movs	r1, #4
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	635a      	str	r2, [r3, #52]	; 0x34
 8001ef6:	4b22      	ldr	r3, [pc, #136]	; (8001f80 <HAL_SPI_MspInit+0xd4>)
 8001ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001efa:	2204      	movs	r2, #4
 8001efc:	4013      	ands	r3, r2
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f02:	4b1f      	ldr	r3, [pc, #124]	; (8001f80 <HAL_SPI_MspInit+0xd4>)
 8001f04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f06:	4b1e      	ldr	r3, [pc, #120]	; (8001f80 <HAL_SPI_MspInit+0xd4>)
 8001f08:	2102      	movs	r1, #2
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	635a      	str	r2, [r3, #52]	; 0x34
 8001f0e:	4b1c      	ldr	r3, [pc, #112]	; (8001f80 <HAL_SPI_MspInit+0xd4>)
 8001f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f12:	2202      	movs	r2, #2
 8001f14:	4013      	ands	r3, r2
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f1a:	193b      	adds	r3, r7, r4
 8001f1c:	2208      	movs	r2, #8
 8001f1e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f20:	193b      	adds	r3, r7, r4
 8001f22:	2202      	movs	r2, #2
 8001f24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	193b      	adds	r3, r7, r4
 8001f28:	2200      	movs	r2, #0
 8001f2a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2c:	193b      	adds	r3, r7, r4
 8001f2e:	2200      	movs	r2, #0
 8001f30:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8001f32:	193b      	adds	r3, r7, r4
 8001f34:	2201      	movs	r2, #1
 8001f36:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f38:	193b      	adds	r3, r7, r4
 8001f3a:	4a12      	ldr	r2, [pc, #72]	; (8001f84 <HAL_SPI_MspInit+0xd8>)
 8001f3c:	0019      	movs	r1, r3
 8001f3e:	0010      	movs	r0, r2
 8001f40:	f000 fb22 	bl	8002588 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f44:	0021      	movs	r1, r4
 8001f46:	187b      	adds	r3, r7, r1
 8001f48:	2280      	movs	r2, #128	; 0x80
 8001f4a:	00d2      	lsls	r2, r2, #3
 8001f4c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4e:	187b      	adds	r3, r7, r1
 8001f50:	2202      	movs	r2, #2
 8001f52:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	187b      	adds	r3, r7, r1
 8001f56:	2200      	movs	r2, #0
 8001f58:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5a:	187b      	adds	r3, r7, r1
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f60:	187b      	adds	r3, r7, r1
 8001f62:	2205      	movs	r2, #5
 8001f64:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f66:	187b      	adds	r3, r7, r1
 8001f68:	4a07      	ldr	r2, [pc, #28]	; (8001f88 <HAL_SPI_MspInit+0xdc>)
 8001f6a:	0019      	movs	r1, r3
 8001f6c:	0010      	movs	r0, r2
 8001f6e:	f000 fb0b 	bl	8002588 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001f72:	46c0      	nop			; (mov r8, r8)
 8001f74:	46bd      	mov	sp, r7
 8001f76:	b00b      	add	sp, #44	; 0x2c
 8001f78:	bd90      	pop	{r4, r7, pc}
 8001f7a:	46c0      	nop			; (mov r8, r8)
 8001f7c:	40003800 	.word	0x40003800
 8001f80:	40021000 	.word	0x40021000
 8001f84:	50000800 	.word	0x50000800
 8001f88:	50000400 	.word	0x50000400

08001f8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a0e      	ldr	r2, [pc, #56]	; (8001fd4 <HAL_TIM_Base_MspInit+0x48>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d115      	bne.n	8001fca <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001f9e:	4b0e      	ldr	r3, [pc, #56]	; (8001fd8 <HAL_TIM_Base_MspInit+0x4c>)
 8001fa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fa2:	4b0d      	ldr	r3, [pc, #52]	; (8001fd8 <HAL_TIM_Base_MspInit+0x4c>)
 8001fa4:	2180      	movs	r1, #128	; 0x80
 8001fa6:	02c9      	lsls	r1, r1, #11
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	641a      	str	r2, [r3, #64]	; 0x40
 8001fac:	4b0a      	ldr	r3, [pc, #40]	; (8001fd8 <HAL_TIM_Base_MspInit+0x4c>)
 8001fae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fb0:	2380      	movs	r3, #128	; 0x80
 8001fb2:	02db      	lsls	r3, r3, #11
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	2016      	movs	r0, #22
 8001fc0:	f000 fab0 	bl	8002524 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001fc4:	2016      	movs	r0, #22
 8001fc6:	f000 fac2 	bl	800254e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b004      	add	sp, #16
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	40014800 	.word	0x40014800
 8001fd8:	40021000 	.word	0x40021000

08001fdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b097      	sub	sp, #92	; 0x5c
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe4:	2344      	movs	r3, #68	; 0x44
 8001fe6:	18fb      	adds	r3, r7, r3
 8001fe8:	0018      	movs	r0, r3
 8001fea:	2314      	movs	r3, #20
 8001fec:	001a      	movs	r2, r3
 8001fee:	2100      	movs	r1, #0
 8001ff0:	f002 ff7f 	bl	8004ef2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ff4:	2410      	movs	r4, #16
 8001ff6:	193b      	adds	r3, r7, r4
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	2334      	movs	r3, #52	; 0x34
 8001ffc:	001a      	movs	r2, r3
 8001ffe:	2100      	movs	r1, #0
 8002000:	f002 ff77 	bl	8004ef2 <memset>
  if(huart->Instance==USART2)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a22      	ldr	r2, [pc, #136]	; (8002094 <HAL_UART_MspInit+0xb8>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d13e      	bne.n	800208c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800200e:	193b      	adds	r3, r7, r4
 8002010:	2202      	movs	r2, #2
 8002012:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002014:	193b      	adds	r3, r7, r4
 8002016:	2200      	movs	r2, #0
 8002018:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800201a:	193b      	adds	r3, r7, r4
 800201c:	0018      	movs	r0, r3
 800201e:	f001 f961 	bl	80032e4 <HAL_RCCEx_PeriphCLKConfig>
 8002022:	1e03      	subs	r3, r0, #0
 8002024:	d001      	beq.n	800202a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002026:	f7ff f8d5 	bl	80011d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800202a:	4b1b      	ldr	r3, [pc, #108]	; (8002098 <HAL_UART_MspInit+0xbc>)
 800202c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800202e:	4b1a      	ldr	r3, [pc, #104]	; (8002098 <HAL_UART_MspInit+0xbc>)
 8002030:	2180      	movs	r1, #128	; 0x80
 8002032:	0289      	lsls	r1, r1, #10
 8002034:	430a      	orrs	r2, r1
 8002036:	63da      	str	r2, [r3, #60]	; 0x3c
 8002038:	4b17      	ldr	r3, [pc, #92]	; (8002098 <HAL_UART_MspInit+0xbc>)
 800203a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	029b      	lsls	r3, r3, #10
 8002040:	4013      	ands	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002046:	4b14      	ldr	r3, [pc, #80]	; (8002098 <HAL_UART_MspInit+0xbc>)
 8002048:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800204a:	4b13      	ldr	r3, [pc, #76]	; (8002098 <HAL_UART_MspInit+0xbc>)
 800204c:	2101      	movs	r1, #1
 800204e:	430a      	orrs	r2, r1
 8002050:	635a      	str	r2, [r3, #52]	; 0x34
 8002052:	4b11      	ldr	r3, [pc, #68]	; (8002098 <HAL_UART_MspInit+0xbc>)
 8002054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002056:	2201      	movs	r2, #1
 8002058:	4013      	ands	r3, r2
 800205a:	60bb      	str	r3, [r7, #8]
 800205c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800205e:	2144      	movs	r1, #68	; 0x44
 8002060:	187b      	adds	r3, r7, r1
 8002062:	220c      	movs	r2, #12
 8002064:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002066:	187b      	adds	r3, r7, r1
 8002068:	2202      	movs	r2, #2
 800206a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800206c:	187b      	adds	r3, r7, r1
 800206e:	2201      	movs	r2, #1
 8002070:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002072:	187b      	adds	r3, r7, r1
 8002074:	2200      	movs	r2, #0
 8002076:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002078:	187b      	adds	r3, r7, r1
 800207a:	2201      	movs	r2, #1
 800207c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800207e:	187a      	adds	r2, r7, r1
 8002080:	23a0      	movs	r3, #160	; 0xa0
 8002082:	05db      	lsls	r3, r3, #23
 8002084:	0011      	movs	r1, r2
 8002086:	0018      	movs	r0, r3
 8002088:	f000 fa7e 	bl	8002588 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800208c:	46c0      	nop			; (mov r8, r8)
 800208e:	46bd      	mov	sp, r7
 8002090:	b017      	add	sp, #92	; 0x5c
 8002092:	bd90      	pop	{r4, r7, pc}
 8002094:	40004400 	.word	0x40004400
 8002098:	40021000 	.word	0x40021000

0800209c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020a0:	e7fe      	b.n	80020a0 <NMI_Handler+0x4>

080020a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020a6:	e7fe      	b.n	80020a6 <HardFault_Handler+0x4>

080020a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80020ac:	46c0      	nop			; (mov r8, r8)
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020b6:	46c0      	nop			; (mov r8, r8)
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020c0:	f000 f968 	bl	8002394 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020c4:	46c0      	nop			; (mov r8, r8)
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80020d0:	4b03      	ldr	r3, [pc, #12]	; (80020e0 <TIM17_IRQHandler+0x14>)
 80020d2:	0018      	movs	r0, r3
 80020d4:	f001 fef8 	bl	8003ec8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80020d8:	46c0      	nop			; (mov r8, r8)
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	46c0      	nop			; (mov r8, r8)
 80020e0:	200000f4 	.word	0x200000f4

080020e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
	return 1;
 80020e8:	2301      	movs	r3, #1
}
 80020ea:	0018      	movs	r0, r3
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <_kill>:

int _kill(int pid, int sig)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80020fa:	f002 fec7 	bl	8004e8c <__errno>
 80020fe:	0003      	movs	r3, r0
 8002100:	2216      	movs	r2, #22
 8002102:	601a      	str	r2, [r3, #0]
	return -1;
 8002104:	2301      	movs	r3, #1
 8002106:	425b      	negs	r3, r3
}
 8002108:	0018      	movs	r0, r3
 800210a:	46bd      	mov	sp, r7
 800210c:	b002      	add	sp, #8
 800210e:	bd80      	pop	{r7, pc}

08002110 <_exit>:

void _exit (int status)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002118:	2301      	movs	r3, #1
 800211a:	425a      	negs	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	0011      	movs	r1, r2
 8002120:	0018      	movs	r0, r3
 8002122:	f7ff ffe5 	bl	80020f0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002126:	e7fe      	b.n	8002126 <_exit+0x16>

08002128 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	e00a      	b.n	8002150 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800213a:	e000      	b.n	800213e <_read+0x16>
 800213c:	bf00      	nop
 800213e:	0001      	movs	r1, r0
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	1c5a      	adds	r2, r3, #1
 8002144:	60ba      	str	r2, [r7, #8]
 8002146:	b2ca      	uxtb	r2, r1
 8002148:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	3301      	adds	r3, #1
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697a      	ldr	r2, [r7, #20]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	429a      	cmp	r2, r3
 8002156:	dbf0      	blt.n	800213a <_read+0x12>
	}

return len;
 8002158:	687b      	ldr	r3, [r7, #4]
}
 800215a:	0018      	movs	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	b006      	add	sp, #24
 8002160:	bd80      	pop	{r7, pc}

08002162 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b086      	sub	sp, #24
 8002166:	af00      	add	r7, sp, #0
 8002168:	60f8      	str	r0, [r7, #12]
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800216e:	2300      	movs	r3, #0
 8002170:	617b      	str	r3, [r7, #20]
 8002172:	e009      	b.n	8002188 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	1c5a      	adds	r2, r3, #1
 8002178:	60ba      	str	r2, [r7, #8]
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	0018      	movs	r0, r3
 800217e:	e000      	b.n	8002182 <_write+0x20>
 8002180:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	3301      	adds	r3, #1
 8002186:	617b      	str	r3, [r7, #20]
 8002188:	697a      	ldr	r2, [r7, #20]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	429a      	cmp	r2, r3
 800218e:	dbf1      	blt.n	8002174 <_write+0x12>
	}
	return len;
 8002190:	687b      	ldr	r3, [r7, #4]
}
 8002192:	0018      	movs	r0, r3
 8002194:	46bd      	mov	sp, r7
 8002196:	b006      	add	sp, #24
 8002198:	bd80      	pop	{r7, pc}

0800219a <_close>:

int _close(int file)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b082      	sub	sp, #8
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
	return -1;
 80021a2:	2301      	movs	r3, #1
 80021a4:	425b      	negs	r3, r3
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b002      	add	sp, #8
 80021ac:	bd80      	pop	{r7, pc}

080021ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b082      	sub	sp, #8
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
 80021b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	2280      	movs	r2, #128	; 0x80
 80021bc:	0192      	lsls	r2, r2, #6
 80021be:	605a      	str	r2, [r3, #4]
	return 0;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	0018      	movs	r0, r3
 80021c4:	46bd      	mov	sp, r7
 80021c6:	b002      	add	sp, #8
 80021c8:	bd80      	pop	{r7, pc}

080021ca <_isatty>:

int _isatty(int file)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b082      	sub	sp, #8
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
	return 1;
 80021d2:	2301      	movs	r3, #1
}
 80021d4:	0018      	movs	r0, r3
 80021d6:	46bd      	mov	sp, r7
 80021d8:	b002      	add	sp, #8
 80021da:	bd80      	pop	{r7, pc}

080021dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	607a      	str	r2, [r7, #4]
	return 0;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	0018      	movs	r0, r3
 80021ec:	46bd      	mov	sp, r7
 80021ee:	b004      	add	sp, #16
 80021f0:	bd80      	pop	{r7, pc}
	...

080021f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021fc:	4a14      	ldr	r2, [pc, #80]	; (8002250 <_sbrk+0x5c>)
 80021fe:	4b15      	ldr	r3, [pc, #84]	; (8002254 <_sbrk+0x60>)
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002208:	4b13      	ldr	r3, [pc, #76]	; (8002258 <_sbrk+0x64>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d102      	bne.n	8002216 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002210:	4b11      	ldr	r3, [pc, #68]	; (8002258 <_sbrk+0x64>)
 8002212:	4a12      	ldr	r2, [pc, #72]	; (800225c <_sbrk+0x68>)
 8002214:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002216:	4b10      	ldr	r3, [pc, #64]	; (8002258 <_sbrk+0x64>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	18d3      	adds	r3, r2, r3
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	429a      	cmp	r2, r3
 8002222:	d207      	bcs.n	8002234 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002224:	f002 fe32 	bl	8004e8c <__errno>
 8002228:	0003      	movs	r3, r0
 800222a:	220c      	movs	r2, #12
 800222c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800222e:	2301      	movs	r3, #1
 8002230:	425b      	negs	r3, r3
 8002232:	e009      	b.n	8002248 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002234:	4b08      	ldr	r3, [pc, #32]	; (8002258 <_sbrk+0x64>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800223a:	4b07      	ldr	r3, [pc, #28]	; (8002258 <_sbrk+0x64>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	18d2      	adds	r2, r2, r3
 8002242:	4b05      	ldr	r3, [pc, #20]	; (8002258 <_sbrk+0x64>)
 8002244:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002246:	68fb      	ldr	r3, [r7, #12]
}
 8002248:	0018      	movs	r0, r3
 800224a:	46bd      	mov	sp, r7
 800224c:	b006      	add	sp, #24
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20009000 	.word	0x20009000
 8002254:	00000400 	.word	0x00000400
 8002258:	20000258 	.word	0x20000258
 800225c:	20000270 	.word	0x20000270

08002260 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002264:	46c0      	nop			; (mov r8, r8)
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <Reset_Handler>:
 800226c:	480d      	ldr	r0, [pc, #52]	; (80022a4 <LoopForever+0x2>)
 800226e:	4685      	mov	sp, r0
 8002270:	f7ff fff6 	bl	8002260 <SystemInit>
 8002274:	480c      	ldr	r0, [pc, #48]	; (80022a8 <LoopForever+0x6>)
 8002276:	490d      	ldr	r1, [pc, #52]	; (80022ac <LoopForever+0xa>)
 8002278:	4a0d      	ldr	r2, [pc, #52]	; (80022b0 <LoopForever+0xe>)
 800227a:	2300      	movs	r3, #0
 800227c:	e002      	b.n	8002284 <LoopCopyDataInit>

0800227e <CopyDataInit>:
 800227e:	58d4      	ldr	r4, [r2, r3]
 8002280:	50c4      	str	r4, [r0, r3]
 8002282:	3304      	adds	r3, #4

08002284 <LoopCopyDataInit>:
 8002284:	18c4      	adds	r4, r0, r3
 8002286:	428c      	cmp	r4, r1
 8002288:	d3f9      	bcc.n	800227e <CopyDataInit>
 800228a:	4a0a      	ldr	r2, [pc, #40]	; (80022b4 <LoopForever+0x12>)
 800228c:	4c0a      	ldr	r4, [pc, #40]	; (80022b8 <LoopForever+0x16>)
 800228e:	2300      	movs	r3, #0
 8002290:	e001      	b.n	8002296 <LoopFillZerobss>

08002292 <FillZerobss>:
 8002292:	6013      	str	r3, [r2, #0]
 8002294:	3204      	adds	r2, #4

08002296 <LoopFillZerobss>:
 8002296:	42a2      	cmp	r2, r4
 8002298:	d3fb      	bcc.n	8002292 <FillZerobss>
 800229a:	f002 fdfd 	bl	8004e98 <__libc_init_array>
 800229e:	f7fe fdd1 	bl	8000e44 <main>

080022a2 <LoopForever>:
 80022a2:	e7fe      	b.n	80022a2 <LoopForever>
 80022a4:	20009000 	.word	0x20009000
 80022a8:	20000000 	.word	0x20000000
 80022ac:	20000074 	.word	0x20000074
 80022b0:	08006274 	.word	0x08006274
 80022b4:	20000074 	.word	0x20000074
 80022b8:	20000270 	.word	0x20000270

080022bc <ADC1_COMP_IRQHandler>:
 80022bc:	e7fe      	b.n	80022bc <ADC1_COMP_IRQHandler>
	...

080022c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022c6:	1dfb      	adds	r3, r7, #7
 80022c8:	2200      	movs	r2, #0
 80022ca:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022cc:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <HAL_Init+0x3c>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4b0a      	ldr	r3, [pc, #40]	; (80022fc <HAL_Init+0x3c>)
 80022d2:	2180      	movs	r1, #128	; 0x80
 80022d4:	0049      	lsls	r1, r1, #1
 80022d6:	430a      	orrs	r2, r1
 80022d8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022da:	2000      	movs	r0, #0
 80022dc:	f000 f810 	bl	8002300 <HAL_InitTick>
 80022e0:	1e03      	subs	r3, r0, #0
 80022e2:	d003      	beq.n	80022ec <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80022e4:	1dfb      	adds	r3, r7, #7
 80022e6:	2201      	movs	r2, #1
 80022e8:	701a      	strb	r2, [r3, #0]
 80022ea:	e001      	b.n	80022f0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80022ec:	f7ff fdba 	bl	8001e64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022f0:	1dfb      	adds	r3, r7, #7
 80022f2:	781b      	ldrb	r3, [r3, #0]
}
 80022f4:	0018      	movs	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	b002      	add	sp, #8
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40022000 	.word	0x40022000

08002300 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002308:	230f      	movs	r3, #15
 800230a:	18fb      	adds	r3, r7, r3
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002310:	4b1d      	ldr	r3, [pc, #116]	; (8002388 <HAL_InitTick+0x88>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d02b      	beq.n	8002370 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002318:	4b1c      	ldr	r3, [pc, #112]	; (800238c <HAL_InitTick+0x8c>)
 800231a:	681c      	ldr	r4, [r3, #0]
 800231c:	4b1a      	ldr	r3, [pc, #104]	; (8002388 <HAL_InitTick+0x88>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	0019      	movs	r1, r3
 8002322:	23fa      	movs	r3, #250	; 0xfa
 8002324:	0098      	lsls	r0, r3, #2
 8002326:	f7fd fef7 	bl	8000118 <__udivsi3>
 800232a:	0003      	movs	r3, r0
 800232c:	0019      	movs	r1, r3
 800232e:	0020      	movs	r0, r4
 8002330:	f7fd fef2 	bl	8000118 <__udivsi3>
 8002334:	0003      	movs	r3, r0
 8002336:	0018      	movs	r0, r3
 8002338:	f000 f919 	bl	800256e <HAL_SYSTICK_Config>
 800233c:	1e03      	subs	r3, r0, #0
 800233e:	d112      	bne.n	8002366 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b03      	cmp	r3, #3
 8002344:	d80a      	bhi.n	800235c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	2301      	movs	r3, #1
 800234a:	425b      	negs	r3, r3
 800234c:	2200      	movs	r2, #0
 800234e:	0018      	movs	r0, r3
 8002350:	f000 f8e8 	bl	8002524 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002354:	4b0e      	ldr	r3, [pc, #56]	; (8002390 <HAL_InitTick+0x90>)
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	e00d      	b.n	8002378 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800235c:	230f      	movs	r3, #15
 800235e:	18fb      	adds	r3, r7, r3
 8002360:	2201      	movs	r2, #1
 8002362:	701a      	strb	r2, [r3, #0]
 8002364:	e008      	b.n	8002378 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002366:	230f      	movs	r3, #15
 8002368:	18fb      	adds	r3, r7, r3
 800236a:	2201      	movs	r2, #1
 800236c:	701a      	strb	r2, [r3, #0]
 800236e:	e003      	b.n	8002378 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002370:	230f      	movs	r3, #15
 8002372:	18fb      	adds	r3, r7, r3
 8002374:	2201      	movs	r2, #1
 8002376:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002378:	230f      	movs	r3, #15
 800237a:	18fb      	adds	r3, r7, r3
 800237c:	781b      	ldrb	r3, [r3, #0]
}
 800237e:	0018      	movs	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	b005      	add	sp, #20
 8002384:	bd90      	pop	{r4, r7, pc}
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	2000000c 	.word	0x2000000c
 800238c:	20000004 	.word	0x20000004
 8002390:	20000008 	.word	0x20000008

08002394 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002398:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <HAL_IncTick+0x1c>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	001a      	movs	r2, r3
 800239e:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <HAL_IncTick+0x20>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	18d2      	adds	r2, r2, r3
 80023a4:	4b03      	ldr	r3, [pc, #12]	; (80023b4 <HAL_IncTick+0x20>)
 80023a6:	601a      	str	r2, [r3, #0]
}
 80023a8:	46c0      	nop			; (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	2000000c 	.word	0x2000000c
 80023b4:	2000025c 	.word	0x2000025c

080023b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  return uwTick;
 80023bc:	4b02      	ldr	r3, [pc, #8]	; (80023c8 <HAL_GetTick+0x10>)
 80023be:	681b      	ldr	r3, [r3, #0]
}
 80023c0:	0018      	movs	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	46c0      	nop			; (mov r8, r8)
 80023c8:	2000025c 	.word	0x2000025c

080023cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	0002      	movs	r2, r0
 80023d4:	1dfb      	adds	r3, r7, #7
 80023d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80023d8:	1dfb      	adds	r3, r7, #7
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b7f      	cmp	r3, #127	; 0x7f
 80023de:	d809      	bhi.n	80023f4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023e0:	1dfb      	adds	r3, r7, #7
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	001a      	movs	r2, r3
 80023e6:	231f      	movs	r3, #31
 80023e8:	401a      	ands	r2, r3
 80023ea:	4b04      	ldr	r3, [pc, #16]	; (80023fc <__NVIC_EnableIRQ+0x30>)
 80023ec:	2101      	movs	r1, #1
 80023ee:	4091      	lsls	r1, r2
 80023f0:	000a      	movs	r2, r1
 80023f2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80023f4:	46c0      	nop			; (mov r8, r8)
 80023f6:	46bd      	mov	sp, r7
 80023f8:	b002      	add	sp, #8
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	e000e100 	.word	0xe000e100

08002400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002400:	b590      	push	{r4, r7, lr}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	0002      	movs	r2, r0
 8002408:	6039      	str	r1, [r7, #0]
 800240a:	1dfb      	adds	r3, r7, #7
 800240c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800240e:	1dfb      	adds	r3, r7, #7
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b7f      	cmp	r3, #127	; 0x7f
 8002414:	d828      	bhi.n	8002468 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002416:	4a2f      	ldr	r2, [pc, #188]	; (80024d4 <__NVIC_SetPriority+0xd4>)
 8002418:	1dfb      	adds	r3, r7, #7
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	b25b      	sxtb	r3, r3
 800241e:	089b      	lsrs	r3, r3, #2
 8002420:	33c0      	adds	r3, #192	; 0xc0
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	589b      	ldr	r3, [r3, r2]
 8002426:	1dfa      	adds	r2, r7, #7
 8002428:	7812      	ldrb	r2, [r2, #0]
 800242a:	0011      	movs	r1, r2
 800242c:	2203      	movs	r2, #3
 800242e:	400a      	ands	r2, r1
 8002430:	00d2      	lsls	r2, r2, #3
 8002432:	21ff      	movs	r1, #255	; 0xff
 8002434:	4091      	lsls	r1, r2
 8002436:	000a      	movs	r2, r1
 8002438:	43d2      	mvns	r2, r2
 800243a:	401a      	ands	r2, r3
 800243c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	019b      	lsls	r3, r3, #6
 8002442:	22ff      	movs	r2, #255	; 0xff
 8002444:	401a      	ands	r2, r3
 8002446:	1dfb      	adds	r3, r7, #7
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	0018      	movs	r0, r3
 800244c:	2303      	movs	r3, #3
 800244e:	4003      	ands	r3, r0
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002454:	481f      	ldr	r0, [pc, #124]	; (80024d4 <__NVIC_SetPriority+0xd4>)
 8002456:	1dfb      	adds	r3, r7, #7
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	b25b      	sxtb	r3, r3
 800245c:	089b      	lsrs	r3, r3, #2
 800245e:	430a      	orrs	r2, r1
 8002460:	33c0      	adds	r3, #192	; 0xc0
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002466:	e031      	b.n	80024cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002468:	4a1b      	ldr	r2, [pc, #108]	; (80024d8 <__NVIC_SetPriority+0xd8>)
 800246a:	1dfb      	adds	r3, r7, #7
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	0019      	movs	r1, r3
 8002470:	230f      	movs	r3, #15
 8002472:	400b      	ands	r3, r1
 8002474:	3b08      	subs	r3, #8
 8002476:	089b      	lsrs	r3, r3, #2
 8002478:	3306      	adds	r3, #6
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	18d3      	adds	r3, r2, r3
 800247e:	3304      	adds	r3, #4
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	1dfa      	adds	r2, r7, #7
 8002484:	7812      	ldrb	r2, [r2, #0]
 8002486:	0011      	movs	r1, r2
 8002488:	2203      	movs	r2, #3
 800248a:	400a      	ands	r2, r1
 800248c:	00d2      	lsls	r2, r2, #3
 800248e:	21ff      	movs	r1, #255	; 0xff
 8002490:	4091      	lsls	r1, r2
 8002492:	000a      	movs	r2, r1
 8002494:	43d2      	mvns	r2, r2
 8002496:	401a      	ands	r2, r3
 8002498:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	019b      	lsls	r3, r3, #6
 800249e:	22ff      	movs	r2, #255	; 0xff
 80024a0:	401a      	ands	r2, r3
 80024a2:	1dfb      	adds	r3, r7, #7
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	0018      	movs	r0, r3
 80024a8:	2303      	movs	r3, #3
 80024aa:	4003      	ands	r3, r0
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024b0:	4809      	ldr	r0, [pc, #36]	; (80024d8 <__NVIC_SetPriority+0xd8>)
 80024b2:	1dfb      	adds	r3, r7, #7
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	001c      	movs	r4, r3
 80024b8:	230f      	movs	r3, #15
 80024ba:	4023      	ands	r3, r4
 80024bc:	3b08      	subs	r3, #8
 80024be:	089b      	lsrs	r3, r3, #2
 80024c0:	430a      	orrs	r2, r1
 80024c2:	3306      	adds	r3, #6
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	18c3      	adds	r3, r0, r3
 80024c8:	3304      	adds	r3, #4
 80024ca:	601a      	str	r2, [r3, #0]
}
 80024cc:	46c0      	nop			; (mov r8, r8)
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b003      	add	sp, #12
 80024d2:	bd90      	pop	{r4, r7, pc}
 80024d4:	e000e100 	.word	0xe000e100
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	1e5a      	subs	r2, r3, #1
 80024e8:	2380      	movs	r3, #128	; 0x80
 80024ea:	045b      	lsls	r3, r3, #17
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d301      	bcc.n	80024f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024f0:	2301      	movs	r3, #1
 80024f2:	e010      	b.n	8002516 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024f4:	4b0a      	ldr	r3, [pc, #40]	; (8002520 <SysTick_Config+0x44>)
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	3a01      	subs	r2, #1
 80024fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024fc:	2301      	movs	r3, #1
 80024fe:	425b      	negs	r3, r3
 8002500:	2103      	movs	r1, #3
 8002502:	0018      	movs	r0, r3
 8002504:	f7ff ff7c 	bl	8002400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002508:	4b05      	ldr	r3, [pc, #20]	; (8002520 <SysTick_Config+0x44>)
 800250a:	2200      	movs	r2, #0
 800250c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800250e:	4b04      	ldr	r3, [pc, #16]	; (8002520 <SysTick_Config+0x44>)
 8002510:	2207      	movs	r2, #7
 8002512:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002514:	2300      	movs	r3, #0
}
 8002516:	0018      	movs	r0, r3
 8002518:	46bd      	mov	sp, r7
 800251a:	b002      	add	sp, #8
 800251c:	bd80      	pop	{r7, pc}
 800251e:	46c0      	nop			; (mov r8, r8)
 8002520:	e000e010 	.word	0xe000e010

08002524 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
 800252e:	210f      	movs	r1, #15
 8002530:	187b      	adds	r3, r7, r1
 8002532:	1c02      	adds	r2, r0, #0
 8002534:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	187b      	adds	r3, r7, r1
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	b25b      	sxtb	r3, r3
 800253e:	0011      	movs	r1, r2
 8002540:	0018      	movs	r0, r3
 8002542:	f7ff ff5d 	bl	8002400 <__NVIC_SetPriority>
}
 8002546:	46c0      	nop			; (mov r8, r8)
 8002548:	46bd      	mov	sp, r7
 800254a:	b004      	add	sp, #16
 800254c:	bd80      	pop	{r7, pc}

0800254e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b082      	sub	sp, #8
 8002552:	af00      	add	r7, sp, #0
 8002554:	0002      	movs	r2, r0
 8002556:	1dfb      	adds	r3, r7, #7
 8002558:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800255a:	1dfb      	adds	r3, r7, #7
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	b25b      	sxtb	r3, r3
 8002560:	0018      	movs	r0, r3
 8002562:	f7ff ff33 	bl	80023cc <__NVIC_EnableIRQ>
}
 8002566:	46c0      	nop			; (mov r8, r8)
 8002568:	46bd      	mov	sp, r7
 800256a:	b002      	add	sp, #8
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	0018      	movs	r0, r3
 800257a:	f7ff ffaf 	bl	80024dc <SysTick_Config>
 800257e:	0003      	movs	r3, r0
}
 8002580:	0018      	movs	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	b002      	add	sp, #8
 8002586:	bd80      	pop	{r7, pc}

08002588 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002596:	e147      	b.n	8002828 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2101      	movs	r1, #1
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	4091      	lsls	r1, r2
 80025a2:	000a      	movs	r2, r1
 80025a4:	4013      	ands	r3, r2
 80025a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d100      	bne.n	80025b0 <HAL_GPIO_Init+0x28>
 80025ae:	e138      	b.n	8002822 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	2203      	movs	r2, #3
 80025b6:	4013      	ands	r3, r2
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d005      	beq.n	80025c8 <HAL_GPIO_Init+0x40>
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	2203      	movs	r2, #3
 80025c2:	4013      	ands	r3, r2
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d130      	bne.n	800262a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	2203      	movs	r2, #3
 80025d4:	409a      	lsls	r2, r3
 80025d6:	0013      	movs	r3, r2
 80025d8:	43da      	mvns	r2, r3
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	4013      	ands	r3, r2
 80025de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	68da      	ldr	r2, [r3, #12]
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	409a      	lsls	r2, r3
 80025ea:	0013      	movs	r3, r2
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025fe:	2201      	movs	r2, #1
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	409a      	lsls	r2, r3
 8002604:	0013      	movs	r3, r2
 8002606:	43da      	mvns	r2, r3
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	4013      	ands	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	091b      	lsrs	r3, r3, #4
 8002614:	2201      	movs	r2, #1
 8002616:	401a      	ands	r2, r3
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	409a      	lsls	r2, r3
 800261c:	0013      	movs	r3, r2
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	4313      	orrs	r3, r2
 8002622:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2203      	movs	r2, #3
 8002630:	4013      	ands	r3, r2
 8002632:	2b03      	cmp	r3, #3
 8002634:	d017      	beq.n	8002666 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	2203      	movs	r2, #3
 8002642:	409a      	lsls	r2, r3
 8002644:	0013      	movs	r3, r2
 8002646:	43da      	mvns	r2, r3
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	4013      	ands	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	689a      	ldr	r2, [r3, #8]
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	409a      	lsls	r2, r3
 8002658:	0013      	movs	r3, r2
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4313      	orrs	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2203      	movs	r2, #3
 800266c:	4013      	ands	r3, r2
 800266e:	2b02      	cmp	r3, #2
 8002670:	d123      	bne.n	80026ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	08da      	lsrs	r2, r3, #3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	3208      	adds	r2, #8
 800267a:	0092      	lsls	r2, r2, #2
 800267c:	58d3      	ldr	r3, [r2, r3]
 800267e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	2207      	movs	r2, #7
 8002684:	4013      	ands	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	220f      	movs	r2, #15
 800268a:	409a      	lsls	r2, r3
 800268c:	0013      	movs	r3, r2
 800268e:	43da      	mvns	r2, r3
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	4013      	ands	r3, r2
 8002694:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	691a      	ldr	r2, [r3, #16]
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	2107      	movs	r1, #7
 800269e:	400b      	ands	r3, r1
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	409a      	lsls	r2, r3
 80026a4:	0013      	movs	r3, r2
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	08da      	lsrs	r2, r3, #3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	3208      	adds	r2, #8
 80026b4:	0092      	lsls	r2, r2, #2
 80026b6:	6939      	ldr	r1, [r7, #16]
 80026b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	2203      	movs	r2, #3
 80026c6:	409a      	lsls	r2, r3
 80026c8:	0013      	movs	r3, r2
 80026ca:	43da      	mvns	r2, r3
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	4013      	ands	r3, r2
 80026d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2203      	movs	r2, #3
 80026d8:	401a      	ands	r2, r3
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	409a      	lsls	r2, r3
 80026e0:	0013      	movs	r3, r2
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685a      	ldr	r2, [r3, #4]
 80026f2:	23c0      	movs	r3, #192	; 0xc0
 80026f4:	029b      	lsls	r3, r3, #10
 80026f6:	4013      	ands	r3, r2
 80026f8:	d100      	bne.n	80026fc <HAL_GPIO_Init+0x174>
 80026fa:	e092      	b.n	8002822 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80026fc:	4a50      	ldr	r2, [pc, #320]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	089b      	lsrs	r3, r3, #2
 8002702:	3318      	adds	r3, #24
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	589b      	ldr	r3, [r3, r2]
 8002708:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	2203      	movs	r2, #3
 800270e:	4013      	ands	r3, r2
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	220f      	movs	r2, #15
 8002714:	409a      	lsls	r2, r3
 8002716:	0013      	movs	r3, r2
 8002718:	43da      	mvns	r2, r3
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	4013      	ands	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	23a0      	movs	r3, #160	; 0xa0
 8002724:	05db      	lsls	r3, r3, #23
 8002726:	429a      	cmp	r2, r3
 8002728:	d013      	beq.n	8002752 <HAL_GPIO_Init+0x1ca>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a45      	ldr	r2, [pc, #276]	; (8002844 <HAL_GPIO_Init+0x2bc>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d00d      	beq.n	800274e <HAL_GPIO_Init+0x1c6>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a44      	ldr	r2, [pc, #272]	; (8002848 <HAL_GPIO_Init+0x2c0>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d007      	beq.n	800274a <HAL_GPIO_Init+0x1c2>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a43      	ldr	r2, [pc, #268]	; (800284c <HAL_GPIO_Init+0x2c4>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d101      	bne.n	8002746 <HAL_GPIO_Init+0x1be>
 8002742:	2303      	movs	r3, #3
 8002744:	e006      	b.n	8002754 <HAL_GPIO_Init+0x1cc>
 8002746:	2305      	movs	r3, #5
 8002748:	e004      	b.n	8002754 <HAL_GPIO_Init+0x1cc>
 800274a:	2302      	movs	r3, #2
 800274c:	e002      	b.n	8002754 <HAL_GPIO_Init+0x1cc>
 800274e:	2301      	movs	r3, #1
 8002750:	e000      	b.n	8002754 <HAL_GPIO_Init+0x1cc>
 8002752:	2300      	movs	r3, #0
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	2103      	movs	r1, #3
 8002758:	400a      	ands	r2, r1
 800275a:	00d2      	lsls	r2, r2, #3
 800275c:	4093      	lsls	r3, r2
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	4313      	orrs	r3, r2
 8002762:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002764:	4936      	ldr	r1, [pc, #216]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	089b      	lsrs	r3, r3, #2
 800276a:	3318      	adds	r3, #24
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002772:	4b33      	ldr	r3, [pc, #204]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	43da      	mvns	r2, r3
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	4013      	ands	r3, r2
 8002780:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	2380      	movs	r3, #128	; 0x80
 8002788:	035b      	lsls	r3, r3, #13
 800278a:	4013      	ands	r3, r2
 800278c:	d003      	beq.n	8002796 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4313      	orrs	r3, r2
 8002794:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002796:	4b2a      	ldr	r3, [pc, #168]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800279c:	4b28      	ldr	r3, [pc, #160]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	43da      	mvns	r2, r3
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	4013      	ands	r3, r2
 80027aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	039b      	lsls	r3, r3, #14
 80027b4:	4013      	ands	r3, r2
 80027b6:	d003      	beq.n	80027c0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	4313      	orrs	r3, r2
 80027be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027c0:	4b1f      	ldr	r3, [pc, #124]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80027c6:	4a1e      	ldr	r2, [pc, #120]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 80027c8:	2384      	movs	r3, #132	; 0x84
 80027ca:	58d3      	ldr	r3, [r2, r3]
 80027cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	43da      	mvns	r2, r3
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	4013      	ands	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	2380      	movs	r3, #128	; 0x80
 80027de:	029b      	lsls	r3, r3, #10
 80027e0:	4013      	ands	r3, r2
 80027e2:	d003      	beq.n	80027ec <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027ec:	4914      	ldr	r1, [pc, #80]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 80027ee:	2284      	movs	r2, #132	; 0x84
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80027f4:	4a12      	ldr	r2, [pc, #72]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	58d3      	ldr	r3, [r2, r3]
 80027fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	43da      	mvns	r2, r3
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	4013      	ands	r3, r2
 8002804:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	2380      	movs	r3, #128	; 0x80
 800280c:	025b      	lsls	r3, r3, #9
 800280e:	4013      	ands	r3, r2
 8002810:	d003      	beq.n	800281a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	4313      	orrs	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800281a:	4909      	ldr	r1, [pc, #36]	; (8002840 <HAL_GPIO_Init+0x2b8>)
 800281c:	2280      	movs	r2, #128	; 0x80
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	3301      	adds	r3, #1
 8002826:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	40da      	lsrs	r2, r3
 8002830:	1e13      	subs	r3, r2, #0
 8002832:	d000      	beq.n	8002836 <HAL_GPIO_Init+0x2ae>
 8002834:	e6b0      	b.n	8002598 <HAL_GPIO_Init+0x10>
  }
}
 8002836:	46c0      	nop			; (mov r8, r8)
 8002838:	46c0      	nop			; (mov r8, r8)
 800283a:	46bd      	mov	sp, r7
 800283c:	b006      	add	sp, #24
 800283e:	bd80      	pop	{r7, pc}
 8002840:	40021800 	.word	0x40021800
 8002844:	50000400 	.word	0x50000400
 8002848:	50000800 	.word	0x50000800
 800284c:	50000c00 	.word	0x50000c00

08002850 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	000a      	movs	r2, r1
 800285a:	1cbb      	adds	r3, r7, #2
 800285c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	1cba      	adds	r2, r7, #2
 8002864:	8812      	ldrh	r2, [r2, #0]
 8002866:	4013      	ands	r3, r2
 8002868:	d004      	beq.n	8002874 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800286a:	230f      	movs	r3, #15
 800286c:	18fb      	adds	r3, r7, r3
 800286e:	2201      	movs	r2, #1
 8002870:	701a      	strb	r2, [r3, #0]
 8002872:	e003      	b.n	800287c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002874:	230f      	movs	r3, #15
 8002876:	18fb      	adds	r3, r7, r3
 8002878:	2200      	movs	r2, #0
 800287a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800287c:	230f      	movs	r3, #15
 800287e:	18fb      	adds	r3, r7, r3
 8002880:	781b      	ldrb	r3, [r3, #0]
}
 8002882:	0018      	movs	r0, r3
 8002884:	46bd      	mov	sp, r7
 8002886:	b004      	add	sp, #16
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
 8002892:	0008      	movs	r0, r1
 8002894:	0011      	movs	r1, r2
 8002896:	1cbb      	adds	r3, r7, #2
 8002898:	1c02      	adds	r2, r0, #0
 800289a:	801a      	strh	r2, [r3, #0]
 800289c:	1c7b      	adds	r3, r7, #1
 800289e:	1c0a      	adds	r2, r1, #0
 80028a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028a2:	1c7b      	adds	r3, r7, #1
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d004      	beq.n	80028b4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028aa:	1cbb      	adds	r3, r7, #2
 80028ac:	881a      	ldrh	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028b2:	e003      	b.n	80028bc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028b4:	1cbb      	adds	r3, r7, #2
 80028b6:	881a      	ldrh	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028bc:	46c0      	nop			; (mov r8, r8)
 80028be:	46bd      	mov	sp, r7
 80028c0:	b002      	add	sp, #8
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80028cc:	4b19      	ldr	r3, [pc, #100]	; (8002934 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a19      	ldr	r2, [pc, #100]	; (8002938 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	0019      	movs	r1, r3
 80028d6:	4b17      	ldr	r3, [pc, #92]	; (8002934 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	430a      	orrs	r2, r1
 80028dc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	2380      	movs	r3, #128	; 0x80
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d11f      	bne.n	8002928 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80028e8:	4b14      	ldr	r3, [pc, #80]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	0013      	movs	r3, r2
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	189b      	adds	r3, r3, r2
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	4912      	ldr	r1, [pc, #72]	; (8002940 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80028f6:	0018      	movs	r0, r3
 80028f8:	f7fd fc0e 	bl	8000118 <__udivsi3>
 80028fc:	0003      	movs	r3, r0
 80028fe:	3301      	adds	r3, #1
 8002900:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002902:	e008      	b.n	8002916 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3b01      	subs	r3, #1
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	e001      	b.n	8002916 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e009      	b.n	800292a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002916:	4b07      	ldr	r3, [pc, #28]	; (8002934 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002918:	695a      	ldr	r2, [r3, #20]
 800291a:	2380      	movs	r3, #128	; 0x80
 800291c:	00db      	lsls	r3, r3, #3
 800291e:	401a      	ands	r2, r3
 8002920:	2380      	movs	r3, #128	; 0x80
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	429a      	cmp	r2, r3
 8002926:	d0ed      	beq.n	8002904 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	0018      	movs	r0, r3
 800292c:	46bd      	mov	sp, r7
 800292e:	b004      	add	sp, #16
 8002930:	bd80      	pop	{r7, pc}
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	40007000 	.word	0x40007000
 8002938:	fffff9ff 	.word	0xfffff9ff
 800293c:	20000004 	.word	0x20000004
 8002940:	000f4240 	.word	0x000f4240

08002944 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002948:	4b03      	ldr	r3, [pc, #12]	; (8002958 <LL_RCC_GetAPB1Prescaler+0x14>)
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	23e0      	movs	r3, #224	; 0xe0
 800294e:	01db      	lsls	r3, r3, #7
 8002950:	4013      	ands	r3, r2
}
 8002952:	0018      	movs	r0, r3
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40021000 	.word	0x40021000

0800295c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b088      	sub	sp, #32
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d101      	bne.n	800296e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e2fe      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2201      	movs	r2, #1
 8002974:	4013      	ands	r3, r2
 8002976:	d100      	bne.n	800297a <HAL_RCC_OscConfig+0x1e>
 8002978:	e07c      	b.n	8002a74 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800297a:	4bc3      	ldr	r3, [pc, #780]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	2238      	movs	r2, #56	; 0x38
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002984:	4bc0      	ldr	r3, [pc, #768]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	2203      	movs	r2, #3
 800298a:	4013      	ands	r3, r2
 800298c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	2b10      	cmp	r3, #16
 8002992:	d102      	bne.n	800299a <HAL_RCC_OscConfig+0x3e>
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	2b03      	cmp	r3, #3
 8002998:	d002      	beq.n	80029a0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	2b08      	cmp	r3, #8
 800299e:	d10b      	bne.n	80029b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a0:	4bb9      	ldr	r3, [pc, #740]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	2380      	movs	r3, #128	; 0x80
 80029a6:	029b      	lsls	r3, r3, #10
 80029a8:	4013      	ands	r3, r2
 80029aa:	d062      	beq.n	8002a72 <HAL_RCC_OscConfig+0x116>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d15e      	bne.n	8002a72 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e2d9      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	2380      	movs	r3, #128	; 0x80
 80029be:	025b      	lsls	r3, r3, #9
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d107      	bne.n	80029d4 <HAL_RCC_OscConfig+0x78>
 80029c4:	4bb0      	ldr	r3, [pc, #704]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	4baf      	ldr	r3, [pc, #700]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 80029ca:	2180      	movs	r1, #128	; 0x80
 80029cc:	0249      	lsls	r1, r1, #9
 80029ce:	430a      	orrs	r2, r1
 80029d0:	601a      	str	r2, [r3, #0]
 80029d2:	e020      	b.n	8002a16 <HAL_RCC_OscConfig+0xba>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	23a0      	movs	r3, #160	; 0xa0
 80029da:	02db      	lsls	r3, r3, #11
 80029dc:	429a      	cmp	r2, r3
 80029de:	d10e      	bne.n	80029fe <HAL_RCC_OscConfig+0xa2>
 80029e0:	4ba9      	ldr	r3, [pc, #676]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	4ba8      	ldr	r3, [pc, #672]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 80029e6:	2180      	movs	r1, #128	; 0x80
 80029e8:	02c9      	lsls	r1, r1, #11
 80029ea:	430a      	orrs	r2, r1
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	4ba6      	ldr	r3, [pc, #664]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	4ba5      	ldr	r3, [pc, #660]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 80029f4:	2180      	movs	r1, #128	; 0x80
 80029f6:	0249      	lsls	r1, r1, #9
 80029f8:	430a      	orrs	r2, r1
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	e00b      	b.n	8002a16 <HAL_RCC_OscConfig+0xba>
 80029fe:	4ba2      	ldr	r3, [pc, #648]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	4ba1      	ldr	r3, [pc, #644]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002a04:	49a1      	ldr	r1, [pc, #644]	; (8002c8c <HAL_RCC_OscConfig+0x330>)
 8002a06:	400a      	ands	r2, r1
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	4b9f      	ldr	r3, [pc, #636]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	4b9e      	ldr	r3, [pc, #632]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002a10:	499f      	ldr	r1, [pc, #636]	; (8002c90 <HAL_RCC_OscConfig+0x334>)
 8002a12:	400a      	ands	r2, r1
 8002a14:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d014      	beq.n	8002a48 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1e:	f7ff fccb 	bl	80023b8 <HAL_GetTick>
 8002a22:	0003      	movs	r3, r0
 8002a24:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a28:	f7ff fcc6 	bl	80023b8 <HAL_GetTick>
 8002a2c:	0002      	movs	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b64      	cmp	r3, #100	; 0x64
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e298      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a3a:	4b93      	ldr	r3, [pc, #588]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	2380      	movs	r3, #128	; 0x80
 8002a40:	029b      	lsls	r3, r3, #10
 8002a42:	4013      	ands	r3, r2
 8002a44:	d0f0      	beq.n	8002a28 <HAL_RCC_OscConfig+0xcc>
 8002a46:	e015      	b.n	8002a74 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a48:	f7ff fcb6 	bl	80023b8 <HAL_GetTick>
 8002a4c:	0003      	movs	r3, r0
 8002a4e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a50:	e008      	b.n	8002a64 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a52:	f7ff fcb1 	bl	80023b8 <HAL_GetTick>
 8002a56:	0002      	movs	r2, r0
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b64      	cmp	r3, #100	; 0x64
 8002a5e:	d901      	bls.n	8002a64 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e283      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a64:	4b88      	ldr	r3, [pc, #544]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	2380      	movs	r3, #128	; 0x80
 8002a6a:	029b      	lsls	r3, r3, #10
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	d1f0      	bne.n	8002a52 <HAL_RCC_OscConfig+0xf6>
 8002a70:	e000      	b.n	8002a74 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a72:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2202      	movs	r2, #2
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d100      	bne.n	8002a80 <HAL_RCC_OscConfig+0x124>
 8002a7e:	e099      	b.n	8002bb4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a80:	4b81      	ldr	r3, [pc, #516]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	2238      	movs	r2, #56	; 0x38
 8002a86:	4013      	ands	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a8a:	4b7f      	ldr	r3, [pc, #508]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	2203      	movs	r2, #3
 8002a90:	4013      	ands	r3, r2
 8002a92:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	2b10      	cmp	r3, #16
 8002a98:	d102      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x144>
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d002      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d135      	bne.n	8002b12 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aa6:	4b78      	ldr	r3, [pc, #480]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d005      	beq.n	8002abe <HAL_RCC_OscConfig+0x162>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e256      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002abe:	4b72      	ldr	r3, [pc, #456]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	4a74      	ldr	r2, [pc, #464]	; (8002c94 <HAL_RCC_OscConfig+0x338>)
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	0019      	movs	r1, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	021a      	lsls	r2, r3, #8
 8002ace:	4b6e      	ldr	r3, [pc, #440]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d112      	bne.n	8002b00 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002ada:	4b6b      	ldr	r3, [pc, #428]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a6e      	ldr	r2, [pc, #440]	; (8002c98 <HAL_RCC_OscConfig+0x33c>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	0019      	movs	r1, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	691a      	ldr	r2, [r3, #16]
 8002ae8:	4b67      	ldr	r3, [pc, #412]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002aea:	430a      	orrs	r2, r1
 8002aec:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002aee:	4b66      	ldr	r3, [pc, #408]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	0adb      	lsrs	r3, r3, #11
 8002af4:	2207      	movs	r2, #7
 8002af6:	4013      	ands	r3, r2
 8002af8:	4a68      	ldr	r2, [pc, #416]	; (8002c9c <HAL_RCC_OscConfig+0x340>)
 8002afa:	40da      	lsrs	r2, r3
 8002afc:	4b68      	ldr	r3, [pc, #416]	; (8002ca0 <HAL_RCC_OscConfig+0x344>)
 8002afe:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002b00:	4b68      	ldr	r3, [pc, #416]	; (8002ca4 <HAL_RCC_OscConfig+0x348>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	0018      	movs	r0, r3
 8002b06:	f7ff fbfb 	bl	8002300 <HAL_InitTick>
 8002b0a:	1e03      	subs	r3, r0, #0
 8002b0c:	d051      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e22c      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d030      	beq.n	8002b7c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002b1a:	4b5b      	ldr	r3, [pc, #364]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a5e      	ldr	r2, [pc, #376]	; (8002c98 <HAL_RCC_OscConfig+0x33c>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	0019      	movs	r1, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	691a      	ldr	r2, [r3, #16]
 8002b28:	4b57      	ldr	r3, [pc, #348]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002b2e:	4b56      	ldr	r3, [pc, #344]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	4b55      	ldr	r3, [pc, #340]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002b34:	2180      	movs	r1, #128	; 0x80
 8002b36:	0049      	lsls	r1, r1, #1
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b3c:	f7ff fc3c 	bl	80023b8 <HAL_GetTick>
 8002b40:	0003      	movs	r3, r0
 8002b42:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b44:	e008      	b.n	8002b58 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b46:	f7ff fc37 	bl	80023b8 <HAL_GetTick>
 8002b4a:	0002      	movs	r2, r0
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e209      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b58:	4b4b      	ldr	r3, [pc, #300]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	2380      	movs	r3, #128	; 0x80
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	4013      	ands	r3, r2
 8002b62:	d0f0      	beq.n	8002b46 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b64:	4b48      	ldr	r3, [pc, #288]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	4a4a      	ldr	r2, [pc, #296]	; (8002c94 <HAL_RCC_OscConfig+0x338>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	0019      	movs	r1, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	021a      	lsls	r2, r3, #8
 8002b74:	4b44      	ldr	r3, [pc, #272]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002b76:	430a      	orrs	r2, r1
 8002b78:	605a      	str	r2, [r3, #4]
 8002b7a:	e01b      	b.n	8002bb4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002b7c:	4b42      	ldr	r3, [pc, #264]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	4b41      	ldr	r3, [pc, #260]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002b82:	4949      	ldr	r1, [pc, #292]	; (8002ca8 <HAL_RCC_OscConfig+0x34c>)
 8002b84:	400a      	ands	r2, r1
 8002b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7ff fc16 	bl	80023b8 <HAL_GetTick>
 8002b8c:	0003      	movs	r3, r0
 8002b8e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b90:	e008      	b.n	8002ba4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b92:	f7ff fc11 	bl	80023b8 <HAL_GetTick>
 8002b96:	0002      	movs	r2, r0
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d901      	bls.n	8002ba4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e1e3      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ba4:	4b38      	ldr	r3, [pc, #224]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	2380      	movs	r3, #128	; 0x80
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	4013      	ands	r3, r2
 8002bae:	d1f0      	bne.n	8002b92 <HAL_RCC_OscConfig+0x236>
 8002bb0:	e000      	b.n	8002bb4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bb2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2208      	movs	r2, #8
 8002bba:	4013      	ands	r3, r2
 8002bbc:	d047      	beq.n	8002c4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002bbe:	4b32      	ldr	r3, [pc, #200]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	2238      	movs	r2, #56	; 0x38
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	2b18      	cmp	r3, #24
 8002bc8:	d10a      	bne.n	8002be0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002bca:	4b2f      	ldr	r3, [pc, #188]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002bcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bce:	2202      	movs	r2, #2
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	d03c      	beq.n	8002c4e <HAL_RCC_OscConfig+0x2f2>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d138      	bne.n	8002c4e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e1c5      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d019      	beq.n	8002c1c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002be8:	4b27      	ldr	r3, [pc, #156]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002bea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bec:	4b26      	ldr	r3, [pc, #152]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002bee:	2101      	movs	r1, #1
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf4:	f7ff fbe0 	bl	80023b8 <HAL_GetTick>
 8002bf8:	0003      	movs	r3, r0
 8002bfa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bfc:	e008      	b.n	8002c10 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bfe:	f7ff fbdb 	bl	80023b8 <HAL_GetTick>
 8002c02:	0002      	movs	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e1ad      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c10:	4b1d      	ldr	r3, [pc, #116]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002c12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c14:	2202      	movs	r2, #2
 8002c16:	4013      	ands	r3, r2
 8002c18:	d0f1      	beq.n	8002bfe <HAL_RCC_OscConfig+0x2a2>
 8002c1a:	e018      	b.n	8002c4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002c1c:	4b1a      	ldr	r3, [pc, #104]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002c1e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002c20:	4b19      	ldr	r3, [pc, #100]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002c22:	2101      	movs	r1, #1
 8002c24:	438a      	bics	r2, r1
 8002c26:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c28:	f7ff fbc6 	bl	80023b8 <HAL_GetTick>
 8002c2c:	0003      	movs	r3, r0
 8002c2e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c30:	e008      	b.n	8002c44 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c32:	f7ff fbc1 	bl	80023b8 <HAL_GetTick>
 8002c36:	0002      	movs	r2, r0
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e193      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c44:	4b10      	ldr	r3, [pc, #64]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c48:	2202      	movs	r2, #2
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	d1f1      	bne.n	8002c32 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2204      	movs	r2, #4
 8002c54:	4013      	ands	r3, r2
 8002c56:	d100      	bne.n	8002c5a <HAL_RCC_OscConfig+0x2fe>
 8002c58:	e0c6      	b.n	8002de8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c5a:	231f      	movs	r3, #31
 8002c5c:	18fb      	adds	r3, r7, r3
 8002c5e:	2200      	movs	r2, #0
 8002c60:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002c62:	4b09      	ldr	r3, [pc, #36]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	2238      	movs	r2, #56	; 0x38
 8002c68:	4013      	ands	r3, r2
 8002c6a:	2b20      	cmp	r3, #32
 8002c6c:	d11e      	bne.n	8002cac <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002c6e:	4b06      	ldr	r3, [pc, #24]	; (8002c88 <HAL_RCC_OscConfig+0x32c>)
 8002c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c72:	2202      	movs	r2, #2
 8002c74:	4013      	ands	r3, r2
 8002c76:	d100      	bne.n	8002c7a <HAL_RCC_OscConfig+0x31e>
 8002c78:	e0b6      	b.n	8002de8 <HAL_RCC_OscConfig+0x48c>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d000      	beq.n	8002c84 <HAL_RCC_OscConfig+0x328>
 8002c82:	e0b1      	b.n	8002de8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e171      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
 8002c88:	40021000 	.word	0x40021000
 8002c8c:	fffeffff 	.word	0xfffeffff
 8002c90:	fffbffff 	.word	0xfffbffff
 8002c94:	ffff80ff 	.word	0xffff80ff
 8002c98:	ffffc7ff 	.word	0xffffc7ff
 8002c9c:	00f42400 	.word	0x00f42400
 8002ca0:	20000004 	.word	0x20000004
 8002ca4:	20000008 	.word	0x20000008
 8002ca8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002cac:	4bb1      	ldr	r3, [pc, #708]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002cae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cb0:	2380      	movs	r3, #128	; 0x80
 8002cb2:	055b      	lsls	r3, r3, #21
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d101      	bne.n	8002cbc <HAL_RCC_OscConfig+0x360>
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e000      	b.n	8002cbe <HAL_RCC_OscConfig+0x362>
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d011      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002cc2:	4bac      	ldr	r3, [pc, #688]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002cc4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cc6:	4bab      	ldr	r3, [pc, #684]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002cc8:	2180      	movs	r1, #128	; 0x80
 8002cca:	0549      	lsls	r1, r1, #21
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	63da      	str	r2, [r3, #60]	; 0x3c
 8002cd0:	4ba8      	ldr	r3, [pc, #672]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002cd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cd4:	2380      	movs	r3, #128	; 0x80
 8002cd6:	055b      	lsls	r3, r3, #21
 8002cd8:	4013      	ands	r3, r2
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002cde:	231f      	movs	r3, #31
 8002ce0:	18fb      	adds	r3, r7, r3
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ce6:	4ba4      	ldr	r3, [pc, #656]	; (8002f78 <HAL_RCC_OscConfig+0x61c>)
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	2380      	movs	r3, #128	; 0x80
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	4013      	ands	r3, r2
 8002cf0:	d11a      	bne.n	8002d28 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cf2:	4ba1      	ldr	r3, [pc, #644]	; (8002f78 <HAL_RCC_OscConfig+0x61c>)
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	4ba0      	ldr	r3, [pc, #640]	; (8002f78 <HAL_RCC_OscConfig+0x61c>)
 8002cf8:	2180      	movs	r1, #128	; 0x80
 8002cfa:	0049      	lsls	r1, r1, #1
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002d00:	f7ff fb5a 	bl	80023b8 <HAL_GetTick>
 8002d04:	0003      	movs	r3, r0
 8002d06:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d08:	e008      	b.n	8002d1c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d0a:	f7ff fb55 	bl	80023b8 <HAL_GetTick>
 8002d0e:	0002      	movs	r2, r0
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d901      	bls.n	8002d1c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e127      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d1c:	4b96      	ldr	r3, [pc, #600]	; (8002f78 <HAL_RCC_OscConfig+0x61c>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4013      	ands	r3, r2
 8002d26:	d0f0      	beq.n	8002d0a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d106      	bne.n	8002d3e <HAL_RCC_OscConfig+0x3e2>
 8002d30:	4b90      	ldr	r3, [pc, #576]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d32:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002d34:	4b8f      	ldr	r3, [pc, #572]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d36:	2101      	movs	r1, #1
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d3c:	e01c      	b.n	8002d78 <HAL_RCC_OscConfig+0x41c>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	2b05      	cmp	r3, #5
 8002d44:	d10c      	bne.n	8002d60 <HAL_RCC_OscConfig+0x404>
 8002d46:	4b8b      	ldr	r3, [pc, #556]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002d4a:	4b8a      	ldr	r3, [pc, #552]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d4c:	2104      	movs	r1, #4
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d52:	4b88      	ldr	r3, [pc, #544]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d54:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002d56:	4b87      	ldr	r3, [pc, #540]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d58:	2101      	movs	r1, #1
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d5e:	e00b      	b.n	8002d78 <HAL_RCC_OscConfig+0x41c>
 8002d60:	4b84      	ldr	r3, [pc, #528]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d62:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002d64:	4b83      	ldr	r3, [pc, #524]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d66:	2101      	movs	r1, #1
 8002d68:	438a      	bics	r2, r1
 8002d6a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d6c:	4b81      	ldr	r3, [pc, #516]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002d70:	4b80      	ldr	r3, [pc, #512]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002d72:	2104      	movs	r1, #4
 8002d74:	438a      	bics	r2, r1
 8002d76:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d014      	beq.n	8002daa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d80:	f7ff fb1a 	bl	80023b8 <HAL_GetTick>
 8002d84:	0003      	movs	r3, r0
 8002d86:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d88:	e009      	b.n	8002d9e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d8a:	f7ff fb15 	bl	80023b8 <HAL_GetTick>
 8002d8e:	0002      	movs	r2, r0
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	4a79      	ldr	r2, [pc, #484]	; (8002f7c <HAL_RCC_OscConfig+0x620>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e0e6      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d9e:	4b75      	ldr	r3, [pc, #468]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002da0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da2:	2202      	movs	r2, #2
 8002da4:	4013      	ands	r3, r2
 8002da6:	d0f0      	beq.n	8002d8a <HAL_RCC_OscConfig+0x42e>
 8002da8:	e013      	b.n	8002dd2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002daa:	f7ff fb05 	bl	80023b8 <HAL_GetTick>
 8002dae:	0003      	movs	r3, r0
 8002db0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002db2:	e009      	b.n	8002dc8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002db4:	f7ff fb00 	bl	80023b8 <HAL_GetTick>
 8002db8:	0002      	movs	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	4a6f      	ldr	r2, [pc, #444]	; (8002f7c <HAL_RCC_OscConfig+0x620>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e0d1      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dc8:	4b6a      	ldr	r3, [pc, #424]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dcc:	2202      	movs	r2, #2
 8002dce:	4013      	ands	r3, r2
 8002dd0:	d1f0      	bne.n	8002db4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002dd2:	231f      	movs	r3, #31
 8002dd4:	18fb      	adds	r3, r7, r3
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d105      	bne.n	8002de8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002ddc:	4b65      	ldr	r3, [pc, #404]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002dde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002de0:	4b64      	ldr	r3, [pc, #400]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002de2:	4967      	ldr	r1, [pc, #412]	; (8002f80 <HAL_RCC_OscConfig+0x624>)
 8002de4:	400a      	ands	r2, r1
 8002de6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	69db      	ldr	r3, [r3, #28]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d100      	bne.n	8002df2 <HAL_RCC_OscConfig+0x496>
 8002df0:	e0bb      	b.n	8002f6a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002df2:	4b60      	ldr	r3, [pc, #384]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	2238      	movs	r2, #56	; 0x38
 8002df8:	4013      	ands	r3, r2
 8002dfa:	2b10      	cmp	r3, #16
 8002dfc:	d100      	bne.n	8002e00 <HAL_RCC_OscConfig+0x4a4>
 8002dfe:	e07b      	b.n	8002ef8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	69db      	ldr	r3, [r3, #28]
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d156      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e08:	4b5a      	ldr	r3, [pc, #360]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	4b59      	ldr	r3, [pc, #356]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002e0e:	495d      	ldr	r1, [pc, #372]	; (8002f84 <HAL_RCC_OscConfig+0x628>)
 8002e10:	400a      	ands	r2, r1
 8002e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e14:	f7ff fad0 	bl	80023b8 <HAL_GetTick>
 8002e18:	0003      	movs	r3, r0
 8002e1a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7ff facb 	bl	80023b8 <HAL_GetTick>
 8002e22:	0002      	movs	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e09d      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e30:	4b50      	ldr	r3, [pc, #320]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	2380      	movs	r3, #128	; 0x80
 8002e36:	049b      	lsls	r3, r3, #18
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d1f0      	bne.n	8002e1e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e3c:	4b4d      	ldr	r3, [pc, #308]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	4a51      	ldr	r2, [pc, #324]	; (8002f88 <HAL_RCC_OscConfig+0x62c>)
 8002e42:	4013      	ands	r3, r2
 8002e44:	0019      	movs	r1, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a1a      	ldr	r2, [r3, #32]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e54:	021b      	lsls	r3, r3, #8
 8002e56:	431a      	orrs	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5c:	431a      	orrs	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	4b42      	ldr	r3, [pc, #264]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e70:	4b40      	ldr	r3, [pc, #256]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	4b3f      	ldr	r3, [pc, #252]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002e76:	2180      	movs	r1, #128	; 0x80
 8002e78:	0449      	lsls	r1, r1, #17
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002e7e:	4b3d      	ldr	r3, [pc, #244]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002e80:	68da      	ldr	r2, [r3, #12]
 8002e82:	4b3c      	ldr	r3, [pc, #240]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002e84:	2180      	movs	r1, #128	; 0x80
 8002e86:	0549      	lsls	r1, r1, #21
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8c:	f7ff fa94 	bl	80023b8 <HAL_GetTick>
 8002e90:	0003      	movs	r3, r0
 8002e92:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e94:	e008      	b.n	8002ea8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e96:	f7ff fa8f 	bl	80023b8 <HAL_GetTick>
 8002e9a:	0002      	movs	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e061      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea8:	4b32      	ldr	r3, [pc, #200]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	2380      	movs	r3, #128	; 0x80
 8002eae:	049b      	lsls	r3, r3, #18
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	d0f0      	beq.n	8002e96 <HAL_RCC_OscConfig+0x53a>
 8002eb4:	e059      	b.n	8002f6a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb6:	4b2f      	ldr	r3, [pc, #188]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	4b2e      	ldr	r3, [pc, #184]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002ebc:	4931      	ldr	r1, [pc, #196]	; (8002f84 <HAL_RCC_OscConfig+0x628>)
 8002ebe:	400a      	ands	r2, r1
 8002ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec2:	f7ff fa79 	bl	80023b8 <HAL_GetTick>
 8002ec6:	0003      	movs	r3, r0
 8002ec8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ecc:	f7ff fa74 	bl	80023b8 <HAL_GetTick>
 8002ed0:	0002      	movs	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e046      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ede:	4b25      	ldr	r3, [pc, #148]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	2380      	movs	r3, #128	; 0x80
 8002ee4:	049b      	lsls	r3, r3, #18
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	d1f0      	bne.n	8002ecc <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002eea:	4b22      	ldr	r3, [pc, #136]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	4b21      	ldr	r3, [pc, #132]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002ef0:	4926      	ldr	r1, [pc, #152]	; (8002f8c <HAL_RCC_OscConfig+0x630>)
 8002ef2:	400a      	ands	r2, r1
 8002ef4:	60da      	str	r2, [r3, #12]
 8002ef6:	e038      	b.n	8002f6a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d101      	bne.n	8002f04 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e033      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002f04:	4b1b      	ldr	r3, [pc, #108]	; (8002f74 <HAL_RCC_OscConfig+0x618>)
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	2203      	movs	r2, #3
 8002f0e:	401a      	ands	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d126      	bne.n	8002f66 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	2270      	movs	r2, #112	; 0x70
 8002f1c:	401a      	ands	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d11f      	bne.n	8002f66 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	23fe      	movs	r3, #254	; 0xfe
 8002f2a:	01db      	lsls	r3, r3, #7
 8002f2c:	401a      	ands	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f32:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d116      	bne.n	8002f66 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	23f8      	movs	r3, #248	; 0xf8
 8002f3c:	039b      	lsls	r3, r3, #14
 8002f3e:	401a      	ands	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d10e      	bne.n	8002f66 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002f48:	697a      	ldr	r2, [r7, #20]
 8002f4a:	23e0      	movs	r3, #224	; 0xe0
 8002f4c:	051b      	lsls	r3, r3, #20
 8002f4e:	401a      	ands	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d106      	bne.n	8002f66 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	0f5b      	lsrs	r3, r3, #29
 8002f5c:	075a      	lsls	r2, r3, #29
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d001      	beq.n	8002f6a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e000      	b.n	8002f6c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	b008      	add	sp, #32
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40021000 	.word	0x40021000
 8002f78:	40007000 	.word	0x40007000
 8002f7c:	00001388 	.word	0x00001388
 8002f80:	efffffff 	.word	0xefffffff
 8002f84:	feffffff 	.word	0xfeffffff
 8002f88:	11c1808c 	.word	0x11c1808c
 8002f8c:	eefefffc 	.word	0xeefefffc

08002f90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e0e9      	b.n	8003178 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fa4:	4b76      	ldr	r3, [pc, #472]	; (8003180 <HAL_RCC_ClockConfig+0x1f0>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2207      	movs	r2, #7
 8002faa:	4013      	ands	r3, r2
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d91e      	bls.n	8002ff0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb2:	4b73      	ldr	r3, [pc, #460]	; (8003180 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2207      	movs	r2, #7
 8002fb8:	4393      	bics	r3, r2
 8002fba:	0019      	movs	r1, r3
 8002fbc:	4b70      	ldr	r3, [pc, #448]	; (8003180 <HAL_RCC_ClockConfig+0x1f0>)
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002fc4:	f7ff f9f8 	bl	80023b8 <HAL_GetTick>
 8002fc8:	0003      	movs	r3, r0
 8002fca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002fcc:	e009      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fce:	f7ff f9f3 	bl	80023b8 <HAL_GetTick>
 8002fd2:	0002      	movs	r2, r0
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	4a6a      	ldr	r2, [pc, #424]	; (8003184 <HAL_RCC_ClockConfig+0x1f4>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e0ca      	b.n	8003178 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002fe2:	4b67      	ldr	r3, [pc, #412]	; (8003180 <HAL_RCC_ClockConfig+0x1f0>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2207      	movs	r2, #7
 8002fe8:	4013      	ands	r3, r2
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d1ee      	bne.n	8002fce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2202      	movs	r2, #2
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	d015      	beq.n	8003026 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2204      	movs	r2, #4
 8003000:	4013      	ands	r3, r2
 8003002:	d006      	beq.n	8003012 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003004:	4b60      	ldr	r3, [pc, #384]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	4b5f      	ldr	r3, [pc, #380]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 800300a:	21e0      	movs	r1, #224	; 0xe0
 800300c:	01c9      	lsls	r1, r1, #7
 800300e:	430a      	orrs	r2, r1
 8003010:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003012:	4b5d      	ldr	r3, [pc, #372]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	4a5d      	ldr	r2, [pc, #372]	; (800318c <HAL_RCC_ClockConfig+0x1fc>)
 8003018:	4013      	ands	r3, r2
 800301a:	0019      	movs	r1, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	4b59      	ldr	r3, [pc, #356]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 8003022:	430a      	orrs	r2, r1
 8003024:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2201      	movs	r2, #1
 800302c:	4013      	ands	r3, r2
 800302e:	d057      	beq.n	80030e0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d107      	bne.n	8003048 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003038:	4b53      	ldr	r3, [pc, #332]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	2380      	movs	r3, #128	; 0x80
 800303e:	029b      	lsls	r3, r3, #10
 8003040:	4013      	ands	r3, r2
 8003042:	d12b      	bne.n	800309c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e097      	b.n	8003178 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2b02      	cmp	r3, #2
 800304e:	d107      	bne.n	8003060 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003050:	4b4d      	ldr	r3, [pc, #308]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	2380      	movs	r3, #128	; 0x80
 8003056:	049b      	lsls	r3, r3, #18
 8003058:	4013      	ands	r3, r2
 800305a:	d11f      	bne.n	800309c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e08b      	b.n	8003178 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d107      	bne.n	8003078 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003068:	4b47      	ldr	r3, [pc, #284]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	2380      	movs	r3, #128	; 0x80
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	4013      	ands	r3, r2
 8003072:	d113      	bne.n	800309c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e07f      	b.n	8003178 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2b03      	cmp	r3, #3
 800307e:	d106      	bne.n	800308e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003080:	4b41      	ldr	r3, [pc, #260]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 8003082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003084:	2202      	movs	r2, #2
 8003086:	4013      	ands	r3, r2
 8003088:	d108      	bne.n	800309c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e074      	b.n	8003178 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800308e:	4b3e      	ldr	r3, [pc, #248]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 8003090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003092:	2202      	movs	r2, #2
 8003094:	4013      	ands	r3, r2
 8003096:	d101      	bne.n	800309c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e06d      	b.n	8003178 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800309c:	4b3a      	ldr	r3, [pc, #232]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2207      	movs	r2, #7
 80030a2:	4393      	bics	r3, r2
 80030a4:	0019      	movs	r1, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685a      	ldr	r2, [r3, #4]
 80030aa:	4b37      	ldr	r3, [pc, #220]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 80030ac:	430a      	orrs	r2, r1
 80030ae:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030b0:	f7ff f982 	bl	80023b8 <HAL_GetTick>
 80030b4:	0003      	movs	r3, r0
 80030b6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030b8:	e009      	b.n	80030ce <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ba:	f7ff f97d 	bl	80023b8 <HAL_GetTick>
 80030be:	0002      	movs	r2, r0
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	4a2f      	ldr	r2, [pc, #188]	; (8003184 <HAL_RCC_ClockConfig+0x1f4>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e054      	b.n	8003178 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ce:	4b2e      	ldr	r3, [pc, #184]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	2238      	movs	r2, #56	; 0x38
 80030d4:	401a      	ands	r2, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	429a      	cmp	r2, r3
 80030de:	d1ec      	bne.n	80030ba <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030e0:	4b27      	ldr	r3, [pc, #156]	; (8003180 <HAL_RCC_ClockConfig+0x1f0>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2207      	movs	r2, #7
 80030e6:	4013      	ands	r3, r2
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d21e      	bcs.n	800312c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ee:	4b24      	ldr	r3, [pc, #144]	; (8003180 <HAL_RCC_ClockConfig+0x1f0>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2207      	movs	r2, #7
 80030f4:	4393      	bics	r3, r2
 80030f6:	0019      	movs	r1, r3
 80030f8:	4b21      	ldr	r3, [pc, #132]	; (8003180 <HAL_RCC_ClockConfig+0x1f0>)
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	430a      	orrs	r2, r1
 80030fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003100:	f7ff f95a 	bl	80023b8 <HAL_GetTick>
 8003104:	0003      	movs	r3, r0
 8003106:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003108:	e009      	b.n	800311e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800310a:	f7ff f955 	bl	80023b8 <HAL_GetTick>
 800310e:	0002      	movs	r2, r0
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	4a1b      	ldr	r2, [pc, #108]	; (8003184 <HAL_RCC_ClockConfig+0x1f4>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d901      	bls.n	800311e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e02c      	b.n	8003178 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800311e:	4b18      	ldr	r3, [pc, #96]	; (8003180 <HAL_RCC_ClockConfig+0x1f0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2207      	movs	r2, #7
 8003124:	4013      	ands	r3, r2
 8003126:	683a      	ldr	r2, [r7, #0]
 8003128:	429a      	cmp	r2, r3
 800312a:	d1ee      	bne.n	800310a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2204      	movs	r2, #4
 8003132:	4013      	ands	r3, r2
 8003134:	d009      	beq.n	800314a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003136:	4b14      	ldr	r3, [pc, #80]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	4a15      	ldr	r2, [pc, #84]	; (8003190 <HAL_RCC_ClockConfig+0x200>)
 800313c:	4013      	ands	r3, r2
 800313e:	0019      	movs	r1, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68da      	ldr	r2, [r3, #12]
 8003144:	4b10      	ldr	r3, [pc, #64]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 8003146:	430a      	orrs	r2, r1
 8003148:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800314a:	f000 f829 	bl	80031a0 <HAL_RCC_GetSysClockFreq>
 800314e:	0001      	movs	r1, r0
 8003150:	4b0d      	ldr	r3, [pc, #52]	; (8003188 <HAL_RCC_ClockConfig+0x1f8>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	0a1b      	lsrs	r3, r3, #8
 8003156:	220f      	movs	r2, #15
 8003158:	401a      	ands	r2, r3
 800315a:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <HAL_RCC_ClockConfig+0x204>)
 800315c:	0092      	lsls	r2, r2, #2
 800315e:	58d3      	ldr	r3, [r2, r3]
 8003160:	221f      	movs	r2, #31
 8003162:	4013      	ands	r3, r2
 8003164:	000a      	movs	r2, r1
 8003166:	40da      	lsrs	r2, r3
 8003168:	4b0b      	ldr	r3, [pc, #44]	; (8003198 <HAL_RCC_ClockConfig+0x208>)
 800316a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800316c:	4b0b      	ldr	r3, [pc, #44]	; (800319c <HAL_RCC_ClockConfig+0x20c>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	0018      	movs	r0, r3
 8003172:	f7ff f8c5 	bl	8002300 <HAL_InitTick>
 8003176:	0003      	movs	r3, r0
}
 8003178:	0018      	movs	r0, r3
 800317a:	46bd      	mov	sp, r7
 800317c:	b004      	add	sp, #16
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40022000 	.word	0x40022000
 8003184:	00001388 	.word	0x00001388
 8003188:	40021000 	.word	0x40021000
 800318c:	fffff0ff 	.word	0xfffff0ff
 8003190:	ffff8fff 	.word	0xffff8fff
 8003194:	08006094 	.word	0x08006094
 8003198:	20000004 	.word	0x20000004
 800319c:	20000008 	.word	0x20000008

080031a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031a6:	4b3c      	ldr	r3, [pc, #240]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	2238      	movs	r2, #56	; 0x38
 80031ac:	4013      	ands	r3, r2
 80031ae:	d10f      	bne.n	80031d0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80031b0:	4b39      	ldr	r3, [pc, #228]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	0adb      	lsrs	r3, r3, #11
 80031b6:	2207      	movs	r2, #7
 80031b8:	4013      	ands	r3, r2
 80031ba:	2201      	movs	r2, #1
 80031bc:	409a      	lsls	r2, r3
 80031be:	0013      	movs	r3, r2
 80031c0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80031c2:	6839      	ldr	r1, [r7, #0]
 80031c4:	4835      	ldr	r0, [pc, #212]	; (800329c <HAL_RCC_GetSysClockFreq+0xfc>)
 80031c6:	f7fc ffa7 	bl	8000118 <__udivsi3>
 80031ca:	0003      	movs	r3, r0
 80031cc:	613b      	str	r3, [r7, #16]
 80031ce:	e05d      	b.n	800328c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031d0:	4b31      	ldr	r3, [pc, #196]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2238      	movs	r2, #56	; 0x38
 80031d6:	4013      	ands	r3, r2
 80031d8:	2b08      	cmp	r3, #8
 80031da:	d102      	bne.n	80031e2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031dc:	4b30      	ldr	r3, [pc, #192]	; (80032a0 <HAL_RCC_GetSysClockFreq+0x100>)
 80031de:	613b      	str	r3, [r7, #16]
 80031e0:	e054      	b.n	800328c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031e2:	4b2d      	ldr	r3, [pc, #180]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	2238      	movs	r2, #56	; 0x38
 80031e8:	4013      	ands	r3, r2
 80031ea:	2b10      	cmp	r3, #16
 80031ec:	d138      	bne.n	8003260 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80031ee:	4b2a      	ldr	r3, [pc, #168]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	2203      	movs	r2, #3
 80031f4:	4013      	ands	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031f8:	4b27      	ldr	r3, [pc, #156]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	091b      	lsrs	r3, r3, #4
 80031fe:	2207      	movs	r2, #7
 8003200:	4013      	ands	r3, r2
 8003202:	3301      	adds	r3, #1
 8003204:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2b03      	cmp	r3, #3
 800320a:	d10d      	bne.n	8003228 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800320c:	68b9      	ldr	r1, [r7, #8]
 800320e:	4824      	ldr	r0, [pc, #144]	; (80032a0 <HAL_RCC_GetSysClockFreq+0x100>)
 8003210:	f7fc ff82 	bl	8000118 <__udivsi3>
 8003214:	0003      	movs	r3, r0
 8003216:	0019      	movs	r1, r3
 8003218:	4b1f      	ldr	r3, [pc, #124]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	0a1b      	lsrs	r3, r3, #8
 800321e:	227f      	movs	r2, #127	; 0x7f
 8003220:	4013      	ands	r3, r2
 8003222:	434b      	muls	r3, r1
 8003224:	617b      	str	r3, [r7, #20]
        break;
 8003226:	e00d      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003228:	68b9      	ldr	r1, [r7, #8]
 800322a:	481c      	ldr	r0, [pc, #112]	; (800329c <HAL_RCC_GetSysClockFreq+0xfc>)
 800322c:	f7fc ff74 	bl	8000118 <__udivsi3>
 8003230:	0003      	movs	r3, r0
 8003232:	0019      	movs	r1, r3
 8003234:	4b18      	ldr	r3, [pc, #96]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	0a1b      	lsrs	r3, r3, #8
 800323a:	227f      	movs	r2, #127	; 0x7f
 800323c:	4013      	ands	r3, r2
 800323e:	434b      	muls	r3, r1
 8003240:	617b      	str	r3, [r7, #20]
        break;
 8003242:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003244:	4b14      	ldr	r3, [pc, #80]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	0f5b      	lsrs	r3, r3, #29
 800324a:	2207      	movs	r2, #7
 800324c:	4013      	ands	r3, r2
 800324e:	3301      	adds	r3, #1
 8003250:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	6978      	ldr	r0, [r7, #20]
 8003256:	f7fc ff5f 	bl	8000118 <__udivsi3>
 800325a:	0003      	movs	r3, r0
 800325c:	613b      	str	r3, [r7, #16]
 800325e:	e015      	b.n	800328c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003260:	4b0d      	ldr	r3, [pc, #52]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	2238      	movs	r2, #56	; 0x38
 8003266:	4013      	ands	r3, r2
 8003268:	2b20      	cmp	r3, #32
 800326a:	d103      	bne.n	8003274 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800326c:	2380      	movs	r3, #128	; 0x80
 800326e:	021b      	lsls	r3, r3, #8
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	e00b      	b.n	800328c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003274:	4b08      	ldr	r3, [pc, #32]	; (8003298 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	2238      	movs	r2, #56	; 0x38
 800327a:	4013      	ands	r3, r2
 800327c:	2b18      	cmp	r3, #24
 800327e:	d103      	bne.n	8003288 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003280:	23fa      	movs	r3, #250	; 0xfa
 8003282:	01db      	lsls	r3, r3, #7
 8003284:	613b      	str	r3, [r7, #16]
 8003286:	e001      	b.n	800328c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003288:	2300      	movs	r3, #0
 800328a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800328c:	693b      	ldr	r3, [r7, #16]
}
 800328e:	0018      	movs	r0, r3
 8003290:	46bd      	mov	sp, r7
 8003292:	b006      	add	sp, #24
 8003294:	bd80      	pop	{r7, pc}
 8003296:	46c0      	nop			; (mov r8, r8)
 8003298:	40021000 	.word	0x40021000
 800329c:	00f42400 	.word	0x00f42400
 80032a0:	007a1200 	.word	0x007a1200

080032a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032a8:	4b02      	ldr	r3, [pc, #8]	; (80032b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80032aa:	681b      	ldr	r3, [r3, #0]
}
 80032ac:	0018      	movs	r0, r3
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	46c0      	nop			; (mov r8, r8)
 80032b4:	20000004 	.word	0x20000004

080032b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032b8:	b5b0      	push	{r4, r5, r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80032bc:	f7ff fff2 	bl	80032a4 <HAL_RCC_GetHCLKFreq>
 80032c0:	0004      	movs	r4, r0
 80032c2:	f7ff fb3f 	bl	8002944 <LL_RCC_GetAPB1Prescaler>
 80032c6:	0003      	movs	r3, r0
 80032c8:	0b1a      	lsrs	r2, r3, #12
 80032ca:	4b05      	ldr	r3, [pc, #20]	; (80032e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032cc:	0092      	lsls	r2, r2, #2
 80032ce:	58d3      	ldr	r3, [r2, r3]
 80032d0:	221f      	movs	r2, #31
 80032d2:	4013      	ands	r3, r2
 80032d4:	40dc      	lsrs	r4, r3
 80032d6:	0023      	movs	r3, r4
}
 80032d8:	0018      	movs	r0, r3
 80032da:	46bd      	mov	sp, r7
 80032dc:	bdb0      	pop	{r4, r5, r7, pc}
 80032de:	46c0      	nop			; (mov r8, r8)
 80032e0:	080060d4 	.word	0x080060d4

080032e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80032ec:	2313      	movs	r3, #19
 80032ee:	18fb      	adds	r3, r7, r3
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032f4:	2312      	movs	r3, #18
 80032f6:	18fb      	adds	r3, r7, r3
 80032f8:	2200      	movs	r2, #0
 80032fa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	2380      	movs	r3, #128	; 0x80
 8003302:	029b      	lsls	r3, r3, #10
 8003304:	4013      	ands	r3, r2
 8003306:	d100      	bne.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003308:	e0a3      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800330a:	2011      	movs	r0, #17
 800330c:	183b      	adds	r3, r7, r0
 800330e:	2200      	movs	r2, #0
 8003310:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003312:	4bc3      	ldr	r3, [pc, #780]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003314:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003316:	2380      	movs	r3, #128	; 0x80
 8003318:	055b      	lsls	r3, r3, #21
 800331a:	4013      	ands	r3, r2
 800331c:	d110      	bne.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800331e:	4bc0      	ldr	r3, [pc, #768]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003320:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003322:	4bbf      	ldr	r3, [pc, #764]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	0549      	lsls	r1, r1, #21
 8003328:	430a      	orrs	r2, r1
 800332a:	63da      	str	r2, [r3, #60]	; 0x3c
 800332c:	4bbc      	ldr	r3, [pc, #752]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800332e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003330:	2380      	movs	r3, #128	; 0x80
 8003332:	055b      	lsls	r3, r3, #21
 8003334:	4013      	ands	r3, r2
 8003336:	60bb      	str	r3, [r7, #8]
 8003338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800333a:	183b      	adds	r3, r7, r0
 800333c:	2201      	movs	r2, #1
 800333e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003340:	4bb8      	ldr	r3, [pc, #736]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	4bb7      	ldr	r3, [pc, #732]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003346:	2180      	movs	r1, #128	; 0x80
 8003348:	0049      	lsls	r1, r1, #1
 800334a:	430a      	orrs	r2, r1
 800334c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800334e:	f7ff f833 	bl	80023b8 <HAL_GetTick>
 8003352:	0003      	movs	r3, r0
 8003354:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003356:	e00b      	b.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003358:	f7ff f82e 	bl	80023b8 <HAL_GetTick>
 800335c:	0002      	movs	r2, r0
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b02      	cmp	r3, #2
 8003364:	d904      	bls.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003366:	2313      	movs	r3, #19
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	2203      	movs	r2, #3
 800336c:	701a      	strb	r2, [r3, #0]
        break;
 800336e:	e005      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003370:	4bac      	ldr	r3, [pc, #688]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	2380      	movs	r3, #128	; 0x80
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	4013      	ands	r3, r2
 800337a:	d0ed      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800337c:	2313      	movs	r3, #19
 800337e:	18fb      	adds	r3, r7, r3
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d154      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003386:	4ba6      	ldr	r3, [pc, #664]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003388:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800338a:	23c0      	movs	r3, #192	; 0xc0
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	4013      	ands	r3, r2
 8003390:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d019      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d014      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033a2:	4b9f      	ldr	r3, [pc, #636]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a6:	4aa0      	ldr	r2, [pc, #640]	; (8003628 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80033a8:	4013      	ands	r3, r2
 80033aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033ac:	4b9c      	ldr	r3, [pc, #624]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80033b0:	4b9b      	ldr	r3, [pc, #620]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033b2:	2180      	movs	r1, #128	; 0x80
 80033b4:	0249      	lsls	r1, r1, #9
 80033b6:	430a      	orrs	r2, r1
 80033b8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033ba:	4b99      	ldr	r3, [pc, #612]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80033be:	4b98      	ldr	r3, [pc, #608]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033c0:	499a      	ldr	r1, [pc, #616]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80033c2:	400a      	ands	r2, r1
 80033c4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033c6:	4b96      	ldr	r3, [pc, #600]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	2201      	movs	r2, #1
 80033d0:	4013      	ands	r3, r2
 80033d2:	d016      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d4:	f7fe fff0 	bl	80023b8 <HAL_GetTick>
 80033d8:	0003      	movs	r3, r0
 80033da:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033dc:	e00c      	b.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033de:	f7fe ffeb 	bl	80023b8 <HAL_GetTick>
 80033e2:	0002      	movs	r2, r0
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	4a91      	ldr	r2, [pc, #580]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d904      	bls.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80033ee:	2313      	movs	r3, #19
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	2203      	movs	r2, #3
 80033f4:	701a      	strb	r2, [r3, #0]
            break;
 80033f6:	e004      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033f8:	4b89      	ldr	r3, [pc, #548]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033fc:	2202      	movs	r2, #2
 80033fe:	4013      	ands	r3, r2
 8003400:	d0ed      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003402:	2313      	movs	r3, #19
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d10a      	bne.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800340c:	4b84      	ldr	r3, [pc, #528]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800340e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003410:	4a85      	ldr	r2, [pc, #532]	; (8003628 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003412:	4013      	ands	r3, r2
 8003414:	0019      	movs	r1, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800341a:	4b81      	ldr	r3, [pc, #516]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800341c:	430a      	orrs	r2, r1
 800341e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003420:	e00c      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003422:	2312      	movs	r3, #18
 8003424:	18fb      	adds	r3, r7, r3
 8003426:	2213      	movs	r2, #19
 8003428:	18ba      	adds	r2, r7, r2
 800342a:	7812      	ldrb	r2, [r2, #0]
 800342c:	701a      	strb	r2, [r3, #0]
 800342e:	e005      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003430:	2312      	movs	r3, #18
 8003432:	18fb      	adds	r3, r7, r3
 8003434:	2213      	movs	r2, #19
 8003436:	18ba      	adds	r2, r7, r2
 8003438:	7812      	ldrb	r2, [r2, #0]
 800343a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800343c:	2311      	movs	r3, #17
 800343e:	18fb      	adds	r3, r7, r3
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d105      	bne.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003446:	4b76      	ldr	r3, [pc, #472]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003448:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800344a:	4b75      	ldr	r3, [pc, #468]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800344c:	4979      	ldr	r1, [pc, #484]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800344e:	400a      	ands	r2, r1
 8003450:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2201      	movs	r2, #1
 8003458:	4013      	ands	r3, r2
 800345a:	d009      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800345c:	4b70      	ldr	r3, [pc, #448]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800345e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003460:	2203      	movs	r2, #3
 8003462:	4393      	bics	r3, r2
 8003464:	0019      	movs	r1, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685a      	ldr	r2, [r3, #4]
 800346a:	4b6d      	ldr	r3, [pc, #436]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800346c:	430a      	orrs	r2, r1
 800346e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2202      	movs	r2, #2
 8003476:	4013      	ands	r3, r2
 8003478:	d009      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800347a:	4b69      	ldr	r3, [pc, #420]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800347c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800347e:	220c      	movs	r2, #12
 8003480:	4393      	bics	r3, r2
 8003482:	0019      	movs	r1, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689a      	ldr	r2, [r3, #8]
 8003488:	4b65      	ldr	r3, [pc, #404]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800348a:	430a      	orrs	r2, r1
 800348c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2210      	movs	r2, #16
 8003494:	4013      	ands	r3, r2
 8003496:	d009      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003498:	4b61      	ldr	r3, [pc, #388]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800349a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349c:	4a66      	ldr	r2, [pc, #408]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800349e:	4013      	ands	r3, r2
 80034a0:	0019      	movs	r1, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68da      	ldr	r2, [r3, #12]
 80034a6:	4b5e      	ldr	r3, [pc, #376]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80034a8:	430a      	orrs	r2, r1
 80034aa:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	2380      	movs	r3, #128	; 0x80
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4013      	ands	r3, r2
 80034b6:	d009      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034b8:	4b59      	ldr	r3, [pc, #356]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80034ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034bc:	4a5f      	ldr	r2, [pc, #380]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80034be:	4013      	ands	r3, r2
 80034c0:	0019      	movs	r1, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	699a      	ldr	r2, [r3, #24]
 80034c6:	4b56      	ldr	r3, [pc, #344]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80034c8:	430a      	orrs	r2, r1
 80034ca:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	2380      	movs	r3, #128	; 0x80
 80034d2:	00db      	lsls	r3, r3, #3
 80034d4:	4013      	ands	r3, r2
 80034d6:	d009      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034d8:	4b51      	ldr	r3, [pc, #324]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80034da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034dc:	4a58      	ldr	r2, [pc, #352]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034de:	4013      	ands	r3, r2
 80034e0:	0019      	movs	r1, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	69da      	ldr	r2, [r3, #28]
 80034e6:	4b4e      	ldr	r3, [pc, #312]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80034e8:	430a      	orrs	r2, r1
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2220      	movs	r2, #32
 80034f2:	4013      	ands	r3, r2
 80034f4:	d009      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034f6:	4b4a      	ldr	r3, [pc, #296]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80034f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034fa:	4a52      	ldr	r2, [pc, #328]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80034fc:	4013      	ands	r3, r2
 80034fe:	0019      	movs	r1, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	4b46      	ldr	r3, [pc, #280]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003506:	430a      	orrs	r2, r1
 8003508:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	2380      	movs	r3, #128	; 0x80
 8003510:	01db      	lsls	r3, r3, #7
 8003512:	4013      	ands	r3, r2
 8003514:	d015      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003516:	4b42      	ldr	r3, [pc, #264]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	0899      	lsrs	r1, r3, #2
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a1a      	ldr	r2, [r3, #32]
 8003522:	4b3f      	ldr	r3, [pc, #252]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003524:	430a      	orrs	r2, r1
 8003526:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a1a      	ldr	r2, [r3, #32]
 800352c:	2380      	movs	r3, #128	; 0x80
 800352e:	05db      	lsls	r3, r3, #23
 8003530:	429a      	cmp	r2, r3
 8003532:	d106      	bne.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003534:	4b3a      	ldr	r3, [pc, #232]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003536:	68da      	ldr	r2, [r3, #12]
 8003538:	4b39      	ldr	r3, [pc, #228]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800353a:	2180      	movs	r1, #128	; 0x80
 800353c:	0249      	lsls	r1, r1, #9
 800353e:	430a      	orrs	r2, r1
 8003540:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	2380      	movs	r3, #128	; 0x80
 8003548:	031b      	lsls	r3, r3, #12
 800354a:	4013      	ands	r3, r2
 800354c:	d009      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800354e:	4b34      	ldr	r3, [pc, #208]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003552:	2240      	movs	r2, #64	; 0x40
 8003554:	4393      	bics	r3, r2
 8003556:	0019      	movs	r1, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800355c:	4b30      	ldr	r3, [pc, #192]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800355e:	430a      	orrs	r2, r1
 8003560:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	2380      	movs	r3, #128	; 0x80
 8003568:	039b      	lsls	r3, r3, #14
 800356a:	4013      	ands	r3, r2
 800356c:	d016      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800356e:	4b2c      	ldr	r3, [pc, #176]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003572:	4a35      	ldr	r2, [pc, #212]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003574:	4013      	ands	r3, r2
 8003576:	0019      	movs	r1, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800357c:	4b28      	ldr	r3, [pc, #160]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800357e:	430a      	orrs	r2, r1
 8003580:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003586:	2380      	movs	r3, #128	; 0x80
 8003588:	03db      	lsls	r3, r3, #15
 800358a:	429a      	cmp	r2, r3
 800358c:	d106      	bne.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800358e:	4b24      	ldr	r3, [pc, #144]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003590:	68da      	ldr	r2, [r3, #12]
 8003592:	4b23      	ldr	r3, [pc, #140]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003594:	2180      	movs	r1, #128	; 0x80
 8003596:	0449      	lsls	r1, r1, #17
 8003598:	430a      	orrs	r2, r1
 800359a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	2380      	movs	r3, #128	; 0x80
 80035a2:	03db      	lsls	r3, r3, #15
 80035a4:	4013      	ands	r3, r2
 80035a6:	d016      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80035a8:	4b1d      	ldr	r3, [pc, #116]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ac:	4a27      	ldr	r2, [pc, #156]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80035ae:	4013      	ands	r3, r2
 80035b0:	0019      	movs	r1, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035b6:	4b1a      	ldr	r3, [pc, #104]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035b8:	430a      	orrs	r2, r1
 80035ba:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035c0:	2380      	movs	r3, #128	; 0x80
 80035c2:	045b      	lsls	r3, r3, #17
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d106      	bne.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80035c8:	4b15      	ldr	r3, [pc, #84]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035ca:	68da      	ldr	r2, [r3, #12]
 80035cc:	4b14      	ldr	r3, [pc, #80]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035ce:	2180      	movs	r1, #128	; 0x80
 80035d0:	0449      	lsls	r1, r1, #17
 80035d2:	430a      	orrs	r2, r1
 80035d4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	2380      	movs	r3, #128	; 0x80
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	4013      	ands	r3, r2
 80035e0:	d016      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80035e2:	4b0f      	ldr	r3, [pc, #60]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e6:	4a1a      	ldr	r2, [pc, #104]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80035e8:	4013      	ands	r3, r2
 80035ea:	0019      	movs	r1, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	695a      	ldr	r2, [r3, #20]
 80035f0:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035f2:	430a      	orrs	r2, r1
 80035f4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	695a      	ldr	r2, [r3, #20]
 80035fa:	2380      	movs	r3, #128	; 0x80
 80035fc:	01db      	lsls	r3, r3, #7
 80035fe:	429a      	cmp	r2, r3
 8003600:	d106      	bne.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003602:	4b07      	ldr	r3, [pc, #28]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003604:	68da      	ldr	r2, [r3, #12]
 8003606:	4b06      	ldr	r3, [pc, #24]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003608:	2180      	movs	r1, #128	; 0x80
 800360a:	0249      	lsls	r1, r1, #9
 800360c:	430a      	orrs	r2, r1
 800360e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003610:	2312      	movs	r3, #18
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	781b      	ldrb	r3, [r3, #0]
}
 8003616:	0018      	movs	r0, r3
 8003618:	46bd      	mov	sp, r7
 800361a:	b006      	add	sp, #24
 800361c:	bd80      	pop	{r7, pc}
 800361e:	46c0      	nop			; (mov r8, r8)
 8003620:	40021000 	.word	0x40021000
 8003624:	40007000 	.word	0x40007000
 8003628:	fffffcff 	.word	0xfffffcff
 800362c:	fffeffff 	.word	0xfffeffff
 8003630:	00001388 	.word	0x00001388
 8003634:	efffffff 	.word	0xefffffff
 8003638:	fffff3ff 	.word	0xfffff3ff
 800363c:	fff3ffff 	.word	0xfff3ffff
 8003640:	ffcfffff 	.word	0xffcfffff
 8003644:	ffffcfff 	.word	0xffffcfff
 8003648:	ffbfffff 	.word	0xffbfffff
 800364c:	feffffff 	.word	0xfeffffff
 8003650:	ffff3fff 	.word	0xffff3fff

08003654 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e0a8      	b.n	80037b8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	2382      	movs	r3, #130	; 0x82
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	429a      	cmp	r2, r3
 8003678:	d009      	beq.n	800368e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	61da      	str	r2, [r3, #28]
 8003680:	e005      	b.n	800368e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	225d      	movs	r2, #93	; 0x5d
 8003698:	5c9b      	ldrb	r3, [r3, r2]
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	d107      	bne.n	80036b0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	225c      	movs	r2, #92	; 0x5c
 80036a4:	2100      	movs	r1, #0
 80036a6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	0018      	movs	r0, r3
 80036ac:	f7fe fbfe 	bl	8001eac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	225d      	movs	r2, #93	; 0x5d
 80036b4:	2102      	movs	r1, #2
 80036b6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2140      	movs	r1, #64	; 0x40
 80036c4:	438a      	bics	r2, r1
 80036c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68da      	ldr	r2, [r3, #12]
 80036cc:	23e0      	movs	r3, #224	; 0xe0
 80036ce:	00db      	lsls	r3, r3, #3
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d902      	bls.n	80036da <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036d4:	2300      	movs	r3, #0
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	e002      	b.n	80036e0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80036da:	2380      	movs	r3, #128	; 0x80
 80036dc:	015b      	lsls	r3, r3, #5
 80036de:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68da      	ldr	r2, [r3, #12]
 80036e4:	23f0      	movs	r3, #240	; 0xf0
 80036e6:	011b      	lsls	r3, r3, #4
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d008      	beq.n	80036fe <HAL_SPI_Init+0xaa>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68da      	ldr	r2, [r3, #12]
 80036f0:	23e0      	movs	r3, #224	; 0xe0
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d002      	beq.n	80036fe <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	2382      	movs	r3, #130	; 0x82
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	401a      	ands	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6899      	ldr	r1, [r3, #8]
 800370c:	2384      	movs	r3, #132	; 0x84
 800370e:	021b      	lsls	r3, r3, #8
 8003710:	400b      	ands	r3, r1
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	2102      	movs	r1, #2
 800371a:	400b      	ands	r3, r1
 800371c:	431a      	orrs	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	2101      	movs	r1, #1
 8003724:	400b      	ands	r3, r1
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6999      	ldr	r1, [r3, #24]
 800372c:	2380      	movs	r3, #128	; 0x80
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	400b      	ands	r3, r1
 8003732:	431a      	orrs	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	69db      	ldr	r3, [r3, #28]
 8003738:	2138      	movs	r1, #56	; 0x38
 800373a:	400b      	ands	r3, r1
 800373c:	431a      	orrs	r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	2180      	movs	r1, #128	; 0x80
 8003744:	400b      	ands	r3, r1
 8003746:	431a      	orrs	r2, r3
 8003748:	0011      	movs	r1, r2
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800374e:	2380      	movs	r3, #128	; 0x80
 8003750:	019b      	lsls	r3, r3, #6
 8003752:	401a      	ands	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	430a      	orrs	r2, r1
 800375a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	0c1b      	lsrs	r3, r3, #16
 8003762:	2204      	movs	r2, #4
 8003764:	401a      	ands	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376a:	2110      	movs	r1, #16
 800376c:	400b      	ands	r3, r1
 800376e:	431a      	orrs	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003774:	2108      	movs	r1, #8
 8003776:	400b      	ands	r3, r1
 8003778:	431a      	orrs	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68d9      	ldr	r1, [r3, #12]
 800377e:	23f0      	movs	r3, #240	; 0xf0
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	400b      	ands	r3, r1
 8003784:	431a      	orrs	r2, r3
 8003786:	0011      	movs	r1, r2
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	2380      	movs	r3, #128	; 0x80
 800378c:	015b      	lsls	r3, r3, #5
 800378e:	401a      	ands	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	69da      	ldr	r2, [r3, #28]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4907      	ldr	r1, [pc, #28]	; (80037c0 <HAL_SPI_Init+0x16c>)
 80037a4:	400a      	ands	r2, r1
 80037a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	225d      	movs	r2, #93	; 0x5d
 80037b2:	2101      	movs	r1, #1
 80037b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	0018      	movs	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	b004      	add	sp, #16
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	fffff7ff 	.word	0xfffff7ff

080037c4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	603b      	str	r3, [r7, #0]
 80037d0:	1dbb      	adds	r3, r7, #6
 80037d2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80037d4:	231f      	movs	r3, #31
 80037d6:	18fb      	adds	r3, r7, r3
 80037d8:	2200      	movs	r2, #0
 80037da:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	225c      	movs	r2, #92	; 0x5c
 80037e0:	5c9b      	ldrb	r3, [r3, r2]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d101      	bne.n	80037ea <HAL_SPI_Transmit+0x26>
 80037e6:	2302      	movs	r3, #2
 80037e8:	e140      	b.n	8003a6c <HAL_SPI_Transmit+0x2a8>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	225c      	movs	r2, #92	; 0x5c
 80037ee:	2101      	movs	r1, #1
 80037f0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037f2:	f7fe fde1 	bl	80023b8 <HAL_GetTick>
 80037f6:	0003      	movs	r3, r0
 80037f8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80037fa:	2316      	movs	r3, #22
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	1dba      	adds	r2, r7, #6
 8003800:	8812      	ldrh	r2, [r2, #0]
 8003802:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	225d      	movs	r2, #93	; 0x5d
 8003808:	5c9b      	ldrb	r3, [r3, r2]
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b01      	cmp	r3, #1
 800380e:	d004      	beq.n	800381a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003810:	231f      	movs	r3, #31
 8003812:	18fb      	adds	r3, r7, r3
 8003814:	2202      	movs	r2, #2
 8003816:	701a      	strb	r2, [r3, #0]
    goto error;
 8003818:	e11d      	b.n	8003a56 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d003      	beq.n	8003828 <HAL_SPI_Transmit+0x64>
 8003820:	1dbb      	adds	r3, r7, #6
 8003822:	881b      	ldrh	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d104      	bne.n	8003832 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003828:	231f      	movs	r3, #31
 800382a:	18fb      	adds	r3, r7, r3
 800382c:	2201      	movs	r2, #1
 800382e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003830:	e111      	b.n	8003a56 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	225d      	movs	r2, #93	; 0x5d
 8003836:	2103      	movs	r1, #3
 8003838:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	1dba      	adds	r2, r7, #6
 800384a:	8812      	ldrh	r2, [r2, #0]
 800384c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	1dba      	adds	r2, r7, #6
 8003852:	8812      	ldrh	r2, [r2, #0]
 8003854:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2244      	movs	r2, #68	; 0x44
 8003860:	2100      	movs	r1, #0
 8003862:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2246      	movs	r2, #70	; 0x46
 8003868:	2100      	movs	r1, #0
 800386a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	2380      	movs	r3, #128	; 0x80
 800387e:	021b      	lsls	r3, r3, #8
 8003880:	429a      	cmp	r2, r3
 8003882:	d110      	bne.n	80038a6 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2140      	movs	r1, #64	; 0x40
 8003890:	438a      	bics	r2, r1
 8003892:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2180      	movs	r1, #128	; 0x80
 80038a0:	01c9      	lsls	r1, r1, #7
 80038a2:	430a      	orrs	r2, r1
 80038a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2240      	movs	r2, #64	; 0x40
 80038ae:	4013      	ands	r3, r2
 80038b0:	2b40      	cmp	r3, #64	; 0x40
 80038b2:	d007      	beq.n	80038c4 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2140      	movs	r1, #64	; 0x40
 80038c0:	430a      	orrs	r2, r1
 80038c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	23e0      	movs	r3, #224	; 0xe0
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d94e      	bls.n	800396e <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d004      	beq.n	80038e2 <HAL_SPI_Transmit+0x11e>
 80038d8:	2316      	movs	r3, #22
 80038da:	18fb      	adds	r3, r7, r3
 80038dc:	881b      	ldrh	r3, [r3, #0]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d13f      	bne.n	8003962 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e6:	881a      	ldrh	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f2:	1c9a      	adds	r2, r3, #2
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	3b01      	subs	r3, #1
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003906:	e02c      	b.n	8003962 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	2202      	movs	r2, #2
 8003910:	4013      	ands	r3, r2
 8003912:	2b02      	cmp	r3, #2
 8003914:	d112      	bne.n	800393c <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800391a:	881a      	ldrh	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003926:	1c9a      	adds	r2, r3, #2
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003930:	b29b      	uxth	r3, r3
 8003932:	3b01      	subs	r3, #1
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	87da      	strh	r2, [r3, #62]	; 0x3e
 800393a:	e012      	b.n	8003962 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800393c:	f7fe fd3c 	bl	80023b8 <HAL_GetTick>
 8003940:	0002      	movs	r2, r0
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	683a      	ldr	r2, [r7, #0]
 8003948:	429a      	cmp	r2, r3
 800394a:	d802      	bhi.n	8003952 <HAL_SPI_Transmit+0x18e>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	3301      	adds	r3, #1
 8003950:	d102      	bne.n	8003958 <HAL_SPI_Transmit+0x194>
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d104      	bne.n	8003962 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8003958:	231f      	movs	r3, #31
 800395a:	18fb      	adds	r3, r7, r3
 800395c:	2203      	movs	r2, #3
 800395e:	701a      	strb	r2, [r3, #0]
          goto error;
 8003960:	e079      	b.n	8003a56 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1cd      	bne.n	8003908 <HAL_SPI_Transmit+0x144>
 800396c:	e04f      	b.n	8003a0e <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d004      	beq.n	8003980 <HAL_SPI_Transmit+0x1bc>
 8003976:	2316      	movs	r3, #22
 8003978:	18fb      	adds	r3, r7, r3
 800397a:	881b      	ldrh	r3, [r3, #0]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d141      	bne.n	8003a04 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	330c      	adds	r3, #12
 800398a:	7812      	ldrb	r2, [r2, #0]
 800398c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003992:	1c5a      	adds	r2, r3, #1
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800399c:	b29b      	uxth	r3, r3
 800399e:	3b01      	subs	r3, #1
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80039a6:	e02d      	b.n	8003a04 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	2202      	movs	r2, #2
 80039b0:	4013      	ands	r3, r2
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d113      	bne.n	80039de <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	330c      	adds	r3, #12
 80039c0:	7812      	ldrb	r2, [r2, #0]
 80039c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80039dc:	e012      	b.n	8003a04 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039de:	f7fe fceb 	bl	80023b8 <HAL_GetTick>
 80039e2:	0002      	movs	r2, r0
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d802      	bhi.n	80039f4 <HAL_SPI_Transmit+0x230>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	3301      	adds	r3, #1
 80039f2:	d102      	bne.n	80039fa <HAL_SPI_Transmit+0x236>
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d104      	bne.n	8003a04 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80039fa:	231f      	movs	r3, #31
 80039fc:	18fb      	adds	r3, r7, r3
 80039fe:	2203      	movs	r2, #3
 8003a00:	701a      	strb	r2, [r3, #0]
          goto error;
 8003a02:	e028      	b.n	8003a56 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1cc      	bne.n	80039a8 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	6839      	ldr	r1, [r7, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	0018      	movs	r0, r3
 8003a16:	f000 f95d 	bl	8003cd4 <SPI_EndRxTxTransaction>
 8003a1a:	1e03      	subs	r3, r0, #0
 8003a1c:	d002      	beq.n	8003a24 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2220      	movs	r2, #32
 8003a22:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d10a      	bne.n	8003a42 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	613b      	str	r3, [r7, #16]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	613b      	str	r3, [r7, #16]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	613b      	str	r3, [r7, #16]
 8003a40:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d004      	beq.n	8003a54 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8003a4a:	231f      	movs	r3, #31
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	2201      	movs	r2, #1
 8003a50:	701a      	strb	r2, [r3, #0]
 8003a52:	e000      	b.n	8003a56 <HAL_SPI_Transmit+0x292>
  }

error:
 8003a54:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	225d      	movs	r2, #93	; 0x5d
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	225c      	movs	r2, #92	; 0x5c
 8003a62:	2100      	movs	r1, #0
 8003a64:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003a66:	231f      	movs	r3, #31
 8003a68:	18fb      	adds	r3, r7, r3
 8003a6a:	781b      	ldrb	r3, [r3, #0]
}
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	b008      	add	sp, #32
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b088      	sub	sp, #32
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	603b      	str	r3, [r7, #0]
 8003a80:	1dfb      	adds	r3, r7, #7
 8003a82:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a84:	f7fe fc98 	bl	80023b8 <HAL_GetTick>
 8003a88:	0002      	movs	r2, r0
 8003a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	683a      	ldr	r2, [r7, #0]
 8003a90:	18d3      	adds	r3, r2, r3
 8003a92:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a94:	f7fe fc90 	bl	80023b8 <HAL_GetTick>
 8003a98:	0003      	movs	r3, r0
 8003a9a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a9c:	4b3a      	ldr	r3, [pc, #232]	; (8003b88 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	015b      	lsls	r3, r3, #5
 8003aa2:	0d1b      	lsrs	r3, r3, #20
 8003aa4:	69fa      	ldr	r2, [r7, #28]
 8003aa6:	4353      	muls	r3, r2
 8003aa8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003aaa:	e058      	b.n	8003b5e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	d055      	beq.n	8003b5e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ab2:	f7fe fc81 	bl	80023b8 <HAL_GetTick>
 8003ab6:	0002      	movs	r2, r0
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	69fa      	ldr	r2, [r7, #28]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d902      	bls.n	8003ac8 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d142      	bne.n	8003b4e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	21e0      	movs	r1, #224	; 0xe0
 8003ad4:	438a      	bics	r2, r1
 8003ad6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	2382      	movs	r3, #130	; 0x82
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d113      	bne.n	8003b0c <SPI_WaitFlagStateUntilTimeout+0x98>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	2380      	movs	r3, #128	; 0x80
 8003aea:	021b      	lsls	r3, r3, #8
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d005      	beq.n	8003afc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	2380      	movs	r3, #128	; 0x80
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d107      	bne.n	8003b0c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2140      	movs	r1, #64	; 0x40
 8003b08:	438a      	bics	r2, r1
 8003b0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b10:	2380      	movs	r3, #128	; 0x80
 8003b12:	019b      	lsls	r3, r3, #6
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d110      	bne.n	8003b3a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	491a      	ldr	r1, [pc, #104]	; (8003b8c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003b24:	400a      	ands	r2, r1
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2180      	movs	r1, #128	; 0x80
 8003b34:	0189      	lsls	r1, r1, #6
 8003b36:	430a      	orrs	r2, r1
 8003b38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	225d      	movs	r2, #93	; 0x5d
 8003b3e:	2101      	movs	r1, #1
 8003b40:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	225c      	movs	r2, #92	; 0x5c
 8003b46:	2100      	movs	r1, #0
 8003b48:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e017      	b.n	8003b7e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d101      	bne.n	8003b58 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	68ba      	ldr	r2, [r7, #8]
 8003b66:	4013      	ands	r3, r2
 8003b68:	68ba      	ldr	r2, [r7, #8]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	425a      	negs	r2, r3
 8003b6e:	4153      	adcs	r3, r2
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	001a      	movs	r2, r3
 8003b74:	1dfb      	adds	r3, r7, #7
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d197      	bne.n	8003aac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	0018      	movs	r0, r3
 8003b80:	46bd      	mov	sp, r7
 8003b82:	b008      	add	sp, #32
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	46c0      	nop			; (mov r8, r8)
 8003b88:	20000004 	.word	0x20000004
 8003b8c:	ffffdfff 	.word	0xffffdfff

08003b90 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b08a      	sub	sp, #40	; 0x28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
 8003b9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003b9e:	2317      	movs	r3, #23
 8003ba0:	18fb      	adds	r3, r7, r3
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003ba6:	f7fe fc07 	bl	80023b8 <HAL_GetTick>
 8003baa:	0002      	movs	r2, r0
 8003bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	18d3      	adds	r3, r2, r3
 8003bb4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003bb6:	f7fe fbff 	bl	80023b8 <HAL_GetTick>
 8003bba:	0003      	movs	r3, r0
 8003bbc:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	330c      	adds	r3, #12
 8003bc4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003bc6:	4b41      	ldr	r3, [pc, #260]	; (8003ccc <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	0013      	movs	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	189b      	adds	r3, r3, r2
 8003bd0:	00da      	lsls	r2, r3, #3
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	0d1b      	lsrs	r3, r3, #20
 8003bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd8:	4353      	muls	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003bdc:	e068      	b.n	8003cb0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	23c0      	movs	r3, #192	; 0xc0
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d10a      	bne.n	8003bfe <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d107      	bne.n	8003bfe <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	2117      	movs	r1, #23
 8003bf6:	187b      	adds	r3, r7, r1
 8003bf8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003bfa:	187b      	adds	r3, r7, r1
 8003bfc:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	3301      	adds	r3, #1
 8003c02:	d055      	beq.n	8003cb0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c04:	f7fe fbd8 	bl	80023b8 <HAL_GetTick>
 8003c08:	0002      	movs	r2, r0
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d902      	bls.n	8003c1a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d142      	bne.n	8003ca0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	21e0      	movs	r1, #224	; 0xe0
 8003c26:	438a      	bics	r2, r1
 8003c28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	2382      	movs	r3, #130	; 0x82
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d113      	bne.n	8003c5e <SPI_WaitFifoStateUntilTimeout+0xce>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	2380      	movs	r3, #128	; 0x80
 8003c3c:	021b      	lsls	r3, r3, #8
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d005      	beq.n	8003c4e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	689a      	ldr	r2, [r3, #8]
 8003c46:	2380      	movs	r3, #128	; 0x80
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d107      	bne.n	8003c5e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2140      	movs	r1, #64	; 0x40
 8003c5a:	438a      	bics	r2, r1
 8003c5c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c62:	2380      	movs	r3, #128	; 0x80
 8003c64:	019b      	lsls	r3, r3, #6
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d110      	bne.n	8003c8c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4916      	ldr	r1, [pc, #88]	; (8003cd0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003c76:	400a      	ands	r2, r1
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2180      	movs	r1, #128	; 0x80
 8003c86:	0189      	lsls	r1, r1, #6
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	225d      	movs	r2, #93	; 0x5d
 8003c90:	2101      	movs	r1, #1
 8003c92:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	225c      	movs	r2, #92	; 0x5c
 8003c98:	2100      	movs	r1, #0
 8003c9a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e010      	b.n	8003cc2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	3b01      	subs	r3, #1
 8003cae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d18e      	bne.n	8003bde <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	b00a      	add	sp, #40	; 0x28
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	46c0      	nop			; (mov r8, r8)
 8003ccc:	20000004 	.word	0x20000004
 8003cd0:	ffffdfff 	.word	0xffffdfff

08003cd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af02      	add	r7, sp, #8
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	23c0      	movs	r3, #192	; 0xc0
 8003ce4:	0159      	lsls	r1, r3, #5
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	0013      	movs	r3, r2
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f7ff ff4e 	bl	8003b90 <SPI_WaitFifoStateUntilTimeout>
 8003cf4:	1e03      	subs	r3, r0, #0
 8003cf6:	d007      	beq.n	8003d08 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e027      	b.n	8003d58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	0013      	movs	r3, r2
 8003d12:	2200      	movs	r2, #0
 8003d14:	2180      	movs	r1, #128	; 0x80
 8003d16:	f7ff fead 	bl	8003a74 <SPI_WaitFlagStateUntilTimeout>
 8003d1a:	1e03      	subs	r3, r0, #0
 8003d1c:	d007      	beq.n	8003d2e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d22:	2220      	movs	r2, #32
 8003d24:	431a      	orrs	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e014      	b.n	8003d58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	23c0      	movs	r3, #192	; 0xc0
 8003d32:	00d9      	lsls	r1, r3, #3
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	0013      	movs	r3, r2
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f7ff ff27 	bl	8003b90 <SPI_WaitFifoStateUntilTimeout>
 8003d42:	1e03      	subs	r3, r0, #0
 8003d44:	d007      	beq.n	8003d56 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e000      	b.n	8003d58 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	0018      	movs	r0, r3
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	b004      	add	sp, #16
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e04a      	b.n	8003e08 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	223d      	movs	r2, #61	; 0x3d
 8003d76:	5c9b      	ldrb	r3, [r3, r2]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d107      	bne.n	8003d8e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	223c      	movs	r2, #60	; 0x3c
 8003d82:	2100      	movs	r1, #0
 8003d84:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	0018      	movs	r0, r3
 8003d8a:	f7fe f8ff 	bl	8001f8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	223d      	movs	r2, #61	; 0x3d
 8003d92:	2102      	movs	r1, #2
 8003d94:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	3304      	adds	r3, #4
 8003d9e:	0019      	movs	r1, r3
 8003da0:	0010      	movs	r0, r2
 8003da2:	f000 f9e3 	bl	800416c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2248      	movs	r2, #72	; 0x48
 8003daa:	2101      	movs	r1, #1
 8003dac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	223e      	movs	r2, #62	; 0x3e
 8003db2:	2101      	movs	r1, #1
 8003db4:	5499      	strb	r1, [r3, r2]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	223f      	movs	r2, #63	; 0x3f
 8003dba:	2101      	movs	r1, #1
 8003dbc:	5499      	strb	r1, [r3, r2]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2240      	movs	r2, #64	; 0x40
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	5499      	strb	r1, [r3, r2]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2241      	movs	r2, #65	; 0x41
 8003dca:	2101      	movs	r1, #1
 8003dcc:	5499      	strb	r1, [r3, r2]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2242      	movs	r2, #66	; 0x42
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	5499      	strb	r1, [r3, r2]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2243      	movs	r2, #67	; 0x43
 8003dda:	2101      	movs	r1, #1
 8003ddc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2244      	movs	r2, #68	; 0x44
 8003de2:	2101      	movs	r1, #1
 8003de4:	5499      	strb	r1, [r3, r2]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2245      	movs	r2, #69	; 0x45
 8003dea:	2101      	movs	r1, #1
 8003dec:	5499      	strb	r1, [r3, r2]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2246      	movs	r2, #70	; 0x46
 8003df2:	2101      	movs	r1, #1
 8003df4:	5499      	strb	r1, [r3, r2]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2247      	movs	r2, #71	; 0x47
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	223d      	movs	r2, #61	; 0x3d
 8003e02:	2101      	movs	r1, #1
 8003e04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	0018      	movs	r0, r3
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	b002      	add	sp, #8
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	223d      	movs	r2, #61	; 0x3d
 8003e1c:	5c9b      	ldrb	r3, [r3, r2]
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d001      	beq.n	8003e28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e042      	b.n	8003eae <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	223d      	movs	r2, #61	; 0x3d
 8003e2c:	2102      	movs	r1, #2
 8003e2e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68da      	ldr	r2, [r3, #12]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a1c      	ldr	r2, [pc, #112]	; (8003eb8 <HAL_TIM_Base_Start_IT+0xa8>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d00f      	beq.n	8003e6a <HAL_TIM_Base_Start_IT+0x5a>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	2380      	movs	r3, #128	; 0x80
 8003e50:	05db      	lsls	r3, r3, #23
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d009      	beq.n	8003e6a <HAL_TIM_Base_Start_IT+0x5a>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a18      	ldr	r2, [pc, #96]	; (8003ebc <HAL_TIM_Base_Start_IT+0xac>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d004      	beq.n	8003e6a <HAL_TIM_Base_Start_IT+0x5a>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a16      	ldr	r2, [pc, #88]	; (8003ec0 <HAL_TIM_Base_Start_IT+0xb0>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d116      	bne.n	8003e98 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	4a14      	ldr	r2, [pc, #80]	; (8003ec4 <HAL_TIM_Base_Start_IT+0xb4>)
 8003e72:	4013      	ands	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2b06      	cmp	r3, #6
 8003e7a:	d016      	beq.n	8003eaa <HAL_TIM_Base_Start_IT+0x9a>
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	2380      	movs	r3, #128	; 0x80
 8003e80:	025b      	lsls	r3, r3, #9
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d011      	beq.n	8003eaa <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2101      	movs	r1, #1
 8003e92:	430a      	orrs	r2, r1
 8003e94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e96:	e008      	b.n	8003eaa <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2101      	movs	r1, #1
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	601a      	str	r2, [r3, #0]
 8003ea8:	e000      	b.n	8003eac <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eaa:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	0018      	movs	r0, r3
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	b004      	add	sp, #16
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	40012c00 	.word	0x40012c00
 8003ebc:	40000400 	.word	0x40000400
 8003ec0:	40014000 	.word	0x40014000
 8003ec4:	00010007 	.word	0x00010007

08003ec8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	4013      	ands	r3, r2
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d124      	bne.n	8003f28 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d11d      	bne.n	8003f28 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	4252      	negs	r2, r2
 8003ef4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	2203      	movs	r2, #3
 8003f04:	4013      	ands	r3, r2
 8003f06:	d004      	beq.n	8003f12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	0018      	movs	r0, r3
 8003f0c:	f000 f916 	bl	800413c <HAL_TIM_IC_CaptureCallback>
 8003f10:	e007      	b.n	8003f22 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	0018      	movs	r0, r3
 8003f16:	f000 f909 	bl	800412c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	0018      	movs	r0, r3
 8003f1e:	f000 f915 	bl	800414c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	2204      	movs	r2, #4
 8003f30:	4013      	ands	r3, r2
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d125      	bne.n	8003f82 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	2204      	movs	r2, #4
 8003f3e:	4013      	ands	r3, r2
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d11e      	bne.n	8003f82 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2205      	movs	r2, #5
 8003f4a:	4252      	negs	r2, r2
 8003f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2202      	movs	r2, #2
 8003f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	699a      	ldr	r2, [r3, #24]
 8003f5a:	23c0      	movs	r3, #192	; 0xc0
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4013      	ands	r3, r2
 8003f60:	d004      	beq.n	8003f6c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	0018      	movs	r0, r3
 8003f66:	f000 f8e9 	bl	800413c <HAL_TIM_IC_CaptureCallback>
 8003f6a:	e007      	b.n	8003f7c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	0018      	movs	r0, r3
 8003f70:	f000 f8dc 	bl	800412c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	0018      	movs	r0, r3
 8003f78:	f000 f8e8 	bl	800414c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	2208      	movs	r2, #8
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d124      	bne.n	8003fda <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	2208      	movs	r2, #8
 8003f98:	4013      	ands	r3, r2
 8003f9a:	2b08      	cmp	r3, #8
 8003f9c:	d11d      	bne.n	8003fda <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2209      	movs	r2, #9
 8003fa4:	4252      	negs	r2, r2
 8003fa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2204      	movs	r2, #4
 8003fac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	69db      	ldr	r3, [r3, #28]
 8003fb4:	2203      	movs	r2, #3
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	d004      	beq.n	8003fc4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f000 f8bd 	bl	800413c <HAL_TIM_IC_CaptureCallback>
 8003fc2:	e007      	b.n	8003fd4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	f000 f8b0 	bl	800412c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	0018      	movs	r0, r3
 8003fd0:	f000 f8bc 	bl	800414c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	2210      	movs	r2, #16
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	2b10      	cmp	r3, #16
 8003fe6:	d125      	bne.n	8004034 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	2210      	movs	r2, #16
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	2b10      	cmp	r3, #16
 8003ff4:	d11e      	bne.n	8004034 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2211      	movs	r2, #17
 8003ffc:	4252      	negs	r2, r2
 8003ffe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2208      	movs	r2, #8
 8004004:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	69da      	ldr	r2, [r3, #28]
 800400c:	23c0      	movs	r3, #192	; 0xc0
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4013      	ands	r3, r2
 8004012:	d004      	beq.n	800401e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	0018      	movs	r0, r3
 8004018:	f000 f890 	bl	800413c <HAL_TIM_IC_CaptureCallback>
 800401c:	e007      	b.n	800402e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	0018      	movs	r0, r3
 8004022:	f000 f883 	bl	800412c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	0018      	movs	r0, r3
 800402a:	f000 f88f 	bl	800414c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	2201      	movs	r2, #1
 800403c:	4013      	ands	r3, r2
 800403e:	2b01      	cmp	r3, #1
 8004040:	d10f      	bne.n	8004062 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	2201      	movs	r2, #1
 800404a:	4013      	ands	r3, r2
 800404c:	2b01      	cmp	r3, #1
 800404e:	d108      	bne.n	8004062 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2202      	movs	r2, #2
 8004056:	4252      	negs	r2, r2
 8004058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	0018      	movs	r0, r3
 800405e:	f7fc fee1 	bl	8000e24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	2280      	movs	r2, #128	; 0x80
 800406a:	4013      	ands	r3, r2
 800406c:	2b80      	cmp	r3, #128	; 0x80
 800406e:	d10f      	bne.n	8004090 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	2280      	movs	r2, #128	; 0x80
 8004078:	4013      	ands	r3, r2
 800407a:	2b80      	cmp	r3, #128	; 0x80
 800407c:	d108      	bne.n	8004090 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2281      	movs	r2, #129	; 0x81
 8004084:	4252      	negs	r2, r2
 8004086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	0018      	movs	r0, r3
 800408c:	f000 f8f6 	bl	800427c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	691a      	ldr	r2, [r3, #16]
 8004096:	2380      	movs	r3, #128	; 0x80
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	401a      	ands	r2, r3
 800409c:	2380      	movs	r3, #128	; 0x80
 800409e:	005b      	lsls	r3, r3, #1
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d10e      	bne.n	80040c2 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	2280      	movs	r2, #128	; 0x80
 80040ac:	4013      	ands	r3, r2
 80040ae:	2b80      	cmp	r3, #128	; 0x80
 80040b0:	d107      	bne.n	80040c2 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a1c      	ldr	r2, [pc, #112]	; (8004128 <HAL_TIM_IRQHandler+0x260>)
 80040b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	0018      	movs	r0, r3
 80040be:	f000 f8e5 	bl	800428c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	2240      	movs	r2, #64	; 0x40
 80040ca:	4013      	ands	r3, r2
 80040cc:	2b40      	cmp	r3, #64	; 0x40
 80040ce:	d10f      	bne.n	80040f0 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	2240      	movs	r2, #64	; 0x40
 80040d8:	4013      	ands	r3, r2
 80040da:	2b40      	cmp	r3, #64	; 0x40
 80040dc:	d108      	bne.n	80040f0 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2241      	movs	r2, #65	; 0x41
 80040e4:	4252      	negs	r2, r2
 80040e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	0018      	movs	r0, r3
 80040ec:	f000 f836 	bl	800415c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	2220      	movs	r2, #32
 80040f8:	4013      	ands	r3, r2
 80040fa:	2b20      	cmp	r3, #32
 80040fc:	d10f      	bne.n	800411e <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	2220      	movs	r2, #32
 8004106:	4013      	ands	r3, r2
 8004108:	2b20      	cmp	r3, #32
 800410a:	d108      	bne.n	800411e <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2221      	movs	r2, #33	; 0x21
 8004112:	4252      	negs	r2, r2
 8004114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	0018      	movs	r0, r3
 800411a:	f000 f8a7 	bl	800426c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800411e:	46c0      	nop			; (mov r8, r8)
 8004120:	46bd      	mov	sp, r7
 8004122:	b002      	add	sp, #8
 8004124:	bd80      	pop	{r7, pc}
 8004126:	46c0      	nop			; (mov r8, r8)
 8004128:	fffffeff 	.word	0xfffffeff

0800412c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004134:	46c0      	nop			; (mov r8, r8)
 8004136:	46bd      	mov	sp, r7
 8004138:	b002      	add	sp, #8
 800413a:	bd80      	pop	{r7, pc}

0800413c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004144:	46c0      	nop			; (mov r8, r8)
 8004146:	46bd      	mov	sp, r7
 8004148:	b002      	add	sp, #8
 800414a:	bd80      	pop	{r7, pc}

0800414c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004154:	46c0      	nop			; (mov r8, r8)
 8004156:	46bd      	mov	sp, r7
 8004158:	b002      	add	sp, #8
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004164:	46c0      	nop			; (mov r8, r8)
 8004166:	46bd      	mov	sp, r7
 8004168:	b002      	add	sp, #8
 800416a:	bd80      	pop	{r7, pc}

0800416c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a34      	ldr	r2, [pc, #208]	; (8004250 <TIM_Base_SetConfig+0xe4>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d008      	beq.n	8004196 <TIM_Base_SetConfig+0x2a>
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	2380      	movs	r3, #128	; 0x80
 8004188:	05db      	lsls	r3, r3, #23
 800418a:	429a      	cmp	r2, r3
 800418c:	d003      	beq.n	8004196 <TIM_Base_SetConfig+0x2a>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a30      	ldr	r2, [pc, #192]	; (8004254 <TIM_Base_SetConfig+0xe8>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d108      	bne.n	80041a8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2270      	movs	r2, #112	; 0x70
 800419a:	4393      	bics	r3, r2
 800419c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a29      	ldr	r2, [pc, #164]	; (8004250 <TIM_Base_SetConfig+0xe4>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d018      	beq.n	80041e2 <TIM_Base_SetConfig+0x76>
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	2380      	movs	r3, #128	; 0x80
 80041b4:	05db      	lsls	r3, r3, #23
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d013      	beq.n	80041e2 <TIM_Base_SetConfig+0x76>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a25      	ldr	r2, [pc, #148]	; (8004254 <TIM_Base_SetConfig+0xe8>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d00f      	beq.n	80041e2 <TIM_Base_SetConfig+0x76>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a24      	ldr	r2, [pc, #144]	; (8004258 <TIM_Base_SetConfig+0xec>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d00b      	beq.n	80041e2 <TIM_Base_SetConfig+0x76>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a23      	ldr	r2, [pc, #140]	; (800425c <TIM_Base_SetConfig+0xf0>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d007      	beq.n	80041e2 <TIM_Base_SetConfig+0x76>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a22      	ldr	r2, [pc, #136]	; (8004260 <TIM_Base_SetConfig+0xf4>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d003      	beq.n	80041e2 <TIM_Base_SetConfig+0x76>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a21      	ldr	r2, [pc, #132]	; (8004264 <TIM_Base_SetConfig+0xf8>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d108      	bne.n	80041f4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	4a20      	ldr	r2, [pc, #128]	; (8004268 <TIM_Base_SetConfig+0xfc>)
 80041e6:	4013      	ands	r3, r2
 80041e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2280      	movs	r2, #128	; 0x80
 80041f8:	4393      	bics	r3, r2
 80041fa:	001a      	movs	r2, r3
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	695b      	ldr	r3, [r3, #20]
 8004200:	4313      	orrs	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a0c      	ldr	r2, [pc, #48]	; (8004250 <TIM_Base_SetConfig+0xe4>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d00b      	beq.n	800423a <TIM_Base_SetConfig+0xce>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a0d      	ldr	r2, [pc, #52]	; (800425c <TIM_Base_SetConfig+0xf0>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d007      	beq.n	800423a <TIM_Base_SetConfig+0xce>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a0c      	ldr	r2, [pc, #48]	; (8004260 <TIM_Base_SetConfig+0xf4>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d003      	beq.n	800423a <TIM_Base_SetConfig+0xce>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a0b      	ldr	r2, [pc, #44]	; (8004264 <TIM_Base_SetConfig+0xf8>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d103      	bne.n	8004242 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	691a      	ldr	r2, [r3, #16]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2201      	movs	r2, #1
 8004246:	615a      	str	r2, [r3, #20]
}
 8004248:	46c0      	nop			; (mov r8, r8)
 800424a:	46bd      	mov	sp, r7
 800424c:	b004      	add	sp, #16
 800424e:	bd80      	pop	{r7, pc}
 8004250:	40012c00 	.word	0x40012c00
 8004254:	40000400 	.word	0x40000400
 8004258:	40002000 	.word	0x40002000
 800425c:	40014000 	.word	0x40014000
 8004260:	40014400 	.word	0x40014400
 8004264:	40014800 	.word	0x40014800
 8004268:	fffffcff 	.word	0xfffffcff

0800426c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004274:	46c0      	nop			; (mov r8, r8)
 8004276:	46bd      	mov	sp, r7
 8004278:	b002      	add	sp, #8
 800427a:	bd80      	pop	{r7, pc}

0800427c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004284:	46c0      	nop			; (mov r8, r8)
 8004286:	46bd      	mov	sp, r7
 8004288:	b002      	add	sp, #8
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004294:	46c0      	nop			; (mov r8, r8)
 8004296:	46bd      	mov	sp, r7
 8004298:	b002      	add	sp, #8
 800429a:	bd80      	pop	{r7, pc}

0800429c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e046      	b.n	800433c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2288      	movs	r2, #136	; 0x88
 80042b2:	589b      	ldr	r3, [r3, r2]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d107      	bne.n	80042c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2284      	movs	r2, #132	; 0x84
 80042bc:	2100      	movs	r1, #0
 80042be:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	0018      	movs	r0, r3
 80042c4:	f7fd fe8a 	bl	8001fdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2288      	movs	r2, #136	; 0x88
 80042cc:	2124      	movs	r1, #36	; 0x24
 80042ce:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2101      	movs	r1, #1
 80042dc:	438a      	bics	r2, r1
 80042de:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	0018      	movs	r0, r3
 80042e4:	f000 f830 	bl	8004348 <UART_SetConfig>
 80042e8:	0003      	movs	r3, r0
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d101      	bne.n	80042f2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e024      	b.n	800433c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d003      	beq.n	8004302 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	0018      	movs	r0, r3
 80042fe:	f000 fae1 	bl	80048c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	490d      	ldr	r1, [pc, #52]	; (8004344 <HAL_UART_Init+0xa8>)
 800430e:	400a      	ands	r2, r1
 8004310:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689a      	ldr	r2, [r3, #8]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	212a      	movs	r1, #42	; 0x2a
 800431e:	438a      	bics	r2, r1
 8004320:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2101      	movs	r1, #1
 800432e:	430a      	orrs	r2, r1
 8004330:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	0018      	movs	r0, r3
 8004336:	f000 fb79 	bl	8004a2c <UART_CheckIdleState>
 800433a:	0003      	movs	r3, r0
}
 800433c:	0018      	movs	r0, r3
 800433e:	46bd      	mov	sp, r7
 8004340:	b002      	add	sp, #8
 8004342:	bd80      	pop	{r7, pc}
 8004344:	ffffb7ff 	.word	0xffffb7ff

08004348 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004348:	b5b0      	push	{r4, r5, r7, lr}
 800434a:	b090      	sub	sp, #64	; 0x40
 800434c:	af00      	add	r7, sp, #0
 800434e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004350:	231a      	movs	r3, #26
 8004352:	2220      	movs	r2, #32
 8004354:	189b      	adds	r3, r3, r2
 8004356:	19db      	adds	r3, r3, r7
 8004358:	2200      	movs	r2, #0
 800435a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800435c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435e:	689a      	ldr	r2, [r3, #8]
 8004360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	431a      	orrs	r2, r3
 8004366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	431a      	orrs	r2, r3
 800436c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436e:	69db      	ldr	r3, [r3, #28]
 8004370:	4313      	orrs	r3, r2
 8004372:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4aaf      	ldr	r2, [pc, #700]	; (8004638 <UART_SetConfig+0x2f0>)
 800437c:	4013      	ands	r3, r2
 800437e:	0019      	movs	r1, r3
 8004380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004386:	430b      	orrs	r3, r1
 8004388:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800438a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	4aaa      	ldr	r2, [pc, #680]	; (800463c <UART_SetConfig+0x2f4>)
 8004392:	4013      	ands	r3, r2
 8004394:	0018      	movs	r0, r3
 8004396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004398:	68d9      	ldr	r1, [r3, #12]
 800439a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	0003      	movs	r3, r0
 80043a0:	430b      	orrs	r3, r1
 80043a2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4aa4      	ldr	r2, [pc, #656]	; (8004640 <UART_SetConfig+0x2f8>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d004      	beq.n	80043be <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043ba:	4313      	orrs	r3, r2
 80043bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	4a9f      	ldr	r2, [pc, #636]	; (8004644 <UART_SetConfig+0x2fc>)
 80043c6:	4013      	ands	r3, r2
 80043c8:	0019      	movs	r1, r3
 80043ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043d0:	430b      	orrs	r3, r1
 80043d2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80043d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043da:	220f      	movs	r2, #15
 80043dc:	4393      	bics	r3, r2
 80043de:	0018      	movs	r0, r3
 80043e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80043e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	0003      	movs	r3, r0
 80043ea:	430b      	orrs	r3, r1
 80043ec:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a95      	ldr	r2, [pc, #596]	; (8004648 <UART_SetConfig+0x300>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d131      	bne.n	800445c <UART_SetConfig+0x114>
 80043f8:	4b94      	ldr	r3, [pc, #592]	; (800464c <UART_SetConfig+0x304>)
 80043fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fc:	2203      	movs	r2, #3
 80043fe:	4013      	ands	r3, r2
 8004400:	2b03      	cmp	r3, #3
 8004402:	d01d      	beq.n	8004440 <UART_SetConfig+0xf8>
 8004404:	d823      	bhi.n	800444e <UART_SetConfig+0x106>
 8004406:	2b02      	cmp	r3, #2
 8004408:	d00c      	beq.n	8004424 <UART_SetConfig+0xdc>
 800440a:	d820      	bhi.n	800444e <UART_SetConfig+0x106>
 800440c:	2b00      	cmp	r3, #0
 800440e:	d002      	beq.n	8004416 <UART_SetConfig+0xce>
 8004410:	2b01      	cmp	r3, #1
 8004412:	d00e      	beq.n	8004432 <UART_SetConfig+0xea>
 8004414:	e01b      	b.n	800444e <UART_SetConfig+0x106>
 8004416:	231b      	movs	r3, #27
 8004418:	2220      	movs	r2, #32
 800441a:	189b      	adds	r3, r3, r2
 800441c:	19db      	adds	r3, r3, r7
 800441e:	2200      	movs	r2, #0
 8004420:	701a      	strb	r2, [r3, #0]
 8004422:	e0b4      	b.n	800458e <UART_SetConfig+0x246>
 8004424:	231b      	movs	r3, #27
 8004426:	2220      	movs	r2, #32
 8004428:	189b      	adds	r3, r3, r2
 800442a:	19db      	adds	r3, r3, r7
 800442c:	2202      	movs	r2, #2
 800442e:	701a      	strb	r2, [r3, #0]
 8004430:	e0ad      	b.n	800458e <UART_SetConfig+0x246>
 8004432:	231b      	movs	r3, #27
 8004434:	2220      	movs	r2, #32
 8004436:	189b      	adds	r3, r3, r2
 8004438:	19db      	adds	r3, r3, r7
 800443a:	2204      	movs	r2, #4
 800443c:	701a      	strb	r2, [r3, #0]
 800443e:	e0a6      	b.n	800458e <UART_SetConfig+0x246>
 8004440:	231b      	movs	r3, #27
 8004442:	2220      	movs	r2, #32
 8004444:	189b      	adds	r3, r3, r2
 8004446:	19db      	adds	r3, r3, r7
 8004448:	2208      	movs	r2, #8
 800444a:	701a      	strb	r2, [r3, #0]
 800444c:	e09f      	b.n	800458e <UART_SetConfig+0x246>
 800444e:	231b      	movs	r3, #27
 8004450:	2220      	movs	r2, #32
 8004452:	189b      	adds	r3, r3, r2
 8004454:	19db      	adds	r3, r3, r7
 8004456:	2210      	movs	r2, #16
 8004458:	701a      	strb	r2, [r3, #0]
 800445a:	e098      	b.n	800458e <UART_SetConfig+0x246>
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a7b      	ldr	r2, [pc, #492]	; (8004650 <UART_SetConfig+0x308>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d131      	bne.n	80044ca <UART_SetConfig+0x182>
 8004466:	4b79      	ldr	r3, [pc, #484]	; (800464c <UART_SetConfig+0x304>)
 8004468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800446a:	220c      	movs	r2, #12
 800446c:	4013      	ands	r3, r2
 800446e:	2b0c      	cmp	r3, #12
 8004470:	d01d      	beq.n	80044ae <UART_SetConfig+0x166>
 8004472:	d823      	bhi.n	80044bc <UART_SetConfig+0x174>
 8004474:	2b08      	cmp	r3, #8
 8004476:	d00c      	beq.n	8004492 <UART_SetConfig+0x14a>
 8004478:	d820      	bhi.n	80044bc <UART_SetConfig+0x174>
 800447a:	2b00      	cmp	r3, #0
 800447c:	d002      	beq.n	8004484 <UART_SetConfig+0x13c>
 800447e:	2b04      	cmp	r3, #4
 8004480:	d00e      	beq.n	80044a0 <UART_SetConfig+0x158>
 8004482:	e01b      	b.n	80044bc <UART_SetConfig+0x174>
 8004484:	231b      	movs	r3, #27
 8004486:	2220      	movs	r2, #32
 8004488:	189b      	adds	r3, r3, r2
 800448a:	19db      	adds	r3, r3, r7
 800448c:	2200      	movs	r2, #0
 800448e:	701a      	strb	r2, [r3, #0]
 8004490:	e07d      	b.n	800458e <UART_SetConfig+0x246>
 8004492:	231b      	movs	r3, #27
 8004494:	2220      	movs	r2, #32
 8004496:	189b      	adds	r3, r3, r2
 8004498:	19db      	adds	r3, r3, r7
 800449a:	2202      	movs	r2, #2
 800449c:	701a      	strb	r2, [r3, #0]
 800449e:	e076      	b.n	800458e <UART_SetConfig+0x246>
 80044a0:	231b      	movs	r3, #27
 80044a2:	2220      	movs	r2, #32
 80044a4:	189b      	adds	r3, r3, r2
 80044a6:	19db      	adds	r3, r3, r7
 80044a8:	2204      	movs	r2, #4
 80044aa:	701a      	strb	r2, [r3, #0]
 80044ac:	e06f      	b.n	800458e <UART_SetConfig+0x246>
 80044ae:	231b      	movs	r3, #27
 80044b0:	2220      	movs	r2, #32
 80044b2:	189b      	adds	r3, r3, r2
 80044b4:	19db      	adds	r3, r3, r7
 80044b6:	2208      	movs	r2, #8
 80044b8:	701a      	strb	r2, [r3, #0]
 80044ba:	e068      	b.n	800458e <UART_SetConfig+0x246>
 80044bc:	231b      	movs	r3, #27
 80044be:	2220      	movs	r2, #32
 80044c0:	189b      	adds	r3, r3, r2
 80044c2:	19db      	adds	r3, r3, r7
 80044c4:	2210      	movs	r2, #16
 80044c6:	701a      	strb	r2, [r3, #0]
 80044c8:	e061      	b.n	800458e <UART_SetConfig+0x246>
 80044ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a61      	ldr	r2, [pc, #388]	; (8004654 <UART_SetConfig+0x30c>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d106      	bne.n	80044e2 <UART_SetConfig+0x19a>
 80044d4:	231b      	movs	r3, #27
 80044d6:	2220      	movs	r2, #32
 80044d8:	189b      	adds	r3, r3, r2
 80044da:	19db      	adds	r3, r3, r7
 80044dc:	2200      	movs	r2, #0
 80044de:	701a      	strb	r2, [r3, #0]
 80044e0:	e055      	b.n	800458e <UART_SetConfig+0x246>
 80044e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a5c      	ldr	r2, [pc, #368]	; (8004658 <UART_SetConfig+0x310>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d106      	bne.n	80044fa <UART_SetConfig+0x1b2>
 80044ec:	231b      	movs	r3, #27
 80044ee:	2220      	movs	r2, #32
 80044f0:	189b      	adds	r3, r3, r2
 80044f2:	19db      	adds	r3, r3, r7
 80044f4:	2200      	movs	r2, #0
 80044f6:	701a      	strb	r2, [r3, #0]
 80044f8:	e049      	b.n	800458e <UART_SetConfig+0x246>
 80044fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a50      	ldr	r2, [pc, #320]	; (8004640 <UART_SetConfig+0x2f8>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d13e      	bne.n	8004582 <UART_SetConfig+0x23a>
 8004504:	4b51      	ldr	r3, [pc, #324]	; (800464c <UART_SetConfig+0x304>)
 8004506:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004508:	23c0      	movs	r3, #192	; 0xc0
 800450a:	011b      	lsls	r3, r3, #4
 800450c:	4013      	ands	r3, r2
 800450e:	22c0      	movs	r2, #192	; 0xc0
 8004510:	0112      	lsls	r2, r2, #4
 8004512:	4293      	cmp	r3, r2
 8004514:	d027      	beq.n	8004566 <UART_SetConfig+0x21e>
 8004516:	22c0      	movs	r2, #192	; 0xc0
 8004518:	0112      	lsls	r2, r2, #4
 800451a:	4293      	cmp	r3, r2
 800451c:	d82a      	bhi.n	8004574 <UART_SetConfig+0x22c>
 800451e:	2280      	movs	r2, #128	; 0x80
 8004520:	0112      	lsls	r2, r2, #4
 8004522:	4293      	cmp	r3, r2
 8004524:	d011      	beq.n	800454a <UART_SetConfig+0x202>
 8004526:	2280      	movs	r2, #128	; 0x80
 8004528:	0112      	lsls	r2, r2, #4
 800452a:	4293      	cmp	r3, r2
 800452c:	d822      	bhi.n	8004574 <UART_SetConfig+0x22c>
 800452e:	2b00      	cmp	r3, #0
 8004530:	d004      	beq.n	800453c <UART_SetConfig+0x1f4>
 8004532:	2280      	movs	r2, #128	; 0x80
 8004534:	00d2      	lsls	r2, r2, #3
 8004536:	4293      	cmp	r3, r2
 8004538:	d00e      	beq.n	8004558 <UART_SetConfig+0x210>
 800453a:	e01b      	b.n	8004574 <UART_SetConfig+0x22c>
 800453c:	231b      	movs	r3, #27
 800453e:	2220      	movs	r2, #32
 8004540:	189b      	adds	r3, r3, r2
 8004542:	19db      	adds	r3, r3, r7
 8004544:	2200      	movs	r2, #0
 8004546:	701a      	strb	r2, [r3, #0]
 8004548:	e021      	b.n	800458e <UART_SetConfig+0x246>
 800454a:	231b      	movs	r3, #27
 800454c:	2220      	movs	r2, #32
 800454e:	189b      	adds	r3, r3, r2
 8004550:	19db      	adds	r3, r3, r7
 8004552:	2202      	movs	r2, #2
 8004554:	701a      	strb	r2, [r3, #0]
 8004556:	e01a      	b.n	800458e <UART_SetConfig+0x246>
 8004558:	231b      	movs	r3, #27
 800455a:	2220      	movs	r2, #32
 800455c:	189b      	adds	r3, r3, r2
 800455e:	19db      	adds	r3, r3, r7
 8004560:	2204      	movs	r2, #4
 8004562:	701a      	strb	r2, [r3, #0]
 8004564:	e013      	b.n	800458e <UART_SetConfig+0x246>
 8004566:	231b      	movs	r3, #27
 8004568:	2220      	movs	r2, #32
 800456a:	189b      	adds	r3, r3, r2
 800456c:	19db      	adds	r3, r3, r7
 800456e:	2208      	movs	r2, #8
 8004570:	701a      	strb	r2, [r3, #0]
 8004572:	e00c      	b.n	800458e <UART_SetConfig+0x246>
 8004574:	231b      	movs	r3, #27
 8004576:	2220      	movs	r2, #32
 8004578:	189b      	adds	r3, r3, r2
 800457a:	19db      	adds	r3, r3, r7
 800457c:	2210      	movs	r2, #16
 800457e:	701a      	strb	r2, [r3, #0]
 8004580:	e005      	b.n	800458e <UART_SetConfig+0x246>
 8004582:	231b      	movs	r3, #27
 8004584:	2220      	movs	r2, #32
 8004586:	189b      	adds	r3, r3, r2
 8004588:	19db      	adds	r3, r3, r7
 800458a:	2210      	movs	r2, #16
 800458c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800458e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a2b      	ldr	r2, [pc, #172]	; (8004640 <UART_SetConfig+0x2f8>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d000      	beq.n	800459a <UART_SetConfig+0x252>
 8004598:	e0a9      	b.n	80046ee <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800459a:	231b      	movs	r3, #27
 800459c:	2220      	movs	r2, #32
 800459e:	189b      	adds	r3, r3, r2
 80045a0:	19db      	adds	r3, r3, r7
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	2b08      	cmp	r3, #8
 80045a6:	d015      	beq.n	80045d4 <UART_SetConfig+0x28c>
 80045a8:	dc18      	bgt.n	80045dc <UART_SetConfig+0x294>
 80045aa:	2b04      	cmp	r3, #4
 80045ac:	d00d      	beq.n	80045ca <UART_SetConfig+0x282>
 80045ae:	dc15      	bgt.n	80045dc <UART_SetConfig+0x294>
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d002      	beq.n	80045ba <UART_SetConfig+0x272>
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d005      	beq.n	80045c4 <UART_SetConfig+0x27c>
 80045b8:	e010      	b.n	80045dc <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045ba:	f7fe fe7d 	bl	80032b8 <HAL_RCC_GetPCLK1Freq>
 80045be:	0003      	movs	r3, r0
 80045c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045c2:	e014      	b.n	80045ee <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045c4:	4b25      	ldr	r3, [pc, #148]	; (800465c <UART_SetConfig+0x314>)
 80045c6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045c8:	e011      	b.n	80045ee <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045ca:	f7fe fde9 	bl	80031a0 <HAL_RCC_GetSysClockFreq>
 80045ce:	0003      	movs	r3, r0
 80045d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045d2:	e00c      	b.n	80045ee <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045d4:	2380      	movs	r3, #128	; 0x80
 80045d6:	021b      	lsls	r3, r3, #8
 80045d8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045da:	e008      	b.n	80045ee <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80045dc:	2300      	movs	r3, #0
 80045de:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80045e0:	231a      	movs	r3, #26
 80045e2:	2220      	movs	r2, #32
 80045e4:	189b      	adds	r3, r3, r2
 80045e6:	19db      	adds	r3, r3, r7
 80045e8:	2201      	movs	r2, #1
 80045ea:	701a      	strb	r2, [r3, #0]
        break;
 80045ec:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80045ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d100      	bne.n	80045f6 <UART_SetConfig+0x2ae>
 80045f4:	e14b      	b.n	800488e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80045f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045fa:	4b19      	ldr	r3, [pc, #100]	; (8004660 <UART_SetConfig+0x318>)
 80045fc:	0052      	lsls	r2, r2, #1
 80045fe:	5ad3      	ldrh	r3, [r2, r3]
 8004600:	0019      	movs	r1, r3
 8004602:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004604:	f7fb fd88 	bl	8000118 <__udivsi3>
 8004608:	0003      	movs	r3, r0
 800460a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800460c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460e:	685a      	ldr	r2, [r3, #4]
 8004610:	0013      	movs	r3, r2
 8004612:	005b      	lsls	r3, r3, #1
 8004614:	189b      	adds	r3, r3, r2
 8004616:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004618:	429a      	cmp	r2, r3
 800461a:	d305      	bcc.n	8004628 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800461c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004622:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004624:	429a      	cmp	r2, r3
 8004626:	d91d      	bls.n	8004664 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8004628:	231a      	movs	r3, #26
 800462a:	2220      	movs	r2, #32
 800462c:	189b      	adds	r3, r3, r2
 800462e:	19db      	adds	r3, r3, r7
 8004630:	2201      	movs	r2, #1
 8004632:	701a      	strb	r2, [r3, #0]
 8004634:	e12b      	b.n	800488e <UART_SetConfig+0x546>
 8004636:	46c0      	nop			; (mov r8, r8)
 8004638:	cfff69f3 	.word	0xcfff69f3
 800463c:	ffffcfff 	.word	0xffffcfff
 8004640:	40008000 	.word	0x40008000
 8004644:	11fff4ff 	.word	0x11fff4ff
 8004648:	40013800 	.word	0x40013800
 800464c:	40021000 	.word	0x40021000
 8004650:	40004400 	.word	0x40004400
 8004654:	40004800 	.word	0x40004800
 8004658:	40004c00 	.word	0x40004c00
 800465c:	00f42400 	.word	0x00f42400
 8004660:	080060f4 	.word	0x080060f4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004666:	61bb      	str	r3, [r7, #24]
 8004668:	2300      	movs	r3, #0
 800466a:	61fb      	str	r3, [r7, #28]
 800466c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004670:	4b92      	ldr	r3, [pc, #584]	; (80048bc <UART_SetConfig+0x574>)
 8004672:	0052      	lsls	r2, r2, #1
 8004674:	5ad3      	ldrh	r3, [r2, r3]
 8004676:	613b      	str	r3, [r7, #16]
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	69b8      	ldr	r0, [r7, #24]
 8004682:	69f9      	ldr	r1, [r7, #28]
 8004684:	f7fb febe 	bl	8000404 <__aeabi_uldivmod>
 8004688:	0002      	movs	r2, r0
 800468a:	000b      	movs	r3, r1
 800468c:	0e11      	lsrs	r1, r2, #24
 800468e:	021d      	lsls	r5, r3, #8
 8004690:	430d      	orrs	r5, r1
 8004692:	0214      	lsls	r4, r2, #8
 8004694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	085b      	lsrs	r3, r3, #1
 800469a:	60bb      	str	r3, [r7, #8]
 800469c:	2300      	movs	r3, #0
 800469e:	60fb      	str	r3, [r7, #12]
 80046a0:	68b8      	ldr	r0, [r7, #8]
 80046a2:	68f9      	ldr	r1, [r7, #12]
 80046a4:	1900      	adds	r0, r0, r4
 80046a6:	4169      	adcs	r1, r5
 80046a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	603b      	str	r3, [r7, #0]
 80046ae:	2300      	movs	r3, #0
 80046b0:	607b      	str	r3, [r7, #4]
 80046b2:	683a      	ldr	r2, [r7, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f7fb fea5 	bl	8000404 <__aeabi_uldivmod>
 80046ba:	0002      	movs	r2, r0
 80046bc:	000b      	movs	r3, r1
 80046be:	0013      	movs	r3, r2
 80046c0:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80046c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046c4:	23c0      	movs	r3, #192	; 0xc0
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d309      	bcc.n	80046e0 <UART_SetConfig+0x398>
 80046cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ce:	2380      	movs	r3, #128	; 0x80
 80046d0:	035b      	lsls	r3, r3, #13
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d204      	bcs.n	80046e0 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80046d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046dc:	60da      	str	r2, [r3, #12]
 80046de:	e0d6      	b.n	800488e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80046e0:	231a      	movs	r3, #26
 80046e2:	2220      	movs	r2, #32
 80046e4:	189b      	adds	r3, r3, r2
 80046e6:	19db      	adds	r3, r3, r7
 80046e8:	2201      	movs	r2, #1
 80046ea:	701a      	strb	r2, [r3, #0]
 80046ec:	e0cf      	b.n	800488e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f0:	69da      	ldr	r2, [r3, #28]
 80046f2:	2380      	movs	r3, #128	; 0x80
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d000      	beq.n	80046fc <UART_SetConfig+0x3b4>
 80046fa:	e070      	b.n	80047de <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80046fc:	231b      	movs	r3, #27
 80046fe:	2220      	movs	r2, #32
 8004700:	189b      	adds	r3, r3, r2
 8004702:	19db      	adds	r3, r3, r7
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	2b08      	cmp	r3, #8
 8004708:	d015      	beq.n	8004736 <UART_SetConfig+0x3ee>
 800470a:	dc18      	bgt.n	800473e <UART_SetConfig+0x3f6>
 800470c:	2b04      	cmp	r3, #4
 800470e:	d00d      	beq.n	800472c <UART_SetConfig+0x3e4>
 8004710:	dc15      	bgt.n	800473e <UART_SetConfig+0x3f6>
 8004712:	2b00      	cmp	r3, #0
 8004714:	d002      	beq.n	800471c <UART_SetConfig+0x3d4>
 8004716:	2b02      	cmp	r3, #2
 8004718:	d005      	beq.n	8004726 <UART_SetConfig+0x3de>
 800471a:	e010      	b.n	800473e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800471c:	f7fe fdcc 	bl	80032b8 <HAL_RCC_GetPCLK1Freq>
 8004720:	0003      	movs	r3, r0
 8004722:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004724:	e014      	b.n	8004750 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004726:	4b66      	ldr	r3, [pc, #408]	; (80048c0 <UART_SetConfig+0x578>)
 8004728:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800472a:	e011      	b.n	8004750 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800472c:	f7fe fd38 	bl	80031a0 <HAL_RCC_GetSysClockFreq>
 8004730:	0003      	movs	r3, r0
 8004732:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004734:	e00c      	b.n	8004750 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004736:	2380      	movs	r3, #128	; 0x80
 8004738:	021b      	lsls	r3, r3, #8
 800473a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800473c:	e008      	b.n	8004750 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800473e:	2300      	movs	r3, #0
 8004740:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004742:	231a      	movs	r3, #26
 8004744:	2220      	movs	r2, #32
 8004746:	189b      	adds	r3, r3, r2
 8004748:	19db      	adds	r3, r3, r7
 800474a:	2201      	movs	r2, #1
 800474c:	701a      	strb	r2, [r3, #0]
        break;
 800474e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004752:	2b00      	cmp	r3, #0
 8004754:	d100      	bne.n	8004758 <UART_SetConfig+0x410>
 8004756:	e09a      	b.n	800488e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800475c:	4b57      	ldr	r3, [pc, #348]	; (80048bc <UART_SetConfig+0x574>)
 800475e:	0052      	lsls	r2, r2, #1
 8004760:	5ad3      	ldrh	r3, [r2, r3]
 8004762:	0019      	movs	r1, r3
 8004764:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004766:	f7fb fcd7 	bl	8000118 <__udivsi3>
 800476a:	0003      	movs	r3, r0
 800476c:	005a      	lsls	r2, r3, #1
 800476e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	085b      	lsrs	r3, r3, #1
 8004774:	18d2      	adds	r2, r2, r3
 8004776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	0019      	movs	r1, r3
 800477c:	0010      	movs	r0, r2
 800477e:	f7fb fccb 	bl	8000118 <__udivsi3>
 8004782:	0003      	movs	r3, r0
 8004784:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004788:	2b0f      	cmp	r3, #15
 800478a:	d921      	bls.n	80047d0 <UART_SetConfig+0x488>
 800478c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800478e:	2380      	movs	r3, #128	; 0x80
 8004790:	025b      	lsls	r3, r3, #9
 8004792:	429a      	cmp	r2, r3
 8004794:	d21c      	bcs.n	80047d0 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004798:	b29a      	uxth	r2, r3
 800479a:	200e      	movs	r0, #14
 800479c:	2420      	movs	r4, #32
 800479e:	1903      	adds	r3, r0, r4
 80047a0:	19db      	adds	r3, r3, r7
 80047a2:	210f      	movs	r1, #15
 80047a4:	438a      	bics	r2, r1
 80047a6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047aa:	085b      	lsrs	r3, r3, #1
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	2207      	movs	r2, #7
 80047b0:	4013      	ands	r3, r2
 80047b2:	b299      	uxth	r1, r3
 80047b4:	1903      	adds	r3, r0, r4
 80047b6:	19db      	adds	r3, r3, r7
 80047b8:	1902      	adds	r2, r0, r4
 80047ba:	19d2      	adds	r2, r2, r7
 80047bc:	8812      	ldrh	r2, [r2, #0]
 80047be:	430a      	orrs	r2, r1
 80047c0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80047c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	1902      	adds	r2, r0, r4
 80047c8:	19d2      	adds	r2, r2, r7
 80047ca:	8812      	ldrh	r2, [r2, #0]
 80047cc:	60da      	str	r2, [r3, #12]
 80047ce:	e05e      	b.n	800488e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80047d0:	231a      	movs	r3, #26
 80047d2:	2220      	movs	r2, #32
 80047d4:	189b      	adds	r3, r3, r2
 80047d6:	19db      	adds	r3, r3, r7
 80047d8:	2201      	movs	r2, #1
 80047da:	701a      	strb	r2, [r3, #0]
 80047dc:	e057      	b.n	800488e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047de:	231b      	movs	r3, #27
 80047e0:	2220      	movs	r2, #32
 80047e2:	189b      	adds	r3, r3, r2
 80047e4:	19db      	adds	r3, r3, r7
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	2b08      	cmp	r3, #8
 80047ea:	d015      	beq.n	8004818 <UART_SetConfig+0x4d0>
 80047ec:	dc18      	bgt.n	8004820 <UART_SetConfig+0x4d8>
 80047ee:	2b04      	cmp	r3, #4
 80047f0:	d00d      	beq.n	800480e <UART_SetConfig+0x4c6>
 80047f2:	dc15      	bgt.n	8004820 <UART_SetConfig+0x4d8>
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d002      	beq.n	80047fe <UART_SetConfig+0x4b6>
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d005      	beq.n	8004808 <UART_SetConfig+0x4c0>
 80047fc:	e010      	b.n	8004820 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047fe:	f7fe fd5b 	bl	80032b8 <HAL_RCC_GetPCLK1Freq>
 8004802:	0003      	movs	r3, r0
 8004804:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004806:	e014      	b.n	8004832 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004808:	4b2d      	ldr	r3, [pc, #180]	; (80048c0 <UART_SetConfig+0x578>)
 800480a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800480c:	e011      	b.n	8004832 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800480e:	f7fe fcc7 	bl	80031a0 <HAL_RCC_GetSysClockFreq>
 8004812:	0003      	movs	r3, r0
 8004814:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004816:	e00c      	b.n	8004832 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004818:	2380      	movs	r3, #128	; 0x80
 800481a:	021b      	lsls	r3, r3, #8
 800481c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800481e:	e008      	b.n	8004832 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8004820:	2300      	movs	r3, #0
 8004822:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004824:	231a      	movs	r3, #26
 8004826:	2220      	movs	r2, #32
 8004828:	189b      	adds	r3, r3, r2
 800482a:	19db      	adds	r3, r3, r7
 800482c:	2201      	movs	r2, #1
 800482e:	701a      	strb	r2, [r3, #0]
        break;
 8004830:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004834:	2b00      	cmp	r3, #0
 8004836:	d02a      	beq.n	800488e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800483c:	4b1f      	ldr	r3, [pc, #124]	; (80048bc <UART_SetConfig+0x574>)
 800483e:	0052      	lsls	r2, r2, #1
 8004840:	5ad3      	ldrh	r3, [r2, r3]
 8004842:	0019      	movs	r1, r3
 8004844:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004846:	f7fb fc67 	bl	8000118 <__udivsi3>
 800484a:	0003      	movs	r3, r0
 800484c:	001a      	movs	r2, r3
 800484e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	085b      	lsrs	r3, r3, #1
 8004854:	18d2      	adds	r2, r2, r3
 8004856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	0019      	movs	r1, r3
 800485c:	0010      	movs	r0, r2
 800485e:	f7fb fc5b 	bl	8000118 <__udivsi3>
 8004862:	0003      	movs	r3, r0
 8004864:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004868:	2b0f      	cmp	r3, #15
 800486a:	d90a      	bls.n	8004882 <UART_SetConfig+0x53a>
 800486c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800486e:	2380      	movs	r3, #128	; 0x80
 8004870:	025b      	lsls	r3, r3, #9
 8004872:	429a      	cmp	r2, r3
 8004874:	d205      	bcs.n	8004882 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004878:	b29a      	uxth	r2, r3
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	60da      	str	r2, [r3, #12]
 8004880:	e005      	b.n	800488e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004882:	231a      	movs	r3, #26
 8004884:	2220      	movs	r2, #32
 8004886:	189b      	adds	r3, r3, r2
 8004888:	19db      	adds	r3, r3, r7
 800488a:	2201      	movs	r2, #1
 800488c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800488e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004890:	226a      	movs	r2, #106	; 0x6a
 8004892:	2101      	movs	r1, #1
 8004894:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004898:	2268      	movs	r2, #104	; 0x68
 800489a:	2101      	movs	r1, #1
 800489c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800489e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a0:	2200      	movs	r2, #0
 80048a2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80048a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a6:	2200      	movs	r2, #0
 80048a8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80048aa:	231a      	movs	r3, #26
 80048ac:	2220      	movs	r2, #32
 80048ae:	189b      	adds	r3, r3, r2
 80048b0:	19db      	adds	r3, r3, r7
 80048b2:	781b      	ldrb	r3, [r3, #0]
}
 80048b4:	0018      	movs	r0, r3
 80048b6:	46bd      	mov	sp, r7
 80048b8:	b010      	add	sp, #64	; 0x40
 80048ba:	bdb0      	pop	{r4, r5, r7, pc}
 80048bc:	080060f4 	.word	0x080060f4
 80048c0:	00f42400 	.word	0x00f42400

080048c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d0:	2201      	movs	r2, #1
 80048d2:	4013      	ands	r3, r2
 80048d4:	d00b      	beq.n	80048ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	4a4a      	ldr	r2, [pc, #296]	; (8004a08 <UART_AdvFeatureConfig+0x144>)
 80048de:	4013      	ands	r3, r2
 80048e0:	0019      	movs	r1, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f2:	2202      	movs	r2, #2
 80048f4:	4013      	ands	r3, r2
 80048f6:	d00b      	beq.n	8004910 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	4a43      	ldr	r2, [pc, #268]	; (8004a0c <UART_AdvFeatureConfig+0x148>)
 8004900:	4013      	ands	r3, r2
 8004902:	0019      	movs	r1, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	430a      	orrs	r2, r1
 800490e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004914:	2204      	movs	r2, #4
 8004916:	4013      	ands	r3, r2
 8004918:	d00b      	beq.n	8004932 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	4a3b      	ldr	r2, [pc, #236]	; (8004a10 <UART_AdvFeatureConfig+0x14c>)
 8004922:	4013      	ands	r3, r2
 8004924:	0019      	movs	r1, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	430a      	orrs	r2, r1
 8004930:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004936:	2208      	movs	r2, #8
 8004938:	4013      	ands	r3, r2
 800493a:	d00b      	beq.n	8004954 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	4a34      	ldr	r2, [pc, #208]	; (8004a14 <UART_AdvFeatureConfig+0x150>)
 8004944:	4013      	ands	r3, r2
 8004946:	0019      	movs	r1, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	430a      	orrs	r2, r1
 8004952:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004958:	2210      	movs	r2, #16
 800495a:	4013      	ands	r3, r2
 800495c:	d00b      	beq.n	8004976 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	4a2c      	ldr	r2, [pc, #176]	; (8004a18 <UART_AdvFeatureConfig+0x154>)
 8004966:	4013      	ands	r3, r2
 8004968:	0019      	movs	r1, r3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	430a      	orrs	r2, r1
 8004974:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800497a:	2220      	movs	r2, #32
 800497c:	4013      	ands	r3, r2
 800497e:	d00b      	beq.n	8004998 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	4a25      	ldr	r2, [pc, #148]	; (8004a1c <UART_AdvFeatureConfig+0x158>)
 8004988:	4013      	ands	r3, r2
 800498a:	0019      	movs	r1, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	430a      	orrs	r2, r1
 8004996:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800499c:	2240      	movs	r2, #64	; 0x40
 800499e:	4013      	ands	r3, r2
 80049a0:	d01d      	beq.n	80049de <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	4a1d      	ldr	r2, [pc, #116]	; (8004a20 <UART_AdvFeatureConfig+0x15c>)
 80049aa:	4013      	ands	r3, r2
 80049ac:	0019      	movs	r1, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049be:	2380      	movs	r3, #128	; 0x80
 80049c0:	035b      	lsls	r3, r3, #13
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d10b      	bne.n	80049de <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	4a15      	ldr	r2, [pc, #84]	; (8004a24 <UART_AdvFeatureConfig+0x160>)
 80049ce:	4013      	ands	r3, r2
 80049d0:	0019      	movs	r1, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	430a      	orrs	r2, r1
 80049dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e2:	2280      	movs	r2, #128	; 0x80
 80049e4:	4013      	ands	r3, r2
 80049e6:	d00b      	beq.n	8004a00 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	4a0e      	ldr	r2, [pc, #56]	; (8004a28 <UART_AdvFeatureConfig+0x164>)
 80049f0:	4013      	ands	r3, r2
 80049f2:	0019      	movs	r1, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	605a      	str	r2, [r3, #4]
  }
}
 8004a00:	46c0      	nop			; (mov r8, r8)
 8004a02:	46bd      	mov	sp, r7
 8004a04:	b002      	add	sp, #8
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	fffdffff 	.word	0xfffdffff
 8004a0c:	fffeffff 	.word	0xfffeffff
 8004a10:	fffbffff 	.word	0xfffbffff
 8004a14:	ffff7fff 	.word	0xffff7fff
 8004a18:	ffffefff 	.word	0xffffefff
 8004a1c:	ffffdfff 	.word	0xffffdfff
 8004a20:	ffefffff 	.word	0xffefffff
 8004a24:	ff9fffff 	.word	0xff9fffff
 8004a28:	fff7ffff 	.word	0xfff7ffff

08004a2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af02      	add	r7, sp, #8
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2290      	movs	r2, #144	; 0x90
 8004a38:	2100      	movs	r1, #0
 8004a3a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a3c:	f7fd fcbc 	bl	80023b8 <HAL_GetTick>
 8004a40:	0003      	movs	r3, r0
 8004a42:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2208      	movs	r2, #8
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	2b08      	cmp	r3, #8
 8004a50:	d10c      	bne.n	8004a6c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2280      	movs	r2, #128	; 0x80
 8004a56:	0391      	lsls	r1, r2, #14
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	4a1a      	ldr	r2, [pc, #104]	; (8004ac4 <UART_CheckIdleState+0x98>)
 8004a5c:	9200      	str	r2, [sp, #0]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f000 f832 	bl	8004ac8 <UART_WaitOnFlagUntilTimeout>
 8004a64:	1e03      	subs	r3, r0, #0
 8004a66:	d001      	beq.n	8004a6c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e026      	b.n	8004aba <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2204      	movs	r2, #4
 8004a74:	4013      	ands	r3, r2
 8004a76:	2b04      	cmp	r3, #4
 8004a78:	d10c      	bne.n	8004a94 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2280      	movs	r2, #128	; 0x80
 8004a7e:	03d1      	lsls	r1, r2, #15
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	4a10      	ldr	r2, [pc, #64]	; (8004ac4 <UART_CheckIdleState+0x98>)
 8004a84:	9200      	str	r2, [sp, #0]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f000 f81e 	bl	8004ac8 <UART_WaitOnFlagUntilTimeout>
 8004a8c:	1e03      	subs	r3, r0, #0
 8004a8e:	d001      	beq.n	8004a94 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e012      	b.n	8004aba <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2288      	movs	r2, #136	; 0x88
 8004a98:	2120      	movs	r1, #32
 8004a9a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	228c      	movs	r2, #140	; 0x8c
 8004aa0:	2120      	movs	r1, #32
 8004aa2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2284      	movs	r2, #132	; 0x84
 8004ab4:	2100      	movs	r1, #0
 8004ab6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	0018      	movs	r0, r3
 8004abc:	46bd      	mov	sp, r7
 8004abe:	b004      	add	sp, #16
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	46c0      	nop			; (mov r8, r8)
 8004ac4:	01ffffff 	.word	0x01ffffff

08004ac8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b094      	sub	sp, #80	; 0x50
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	603b      	str	r3, [r7, #0]
 8004ad4:	1dfb      	adds	r3, r7, #7
 8004ad6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ad8:	e0a7      	b.n	8004c2a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ada:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004adc:	3301      	adds	r3, #1
 8004ade:	d100      	bne.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004ae0:	e0a3      	b.n	8004c2a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ae2:	f7fd fc69 	bl	80023b8 <HAL_GetTick>
 8004ae6:	0002      	movs	r2, r0
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d302      	bcc.n	8004af8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004af2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d13f      	bne.n	8004b78 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004af8:	f3ef 8310 	mrs	r3, PRIMASK
 8004afc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004b00:	647b      	str	r3, [r7, #68]	; 0x44
 8004b02:	2301      	movs	r3, #1
 8004b04:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b08:	f383 8810 	msr	PRIMASK, r3
}
 8004b0c:	46c0      	nop			; (mov r8, r8)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	494e      	ldr	r1, [pc, #312]	; (8004c54 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004b1a:	400a      	ands	r2, r1
 8004b1c:	601a      	str	r2, [r3, #0]
 8004b1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b20:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b24:	f383 8810 	msr	PRIMASK, r3
}
 8004b28:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b2a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b2e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b32:	643b      	str	r3, [r7, #64]	; 0x40
 8004b34:	2301      	movs	r3, #1
 8004b36:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b3a:	f383 8810 	msr	PRIMASK, r3
}
 8004b3e:	46c0      	nop			; (mov r8, r8)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	689a      	ldr	r2, [r3, #8]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2101      	movs	r1, #1
 8004b4c:	438a      	bics	r2, r1
 8004b4e:	609a      	str	r2, [r3, #8]
 8004b50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b52:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b56:	f383 8810 	msr	PRIMASK, r3
}
 8004b5a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2288      	movs	r2, #136	; 0x88
 8004b60:	2120      	movs	r1, #32
 8004b62:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	228c      	movs	r2, #140	; 0x8c
 8004b68:	2120      	movs	r1, #32
 8004b6a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2284      	movs	r2, #132	; 0x84
 8004b70:	2100      	movs	r1, #0
 8004b72:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e069      	b.n	8004c4c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2204      	movs	r2, #4
 8004b80:	4013      	ands	r3, r2
 8004b82:	d052      	beq.n	8004c2a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	69da      	ldr	r2, [r3, #28]
 8004b8a:	2380      	movs	r3, #128	; 0x80
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	401a      	ands	r2, r3
 8004b90:	2380      	movs	r3, #128	; 0x80
 8004b92:	011b      	lsls	r3, r3, #4
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d148      	bne.n	8004c2a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2280      	movs	r2, #128	; 0x80
 8004b9e:	0112      	lsls	r2, r2, #4
 8004ba0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba6:	613b      	str	r3, [r7, #16]
  return(result);
 8004ba8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004baa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bac:	2301      	movs	r3, #1
 8004bae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	f383 8810 	msr	PRIMASK, r3
}
 8004bb6:	46c0      	nop			; (mov r8, r8)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4924      	ldr	r1, [pc, #144]	; (8004c54 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004bc4:	400a      	ands	r2, r1
 8004bc6:	601a      	str	r2, [r3, #0]
 8004bc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bca:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	f383 8810 	msr	PRIMASK, r3
}
 8004bd2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bd4:	f3ef 8310 	mrs	r3, PRIMASK
 8004bd8:	61fb      	str	r3, [r7, #28]
  return(result);
 8004bda:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bdc:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bde:	2301      	movs	r3, #1
 8004be0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004be2:	6a3b      	ldr	r3, [r7, #32]
 8004be4:	f383 8810 	msr	PRIMASK, r3
}
 8004be8:	46c0      	nop			; (mov r8, r8)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	438a      	bics	r2, r1
 8004bf8:	609a      	str	r2, [r3, #8]
 8004bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bfc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	f383 8810 	msr	PRIMASK, r3
}
 8004c04:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2288      	movs	r2, #136	; 0x88
 8004c0a:	2120      	movs	r1, #32
 8004c0c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	228c      	movs	r2, #140	; 0x8c
 8004c12:	2120      	movs	r1, #32
 8004c14:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2290      	movs	r2, #144	; 0x90
 8004c1a:	2120      	movs	r1, #32
 8004c1c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2284      	movs	r2, #132	; 0x84
 8004c22:	2100      	movs	r1, #0
 8004c24:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e010      	b.n	8004c4c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	69db      	ldr	r3, [r3, #28]
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	4013      	ands	r3, r2
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	425a      	negs	r2, r3
 8004c3a:	4153      	adcs	r3, r2
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	001a      	movs	r2, r3
 8004c40:	1dfb      	adds	r3, r7, #7
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d100      	bne.n	8004c4a <UART_WaitOnFlagUntilTimeout+0x182>
 8004c48:	e747      	b.n	8004ada <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	b014      	add	sp, #80	; 0x50
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	fffffe5f 	.word	0xfffffe5f

08004c58 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2284      	movs	r2, #132	; 0x84
 8004c64:	5c9b      	ldrb	r3, [r3, r2]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d101      	bne.n	8004c6e <HAL_UARTEx_DisableFifoMode+0x16>
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	e027      	b.n	8004cbe <HAL_UARTEx_DisableFifoMode+0x66>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2284      	movs	r2, #132	; 0x84
 8004c72:	2101      	movs	r1, #1
 8004c74:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2288      	movs	r2, #136	; 0x88
 8004c7a:	2124      	movs	r1, #36	; 0x24
 8004c7c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2101      	movs	r1, #1
 8004c92:	438a      	bics	r2, r1
 8004c94:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	4a0b      	ldr	r2, [pc, #44]	; (8004cc8 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2288      	movs	r2, #136	; 0x88
 8004cb0:	2120      	movs	r1, #32
 8004cb2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2284      	movs	r2, #132	; 0x84
 8004cb8:	2100      	movs	r1, #0
 8004cba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	0018      	movs	r0, r3
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	b004      	add	sp, #16
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	46c0      	nop			; (mov r8, r8)
 8004cc8:	dfffffff 	.word	0xdfffffff

08004ccc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2284      	movs	r2, #132	; 0x84
 8004cda:	5c9b      	ldrb	r3, [r3, r2]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d101      	bne.n	8004ce4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	e02e      	b.n	8004d42 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2284      	movs	r2, #132	; 0x84
 8004ce8:	2101      	movs	r1, #1
 8004cea:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2288      	movs	r2, #136	; 0x88
 8004cf0:	2124      	movs	r1, #36	; 0x24
 8004cf2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2101      	movs	r1, #1
 8004d08:	438a      	bics	r2, r1
 8004d0a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	00db      	lsls	r3, r3, #3
 8004d14:	08d9      	lsrs	r1, r3, #3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	683a      	ldr	r2, [r7, #0]
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	0018      	movs	r0, r3
 8004d24:	f000 f854 	bl	8004dd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2288      	movs	r2, #136	; 0x88
 8004d34:	2120      	movs	r1, #32
 8004d36:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2284      	movs	r2, #132	; 0x84
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	0018      	movs	r0, r3
 8004d44:	46bd      	mov	sp, r7
 8004d46:	b004      	add	sp, #16
 8004d48:	bd80      	pop	{r7, pc}
	...

08004d4c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2284      	movs	r2, #132	; 0x84
 8004d5a:	5c9b      	ldrb	r3, [r3, r2]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d101      	bne.n	8004d64 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004d60:	2302      	movs	r3, #2
 8004d62:	e02f      	b.n	8004dc4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2284      	movs	r2, #132	; 0x84
 8004d68:	2101      	movs	r1, #1
 8004d6a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2288      	movs	r2, #136	; 0x88
 8004d70:	2124      	movs	r1, #36	; 0x24
 8004d72:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2101      	movs	r1, #1
 8004d88:	438a      	bics	r2, r1
 8004d8a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	4a0e      	ldr	r2, [pc, #56]	; (8004dcc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004d94:	4013      	ands	r3, r2
 8004d96:	0019      	movs	r1, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	0018      	movs	r0, r3
 8004da6:	f000 f813 	bl	8004dd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2288      	movs	r2, #136	; 0x88
 8004db6:	2120      	movs	r1, #32
 8004db8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2284      	movs	r2, #132	; 0x84
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	0018      	movs	r0, r3
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	b004      	add	sp, #16
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	f1ffffff 	.word	0xf1ffffff

08004dd0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d108      	bne.n	8004df2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	226a      	movs	r2, #106	; 0x6a
 8004de4:	2101      	movs	r1, #1
 8004de6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2268      	movs	r2, #104	; 0x68
 8004dec:	2101      	movs	r1, #1
 8004dee:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004df0:	e043      	b.n	8004e7a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004df2:	260f      	movs	r6, #15
 8004df4:	19bb      	adds	r3, r7, r6
 8004df6:	2208      	movs	r2, #8
 8004df8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004dfa:	200e      	movs	r0, #14
 8004dfc:	183b      	adds	r3, r7, r0
 8004dfe:	2208      	movs	r2, #8
 8004e00:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	0e5b      	lsrs	r3, r3, #25
 8004e0a:	b2da      	uxtb	r2, r3
 8004e0c:	240d      	movs	r4, #13
 8004e0e:	193b      	adds	r3, r7, r4
 8004e10:	2107      	movs	r1, #7
 8004e12:	400a      	ands	r2, r1
 8004e14:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	0f5b      	lsrs	r3, r3, #29
 8004e1e:	b2da      	uxtb	r2, r3
 8004e20:	250c      	movs	r5, #12
 8004e22:	197b      	adds	r3, r7, r5
 8004e24:	2107      	movs	r1, #7
 8004e26:	400a      	ands	r2, r1
 8004e28:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e2a:	183b      	adds	r3, r7, r0
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	197a      	adds	r2, r7, r5
 8004e30:	7812      	ldrb	r2, [r2, #0]
 8004e32:	4914      	ldr	r1, [pc, #80]	; (8004e84 <UARTEx_SetNbDataToProcess+0xb4>)
 8004e34:	5c8a      	ldrb	r2, [r1, r2]
 8004e36:	435a      	muls	r2, r3
 8004e38:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004e3a:	197b      	adds	r3, r7, r5
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	4a12      	ldr	r2, [pc, #72]	; (8004e88 <UARTEx_SetNbDataToProcess+0xb8>)
 8004e40:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e42:	0019      	movs	r1, r3
 8004e44:	f7fb f9f2 	bl	800022c <__divsi3>
 8004e48:	0003      	movs	r3, r0
 8004e4a:	b299      	uxth	r1, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	226a      	movs	r2, #106	; 0x6a
 8004e50:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e52:	19bb      	adds	r3, r7, r6
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	193a      	adds	r2, r7, r4
 8004e58:	7812      	ldrb	r2, [r2, #0]
 8004e5a:	490a      	ldr	r1, [pc, #40]	; (8004e84 <UARTEx_SetNbDataToProcess+0xb4>)
 8004e5c:	5c8a      	ldrb	r2, [r1, r2]
 8004e5e:	435a      	muls	r2, r3
 8004e60:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e62:	193b      	adds	r3, r7, r4
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	4a08      	ldr	r2, [pc, #32]	; (8004e88 <UARTEx_SetNbDataToProcess+0xb8>)
 8004e68:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e6a:	0019      	movs	r1, r3
 8004e6c:	f7fb f9de 	bl	800022c <__divsi3>
 8004e70:	0003      	movs	r3, r0
 8004e72:	b299      	uxth	r1, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2268      	movs	r2, #104	; 0x68
 8004e78:	5299      	strh	r1, [r3, r2]
}
 8004e7a:	46c0      	nop			; (mov r8, r8)
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	b005      	add	sp, #20
 8004e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e82:	46c0      	nop			; (mov r8, r8)
 8004e84:	0800610c 	.word	0x0800610c
 8004e88:	08006114 	.word	0x08006114

08004e8c <__errno>:
 8004e8c:	4b01      	ldr	r3, [pc, #4]	; (8004e94 <__errno+0x8>)
 8004e8e:	6818      	ldr	r0, [r3, #0]
 8004e90:	4770      	bx	lr
 8004e92:	46c0      	nop			; (mov r8, r8)
 8004e94:	20000010 	.word	0x20000010

08004e98 <__libc_init_array>:
 8004e98:	b570      	push	{r4, r5, r6, lr}
 8004e9a:	2600      	movs	r6, #0
 8004e9c:	4d0c      	ldr	r5, [pc, #48]	; (8004ed0 <__libc_init_array+0x38>)
 8004e9e:	4c0d      	ldr	r4, [pc, #52]	; (8004ed4 <__libc_init_array+0x3c>)
 8004ea0:	1b64      	subs	r4, r4, r5
 8004ea2:	10a4      	asrs	r4, r4, #2
 8004ea4:	42a6      	cmp	r6, r4
 8004ea6:	d109      	bne.n	8004ebc <__libc_init_array+0x24>
 8004ea8:	2600      	movs	r6, #0
 8004eaa:	f001 f8b1 	bl	8006010 <_init>
 8004eae:	4d0a      	ldr	r5, [pc, #40]	; (8004ed8 <__libc_init_array+0x40>)
 8004eb0:	4c0a      	ldr	r4, [pc, #40]	; (8004edc <__libc_init_array+0x44>)
 8004eb2:	1b64      	subs	r4, r4, r5
 8004eb4:	10a4      	asrs	r4, r4, #2
 8004eb6:	42a6      	cmp	r6, r4
 8004eb8:	d105      	bne.n	8004ec6 <__libc_init_array+0x2e>
 8004eba:	bd70      	pop	{r4, r5, r6, pc}
 8004ebc:	00b3      	lsls	r3, r6, #2
 8004ebe:	58eb      	ldr	r3, [r5, r3]
 8004ec0:	4798      	blx	r3
 8004ec2:	3601      	adds	r6, #1
 8004ec4:	e7ee      	b.n	8004ea4 <__libc_init_array+0xc>
 8004ec6:	00b3      	lsls	r3, r6, #2
 8004ec8:	58eb      	ldr	r3, [r5, r3]
 8004eca:	4798      	blx	r3
 8004ecc:	3601      	adds	r6, #1
 8004ece:	e7f2      	b.n	8004eb6 <__libc_init_array+0x1e>
 8004ed0:	0800626c 	.word	0x0800626c
 8004ed4:	0800626c 	.word	0x0800626c
 8004ed8:	0800626c 	.word	0x0800626c
 8004edc:	08006270 	.word	0x08006270

08004ee0 <memcpy>:
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	b510      	push	{r4, lr}
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d100      	bne.n	8004eea <memcpy+0xa>
 8004ee8:	bd10      	pop	{r4, pc}
 8004eea:	5ccc      	ldrb	r4, [r1, r3]
 8004eec:	54c4      	strb	r4, [r0, r3]
 8004eee:	3301      	adds	r3, #1
 8004ef0:	e7f8      	b.n	8004ee4 <memcpy+0x4>

08004ef2 <memset>:
 8004ef2:	0003      	movs	r3, r0
 8004ef4:	1882      	adds	r2, r0, r2
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d100      	bne.n	8004efc <memset+0xa>
 8004efa:	4770      	bx	lr
 8004efc:	7019      	strb	r1, [r3, #0]
 8004efe:	3301      	adds	r3, #1
 8004f00:	e7f9      	b.n	8004ef6 <memset+0x4>
	...

08004f04 <rand>:
 8004f04:	4b16      	ldr	r3, [pc, #88]	; (8004f60 <rand+0x5c>)
 8004f06:	b510      	push	{r4, lr}
 8004f08:	681c      	ldr	r4, [r3, #0]
 8004f0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d116      	bne.n	8004f3e <rand+0x3a>
 8004f10:	2018      	movs	r0, #24
 8004f12:	f000 f863 	bl	8004fdc <malloc>
 8004f16:	1e02      	subs	r2, r0, #0
 8004f18:	63a0      	str	r0, [r4, #56]	; 0x38
 8004f1a:	d104      	bne.n	8004f26 <rand+0x22>
 8004f1c:	214e      	movs	r1, #78	; 0x4e
 8004f1e:	4b11      	ldr	r3, [pc, #68]	; (8004f64 <rand+0x60>)
 8004f20:	4811      	ldr	r0, [pc, #68]	; (8004f68 <rand+0x64>)
 8004f22:	f000 f82d 	bl	8004f80 <__assert_func>
 8004f26:	4b11      	ldr	r3, [pc, #68]	; (8004f6c <rand+0x68>)
 8004f28:	2100      	movs	r1, #0
 8004f2a:	6003      	str	r3, [r0, #0]
 8004f2c:	4b10      	ldr	r3, [pc, #64]	; (8004f70 <rand+0x6c>)
 8004f2e:	6043      	str	r3, [r0, #4]
 8004f30:	4b10      	ldr	r3, [pc, #64]	; (8004f74 <rand+0x70>)
 8004f32:	6083      	str	r3, [r0, #8]
 8004f34:	230b      	movs	r3, #11
 8004f36:	8183      	strh	r3, [r0, #12]
 8004f38:	2001      	movs	r0, #1
 8004f3a:	6110      	str	r0, [r2, #16]
 8004f3c:	6151      	str	r1, [r2, #20]
 8004f3e:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8004f40:	4a0d      	ldr	r2, [pc, #52]	; (8004f78 <rand+0x74>)
 8004f42:	6920      	ldr	r0, [r4, #16]
 8004f44:	6961      	ldr	r1, [r4, #20]
 8004f46:	4b0d      	ldr	r3, [pc, #52]	; (8004f7c <rand+0x78>)
 8004f48:	f7fb fa7c 	bl	8000444 <__aeabi_lmul>
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	2300      	movs	r3, #0
 8004f50:	1880      	adds	r0, r0, r2
 8004f52:	4159      	adcs	r1, r3
 8004f54:	6120      	str	r0, [r4, #16]
 8004f56:	6161      	str	r1, [r4, #20]
 8004f58:	0048      	lsls	r0, r1, #1
 8004f5a:	0840      	lsrs	r0, r0, #1
 8004f5c:	bd10      	pop	{r4, pc}
 8004f5e:	46c0      	nop			; (mov r8, r8)
 8004f60:	20000010 	.word	0x20000010
 8004f64:	08006120 	.word	0x08006120
 8004f68:	08006137 	.word	0x08006137
 8004f6c:	abcd330e 	.word	0xabcd330e
 8004f70:	e66d1234 	.word	0xe66d1234
 8004f74:	0005deec 	.word	0x0005deec
 8004f78:	4c957f2d 	.word	0x4c957f2d
 8004f7c:	5851f42d 	.word	0x5851f42d

08004f80 <__assert_func>:
 8004f80:	b530      	push	{r4, r5, lr}
 8004f82:	0014      	movs	r4, r2
 8004f84:	001a      	movs	r2, r3
 8004f86:	4b09      	ldr	r3, [pc, #36]	; (8004fac <__assert_func+0x2c>)
 8004f88:	0005      	movs	r5, r0
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	b085      	sub	sp, #20
 8004f8e:	68d8      	ldr	r0, [r3, #12]
 8004f90:	4b07      	ldr	r3, [pc, #28]	; (8004fb0 <__assert_func+0x30>)
 8004f92:	2c00      	cmp	r4, #0
 8004f94:	d101      	bne.n	8004f9a <__assert_func+0x1a>
 8004f96:	4b07      	ldr	r3, [pc, #28]	; (8004fb4 <__assert_func+0x34>)
 8004f98:	001c      	movs	r4, r3
 8004f9a:	9301      	str	r3, [sp, #4]
 8004f9c:	9100      	str	r1, [sp, #0]
 8004f9e:	002b      	movs	r3, r5
 8004fa0:	4905      	ldr	r1, [pc, #20]	; (8004fb8 <__assert_func+0x38>)
 8004fa2:	9402      	str	r4, [sp, #8]
 8004fa4:	f000 f80a 	bl	8004fbc <fiprintf>
 8004fa8:	f000 fcc8 	bl	800593c <abort>
 8004fac:	20000010 	.word	0x20000010
 8004fb0:	08006192 	.word	0x08006192
 8004fb4:	080061cd 	.word	0x080061cd
 8004fb8:	0800619f 	.word	0x0800619f

08004fbc <fiprintf>:
 8004fbc:	b40e      	push	{r1, r2, r3}
 8004fbe:	b503      	push	{r0, r1, lr}
 8004fc0:	0001      	movs	r1, r0
 8004fc2:	ab03      	add	r3, sp, #12
 8004fc4:	4804      	ldr	r0, [pc, #16]	; (8004fd8 <fiprintf+0x1c>)
 8004fc6:	cb04      	ldmia	r3!, {r2}
 8004fc8:	6800      	ldr	r0, [r0, #0]
 8004fca:	9301      	str	r3, [sp, #4]
 8004fcc:	f000 f91a 	bl	8005204 <_vfiprintf_r>
 8004fd0:	b002      	add	sp, #8
 8004fd2:	bc08      	pop	{r3}
 8004fd4:	b003      	add	sp, #12
 8004fd6:	4718      	bx	r3
 8004fd8:	20000010 	.word	0x20000010

08004fdc <malloc>:
 8004fdc:	b510      	push	{r4, lr}
 8004fde:	4b03      	ldr	r3, [pc, #12]	; (8004fec <malloc+0x10>)
 8004fe0:	0001      	movs	r1, r0
 8004fe2:	6818      	ldr	r0, [r3, #0]
 8004fe4:	f000 f870 	bl	80050c8 <_malloc_r>
 8004fe8:	bd10      	pop	{r4, pc}
 8004fea:	46c0      	nop			; (mov r8, r8)
 8004fec:	20000010 	.word	0x20000010

08004ff0 <_free_r>:
 8004ff0:	b570      	push	{r4, r5, r6, lr}
 8004ff2:	0005      	movs	r5, r0
 8004ff4:	2900      	cmp	r1, #0
 8004ff6:	d010      	beq.n	800501a <_free_r+0x2a>
 8004ff8:	1f0c      	subs	r4, r1, #4
 8004ffa:	6823      	ldr	r3, [r4, #0]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	da00      	bge.n	8005002 <_free_r+0x12>
 8005000:	18e4      	adds	r4, r4, r3
 8005002:	0028      	movs	r0, r5
 8005004:	f000 feec 	bl	8005de0 <__malloc_lock>
 8005008:	4a1d      	ldr	r2, [pc, #116]	; (8005080 <_free_r+0x90>)
 800500a:	6813      	ldr	r3, [r2, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d105      	bne.n	800501c <_free_r+0x2c>
 8005010:	6063      	str	r3, [r4, #4]
 8005012:	6014      	str	r4, [r2, #0]
 8005014:	0028      	movs	r0, r5
 8005016:	f000 feeb 	bl	8005df0 <__malloc_unlock>
 800501a:	bd70      	pop	{r4, r5, r6, pc}
 800501c:	42a3      	cmp	r3, r4
 800501e:	d908      	bls.n	8005032 <_free_r+0x42>
 8005020:	6821      	ldr	r1, [r4, #0]
 8005022:	1860      	adds	r0, r4, r1
 8005024:	4283      	cmp	r3, r0
 8005026:	d1f3      	bne.n	8005010 <_free_r+0x20>
 8005028:	6818      	ldr	r0, [r3, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	1841      	adds	r1, r0, r1
 800502e:	6021      	str	r1, [r4, #0]
 8005030:	e7ee      	b.n	8005010 <_free_r+0x20>
 8005032:	001a      	movs	r2, r3
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <_free_r+0x4e>
 800503a:	42a3      	cmp	r3, r4
 800503c:	d9f9      	bls.n	8005032 <_free_r+0x42>
 800503e:	6811      	ldr	r1, [r2, #0]
 8005040:	1850      	adds	r0, r2, r1
 8005042:	42a0      	cmp	r0, r4
 8005044:	d10b      	bne.n	800505e <_free_r+0x6e>
 8005046:	6820      	ldr	r0, [r4, #0]
 8005048:	1809      	adds	r1, r1, r0
 800504a:	1850      	adds	r0, r2, r1
 800504c:	6011      	str	r1, [r2, #0]
 800504e:	4283      	cmp	r3, r0
 8005050:	d1e0      	bne.n	8005014 <_free_r+0x24>
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	1841      	adds	r1, r0, r1
 8005058:	6011      	str	r1, [r2, #0]
 800505a:	6053      	str	r3, [r2, #4]
 800505c:	e7da      	b.n	8005014 <_free_r+0x24>
 800505e:	42a0      	cmp	r0, r4
 8005060:	d902      	bls.n	8005068 <_free_r+0x78>
 8005062:	230c      	movs	r3, #12
 8005064:	602b      	str	r3, [r5, #0]
 8005066:	e7d5      	b.n	8005014 <_free_r+0x24>
 8005068:	6821      	ldr	r1, [r4, #0]
 800506a:	1860      	adds	r0, r4, r1
 800506c:	4283      	cmp	r3, r0
 800506e:	d103      	bne.n	8005078 <_free_r+0x88>
 8005070:	6818      	ldr	r0, [r3, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	1841      	adds	r1, r0, r1
 8005076:	6021      	str	r1, [r4, #0]
 8005078:	6063      	str	r3, [r4, #4]
 800507a:	6054      	str	r4, [r2, #4]
 800507c:	e7ca      	b.n	8005014 <_free_r+0x24>
 800507e:	46c0      	nop			; (mov r8, r8)
 8005080:	20000260 	.word	0x20000260

08005084 <sbrk_aligned>:
 8005084:	b570      	push	{r4, r5, r6, lr}
 8005086:	4e0f      	ldr	r6, [pc, #60]	; (80050c4 <sbrk_aligned+0x40>)
 8005088:	000d      	movs	r5, r1
 800508a:	6831      	ldr	r1, [r6, #0]
 800508c:	0004      	movs	r4, r0
 800508e:	2900      	cmp	r1, #0
 8005090:	d102      	bne.n	8005098 <sbrk_aligned+0x14>
 8005092:	f000 fb73 	bl	800577c <_sbrk_r>
 8005096:	6030      	str	r0, [r6, #0]
 8005098:	0029      	movs	r1, r5
 800509a:	0020      	movs	r0, r4
 800509c:	f000 fb6e 	bl	800577c <_sbrk_r>
 80050a0:	1c43      	adds	r3, r0, #1
 80050a2:	d00a      	beq.n	80050ba <sbrk_aligned+0x36>
 80050a4:	2303      	movs	r3, #3
 80050a6:	1cc5      	adds	r5, r0, #3
 80050a8:	439d      	bics	r5, r3
 80050aa:	42a8      	cmp	r0, r5
 80050ac:	d007      	beq.n	80050be <sbrk_aligned+0x3a>
 80050ae:	1a29      	subs	r1, r5, r0
 80050b0:	0020      	movs	r0, r4
 80050b2:	f000 fb63 	bl	800577c <_sbrk_r>
 80050b6:	1c43      	adds	r3, r0, #1
 80050b8:	d101      	bne.n	80050be <sbrk_aligned+0x3a>
 80050ba:	2501      	movs	r5, #1
 80050bc:	426d      	negs	r5, r5
 80050be:	0028      	movs	r0, r5
 80050c0:	bd70      	pop	{r4, r5, r6, pc}
 80050c2:	46c0      	nop			; (mov r8, r8)
 80050c4:	20000264 	.word	0x20000264

080050c8 <_malloc_r>:
 80050c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050ca:	2203      	movs	r2, #3
 80050cc:	1ccb      	adds	r3, r1, #3
 80050ce:	4393      	bics	r3, r2
 80050d0:	3308      	adds	r3, #8
 80050d2:	0006      	movs	r6, r0
 80050d4:	001f      	movs	r7, r3
 80050d6:	2b0c      	cmp	r3, #12
 80050d8:	d232      	bcs.n	8005140 <_malloc_r+0x78>
 80050da:	270c      	movs	r7, #12
 80050dc:	42b9      	cmp	r1, r7
 80050de:	d831      	bhi.n	8005144 <_malloc_r+0x7c>
 80050e0:	0030      	movs	r0, r6
 80050e2:	f000 fe7d 	bl	8005de0 <__malloc_lock>
 80050e6:	4d32      	ldr	r5, [pc, #200]	; (80051b0 <_malloc_r+0xe8>)
 80050e8:	682b      	ldr	r3, [r5, #0]
 80050ea:	001c      	movs	r4, r3
 80050ec:	2c00      	cmp	r4, #0
 80050ee:	d12e      	bne.n	800514e <_malloc_r+0x86>
 80050f0:	0039      	movs	r1, r7
 80050f2:	0030      	movs	r0, r6
 80050f4:	f7ff ffc6 	bl	8005084 <sbrk_aligned>
 80050f8:	0004      	movs	r4, r0
 80050fa:	1c43      	adds	r3, r0, #1
 80050fc:	d11e      	bne.n	800513c <_malloc_r+0x74>
 80050fe:	682c      	ldr	r4, [r5, #0]
 8005100:	0025      	movs	r5, r4
 8005102:	2d00      	cmp	r5, #0
 8005104:	d14a      	bne.n	800519c <_malloc_r+0xd4>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	0029      	movs	r1, r5
 800510a:	18e3      	adds	r3, r4, r3
 800510c:	0030      	movs	r0, r6
 800510e:	9301      	str	r3, [sp, #4]
 8005110:	f000 fb34 	bl	800577c <_sbrk_r>
 8005114:	9b01      	ldr	r3, [sp, #4]
 8005116:	4283      	cmp	r3, r0
 8005118:	d143      	bne.n	80051a2 <_malloc_r+0xda>
 800511a:	6823      	ldr	r3, [r4, #0]
 800511c:	3703      	adds	r7, #3
 800511e:	1aff      	subs	r7, r7, r3
 8005120:	2303      	movs	r3, #3
 8005122:	439f      	bics	r7, r3
 8005124:	3708      	adds	r7, #8
 8005126:	2f0c      	cmp	r7, #12
 8005128:	d200      	bcs.n	800512c <_malloc_r+0x64>
 800512a:	270c      	movs	r7, #12
 800512c:	0039      	movs	r1, r7
 800512e:	0030      	movs	r0, r6
 8005130:	f7ff ffa8 	bl	8005084 <sbrk_aligned>
 8005134:	1c43      	adds	r3, r0, #1
 8005136:	d034      	beq.n	80051a2 <_malloc_r+0xda>
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	19df      	adds	r7, r3, r7
 800513c:	6027      	str	r7, [r4, #0]
 800513e:	e013      	b.n	8005168 <_malloc_r+0xa0>
 8005140:	2b00      	cmp	r3, #0
 8005142:	dacb      	bge.n	80050dc <_malloc_r+0x14>
 8005144:	230c      	movs	r3, #12
 8005146:	2500      	movs	r5, #0
 8005148:	6033      	str	r3, [r6, #0]
 800514a:	0028      	movs	r0, r5
 800514c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800514e:	6822      	ldr	r2, [r4, #0]
 8005150:	1bd1      	subs	r1, r2, r7
 8005152:	d420      	bmi.n	8005196 <_malloc_r+0xce>
 8005154:	290b      	cmp	r1, #11
 8005156:	d917      	bls.n	8005188 <_malloc_r+0xc0>
 8005158:	19e2      	adds	r2, r4, r7
 800515a:	6027      	str	r7, [r4, #0]
 800515c:	42a3      	cmp	r3, r4
 800515e:	d111      	bne.n	8005184 <_malloc_r+0xbc>
 8005160:	602a      	str	r2, [r5, #0]
 8005162:	6863      	ldr	r3, [r4, #4]
 8005164:	6011      	str	r1, [r2, #0]
 8005166:	6053      	str	r3, [r2, #4]
 8005168:	0030      	movs	r0, r6
 800516a:	0025      	movs	r5, r4
 800516c:	f000 fe40 	bl	8005df0 <__malloc_unlock>
 8005170:	2207      	movs	r2, #7
 8005172:	350b      	adds	r5, #11
 8005174:	1d23      	adds	r3, r4, #4
 8005176:	4395      	bics	r5, r2
 8005178:	1aea      	subs	r2, r5, r3
 800517a:	429d      	cmp	r5, r3
 800517c:	d0e5      	beq.n	800514a <_malloc_r+0x82>
 800517e:	1b5b      	subs	r3, r3, r5
 8005180:	50a3      	str	r3, [r4, r2]
 8005182:	e7e2      	b.n	800514a <_malloc_r+0x82>
 8005184:	605a      	str	r2, [r3, #4]
 8005186:	e7ec      	b.n	8005162 <_malloc_r+0x9a>
 8005188:	6862      	ldr	r2, [r4, #4]
 800518a:	42a3      	cmp	r3, r4
 800518c:	d101      	bne.n	8005192 <_malloc_r+0xca>
 800518e:	602a      	str	r2, [r5, #0]
 8005190:	e7ea      	b.n	8005168 <_malloc_r+0xa0>
 8005192:	605a      	str	r2, [r3, #4]
 8005194:	e7e8      	b.n	8005168 <_malloc_r+0xa0>
 8005196:	0023      	movs	r3, r4
 8005198:	6864      	ldr	r4, [r4, #4]
 800519a:	e7a7      	b.n	80050ec <_malloc_r+0x24>
 800519c:	002c      	movs	r4, r5
 800519e:	686d      	ldr	r5, [r5, #4]
 80051a0:	e7af      	b.n	8005102 <_malloc_r+0x3a>
 80051a2:	230c      	movs	r3, #12
 80051a4:	0030      	movs	r0, r6
 80051a6:	6033      	str	r3, [r6, #0]
 80051a8:	f000 fe22 	bl	8005df0 <__malloc_unlock>
 80051ac:	e7cd      	b.n	800514a <_malloc_r+0x82>
 80051ae:	46c0      	nop			; (mov r8, r8)
 80051b0:	20000260 	.word	0x20000260

080051b4 <__sfputc_r>:
 80051b4:	6893      	ldr	r3, [r2, #8]
 80051b6:	b510      	push	{r4, lr}
 80051b8:	3b01      	subs	r3, #1
 80051ba:	6093      	str	r3, [r2, #8]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	da04      	bge.n	80051ca <__sfputc_r+0x16>
 80051c0:	6994      	ldr	r4, [r2, #24]
 80051c2:	42a3      	cmp	r3, r4
 80051c4:	db07      	blt.n	80051d6 <__sfputc_r+0x22>
 80051c6:	290a      	cmp	r1, #10
 80051c8:	d005      	beq.n	80051d6 <__sfputc_r+0x22>
 80051ca:	6813      	ldr	r3, [r2, #0]
 80051cc:	1c58      	adds	r0, r3, #1
 80051ce:	6010      	str	r0, [r2, #0]
 80051d0:	7019      	strb	r1, [r3, #0]
 80051d2:	0008      	movs	r0, r1
 80051d4:	bd10      	pop	{r4, pc}
 80051d6:	f000 fae3 	bl	80057a0 <__swbuf_r>
 80051da:	0001      	movs	r1, r0
 80051dc:	e7f9      	b.n	80051d2 <__sfputc_r+0x1e>

080051de <__sfputs_r>:
 80051de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051e0:	0006      	movs	r6, r0
 80051e2:	000f      	movs	r7, r1
 80051e4:	0014      	movs	r4, r2
 80051e6:	18d5      	adds	r5, r2, r3
 80051e8:	42ac      	cmp	r4, r5
 80051ea:	d101      	bne.n	80051f0 <__sfputs_r+0x12>
 80051ec:	2000      	movs	r0, #0
 80051ee:	e007      	b.n	8005200 <__sfputs_r+0x22>
 80051f0:	7821      	ldrb	r1, [r4, #0]
 80051f2:	003a      	movs	r2, r7
 80051f4:	0030      	movs	r0, r6
 80051f6:	f7ff ffdd 	bl	80051b4 <__sfputc_r>
 80051fa:	3401      	adds	r4, #1
 80051fc:	1c43      	adds	r3, r0, #1
 80051fe:	d1f3      	bne.n	80051e8 <__sfputs_r+0xa>
 8005200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005204 <_vfiprintf_r>:
 8005204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005206:	b0a1      	sub	sp, #132	; 0x84
 8005208:	0006      	movs	r6, r0
 800520a:	000c      	movs	r4, r1
 800520c:	001f      	movs	r7, r3
 800520e:	9203      	str	r2, [sp, #12]
 8005210:	2800      	cmp	r0, #0
 8005212:	d004      	beq.n	800521e <_vfiprintf_r+0x1a>
 8005214:	6983      	ldr	r3, [r0, #24]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <_vfiprintf_r+0x1a>
 800521a:	f000 fcc5 	bl	8005ba8 <__sinit>
 800521e:	4b8e      	ldr	r3, [pc, #568]	; (8005458 <_vfiprintf_r+0x254>)
 8005220:	429c      	cmp	r4, r3
 8005222:	d11c      	bne.n	800525e <_vfiprintf_r+0x5a>
 8005224:	6874      	ldr	r4, [r6, #4]
 8005226:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005228:	07db      	lsls	r3, r3, #31
 800522a:	d405      	bmi.n	8005238 <_vfiprintf_r+0x34>
 800522c:	89a3      	ldrh	r3, [r4, #12]
 800522e:	059b      	lsls	r3, r3, #22
 8005230:	d402      	bmi.n	8005238 <_vfiprintf_r+0x34>
 8005232:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005234:	f000 fd59 	bl	8005cea <__retarget_lock_acquire_recursive>
 8005238:	89a3      	ldrh	r3, [r4, #12]
 800523a:	071b      	lsls	r3, r3, #28
 800523c:	d502      	bpl.n	8005244 <_vfiprintf_r+0x40>
 800523e:	6923      	ldr	r3, [r4, #16]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d11d      	bne.n	8005280 <_vfiprintf_r+0x7c>
 8005244:	0021      	movs	r1, r4
 8005246:	0030      	movs	r0, r6
 8005248:	f000 fb00 	bl	800584c <__swsetup_r>
 800524c:	2800      	cmp	r0, #0
 800524e:	d017      	beq.n	8005280 <_vfiprintf_r+0x7c>
 8005250:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005252:	07db      	lsls	r3, r3, #31
 8005254:	d50d      	bpl.n	8005272 <_vfiprintf_r+0x6e>
 8005256:	2001      	movs	r0, #1
 8005258:	4240      	negs	r0, r0
 800525a:	b021      	add	sp, #132	; 0x84
 800525c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800525e:	4b7f      	ldr	r3, [pc, #508]	; (800545c <_vfiprintf_r+0x258>)
 8005260:	429c      	cmp	r4, r3
 8005262:	d101      	bne.n	8005268 <_vfiprintf_r+0x64>
 8005264:	68b4      	ldr	r4, [r6, #8]
 8005266:	e7de      	b.n	8005226 <_vfiprintf_r+0x22>
 8005268:	4b7d      	ldr	r3, [pc, #500]	; (8005460 <_vfiprintf_r+0x25c>)
 800526a:	429c      	cmp	r4, r3
 800526c:	d1db      	bne.n	8005226 <_vfiprintf_r+0x22>
 800526e:	68f4      	ldr	r4, [r6, #12]
 8005270:	e7d9      	b.n	8005226 <_vfiprintf_r+0x22>
 8005272:	89a3      	ldrh	r3, [r4, #12]
 8005274:	059b      	lsls	r3, r3, #22
 8005276:	d4ee      	bmi.n	8005256 <_vfiprintf_r+0x52>
 8005278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800527a:	f000 fd37 	bl	8005cec <__retarget_lock_release_recursive>
 800527e:	e7ea      	b.n	8005256 <_vfiprintf_r+0x52>
 8005280:	2300      	movs	r3, #0
 8005282:	ad08      	add	r5, sp, #32
 8005284:	616b      	str	r3, [r5, #20]
 8005286:	3320      	adds	r3, #32
 8005288:	766b      	strb	r3, [r5, #25]
 800528a:	3310      	adds	r3, #16
 800528c:	76ab      	strb	r3, [r5, #26]
 800528e:	9707      	str	r7, [sp, #28]
 8005290:	9f03      	ldr	r7, [sp, #12]
 8005292:	783b      	ldrb	r3, [r7, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d001      	beq.n	800529c <_vfiprintf_r+0x98>
 8005298:	2b25      	cmp	r3, #37	; 0x25
 800529a:	d14e      	bne.n	800533a <_vfiprintf_r+0x136>
 800529c:	9b03      	ldr	r3, [sp, #12]
 800529e:	1afb      	subs	r3, r7, r3
 80052a0:	9305      	str	r3, [sp, #20]
 80052a2:	9b03      	ldr	r3, [sp, #12]
 80052a4:	429f      	cmp	r7, r3
 80052a6:	d00d      	beq.n	80052c4 <_vfiprintf_r+0xc0>
 80052a8:	9b05      	ldr	r3, [sp, #20]
 80052aa:	0021      	movs	r1, r4
 80052ac:	0030      	movs	r0, r6
 80052ae:	9a03      	ldr	r2, [sp, #12]
 80052b0:	f7ff ff95 	bl	80051de <__sfputs_r>
 80052b4:	1c43      	adds	r3, r0, #1
 80052b6:	d100      	bne.n	80052ba <_vfiprintf_r+0xb6>
 80052b8:	e0b5      	b.n	8005426 <_vfiprintf_r+0x222>
 80052ba:	696a      	ldr	r2, [r5, #20]
 80052bc:	9b05      	ldr	r3, [sp, #20]
 80052be:	4694      	mov	ip, r2
 80052c0:	4463      	add	r3, ip
 80052c2:	616b      	str	r3, [r5, #20]
 80052c4:	783b      	ldrb	r3, [r7, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d100      	bne.n	80052cc <_vfiprintf_r+0xc8>
 80052ca:	e0ac      	b.n	8005426 <_vfiprintf_r+0x222>
 80052cc:	2201      	movs	r2, #1
 80052ce:	1c7b      	adds	r3, r7, #1
 80052d0:	9303      	str	r3, [sp, #12]
 80052d2:	2300      	movs	r3, #0
 80052d4:	4252      	negs	r2, r2
 80052d6:	606a      	str	r2, [r5, #4]
 80052d8:	a904      	add	r1, sp, #16
 80052da:	3254      	adds	r2, #84	; 0x54
 80052dc:	1852      	adds	r2, r2, r1
 80052de:	602b      	str	r3, [r5, #0]
 80052e0:	60eb      	str	r3, [r5, #12]
 80052e2:	60ab      	str	r3, [r5, #8]
 80052e4:	7013      	strb	r3, [r2, #0]
 80052e6:	65ab      	str	r3, [r5, #88]	; 0x58
 80052e8:	9b03      	ldr	r3, [sp, #12]
 80052ea:	2205      	movs	r2, #5
 80052ec:	7819      	ldrb	r1, [r3, #0]
 80052ee:	485d      	ldr	r0, [pc, #372]	; (8005464 <_vfiprintf_r+0x260>)
 80052f0:	f000 fd6a 	bl	8005dc8 <memchr>
 80052f4:	9b03      	ldr	r3, [sp, #12]
 80052f6:	1c5f      	adds	r7, r3, #1
 80052f8:	2800      	cmp	r0, #0
 80052fa:	d120      	bne.n	800533e <_vfiprintf_r+0x13a>
 80052fc:	682a      	ldr	r2, [r5, #0]
 80052fe:	06d3      	lsls	r3, r2, #27
 8005300:	d504      	bpl.n	800530c <_vfiprintf_r+0x108>
 8005302:	2353      	movs	r3, #83	; 0x53
 8005304:	a904      	add	r1, sp, #16
 8005306:	185b      	adds	r3, r3, r1
 8005308:	2120      	movs	r1, #32
 800530a:	7019      	strb	r1, [r3, #0]
 800530c:	0713      	lsls	r3, r2, #28
 800530e:	d504      	bpl.n	800531a <_vfiprintf_r+0x116>
 8005310:	2353      	movs	r3, #83	; 0x53
 8005312:	a904      	add	r1, sp, #16
 8005314:	185b      	adds	r3, r3, r1
 8005316:	212b      	movs	r1, #43	; 0x2b
 8005318:	7019      	strb	r1, [r3, #0]
 800531a:	9b03      	ldr	r3, [sp, #12]
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	2b2a      	cmp	r3, #42	; 0x2a
 8005320:	d016      	beq.n	8005350 <_vfiprintf_r+0x14c>
 8005322:	2100      	movs	r1, #0
 8005324:	68eb      	ldr	r3, [r5, #12]
 8005326:	9f03      	ldr	r7, [sp, #12]
 8005328:	783a      	ldrb	r2, [r7, #0]
 800532a:	1c78      	adds	r0, r7, #1
 800532c:	3a30      	subs	r2, #48	; 0x30
 800532e:	4684      	mov	ip, r0
 8005330:	2a09      	cmp	r2, #9
 8005332:	d94f      	bls.n	80053d4 <_vfiprintf_r+0x1d0>
 8005334:	2900      	cmp	r1, #0
 8005336:	d111      	bne.n	800535c <_vfiprintf_r+0x158>
 8005338:	e017      	b.n	800536a <_vfiprintf_r+0x166>
 800533a:	3701      	adds	r7, #1
 800533c:	e7a9      	b.n	8005292 <_vfiprintf_r+0x8e>
 800533e:	4b49      	ldr	r3, [pc, #292]	; (8005464 <_vfiprintf_r+0x260>)
 8005340:	682a      	ldr	r2, [r5, #0]
 8005342:	1ac0      	subs	r0, r0, r3
 8005344:	2301      	movs	r3, #1
 8005346:	4083      	lsls	r3, r0
 8005348:	4313      	orrs	r3, r2
 800534a:	602b      	str	r3, [r5, #0]
 800534c:	9703      	str	r7, [sp, #12]
 800534e:	e7cb      	b.n	80052e8 <_vfiprintf_r+0xe4>
 8005350:	9b07      	ldr	r3, [sp, #28]
 8005352:	1d19      	adds	r1, r3, #4
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	9107      	str	r1, [sp, #28]
 8005358:	2b00      	cmp	r3, #0
 800535a:	db01      	blt.n	8005360 <_vfiprintf_r+0x15c>
 800535c:	930b      	str	r3, [sp, #44]	; 0x2c
 800535e:	e004      	b.n	800536a <_vfiprintf_r+0x166>
 8005360:	425b      	negs	r3, r3
 8005362:	60eb      	str	r3, [r5, #12]
 8005364:	2302      	movs	r3, #2
 8005366:	4313      	orrs	r3, r2
 8005368:	602b      	str	r3, [r5, #0]
 800536a:	783b      	ldrb	r3, [r7, #0]
 800536c:	2b2e      	cmp	r3, #46	; 0x2e
 800536e:	d10a      	bne.n	8005386 <_vfiprintf_r+0x182>
 8005370:	787b      	ldrb	r3, [r7, #1]
 8005372:	2b2a      	cmp	r3, #42	; 0x2a
 8005374:	d137      	bne.n	80053e6 <_vfiprintf_r+0x1e2>
 8005376:	9b07      	ldr	r3, [sp, #28]
 8005378:	3702      	adds	r7, #2
 800537a:	1d1a      	adds	r2, r3, #4
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	9207      	str	r2, [sp, #28]
 8005380:	2b00      	cmp	r3, #0
 8005382:	db2d      	blt.n	80053e0 <_vfiprintf_r+0x1dc>
 8005384:	9309      	str	r3, [sp, #36]	; 0x24
 8005386:	2203      	movs	r2, #3
 8005388:	7839      	ldrb	r1, [r7, #0]
 800538a:	4837      	ldr	r0, [pc, #220]	; (8005468 <_vfiprintf_r+0x264>)
 800538c:	f000 fd1c 	bl	8005dc8 <memchr>
 8005390:	2800      	cmp	r0, #0
 8005392:	d007      	beq.n	80053a4 <_vfiprintf_r+0x1a0>
 8005394:	4b34      	ldr	r3, [pc, #208]	; (8005468 <_vfiprintf_r+0x264>)
 8005396:	682a      	ldr	r2, [r5, #0]
 8005398:	1ac0      	subs	r0, r0, r3
 800539a:	2340      	movs	r3, #64	; 0x40
 800539c:	4083      	lsls	r3, r0
 800539e:	4313      	orrs	r3, r2
 80053a0:	3701      	adds	r7, #1
 80053a2:	602b      	str	r3, [r5, #0]
 80053a4:	7839      	ldrb	r1, [r7, #0]
 80053a6:	1c7b      	adds	r3, r7, #1
 80053a8:	2206      	movs	r2, #6
 80053aa:	4830      	ldr	r0, [pc, #192]	; (800546c <_vfiprintf_r+0x268>)
 80053ac:	9303      	str	r3, [sp, #12]
 80053ae:	7629      	strb	r1, [r5, #24]
 80053b0:	f000 fd0a 	bl	8005dc8 <memchr>
 80053b4:	2800      	cmp	r0, #0
 80053b6:	d045      	beq.n	8005444 <_vfiprintf_r+0x240>
 80053b8:	4b2d      	ldr	r3, [pc, #180]	; (8005470 <_vfiprintf_r+0x26c>)
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d127      	bne.n	800540e <_vfiprintf_r+0x20a>
 80053be:	2207      	movs	r2, #7
 80053c0:	9b07      	ldr	r3, [sp, #28]
 80053c2:	3307      	adds	r3, #7
 80053c4:	4393      	bics	r3, r2
 80053c6:	3308      	adds	r3, #8
 80053c8:	9307      	str	r3, [sp, #28]
 80053ca:	696b      	ldr	r3, [r5, #20]
 80053cc:	9a04      	ldr	r2, [sp, #16]
 80053ce:	189b      	adds	r3, r3, r2
 80053d0:	616b      	str	r3, [r5, #20]
 80053d2:	e75d      	b.n	8005290 <_vfiprintf_r+0x8c>
 80053d4:	210a      	movs	r1, #10
 80053d6:	434b      	muls	r3, r1
 80053d8:	4667      	mov	r7, ip
 80053da:	189b      	adds	r3, r3, r2
 80053dc:	3909      	subs	r1, #9
 80053de:	e7a3      	b.n	8005328 <_vfiprintf_r+0x124>
 80053e0:	2301      	movs	r3, #1
 80053e2:	425b      	negs	r3, r3
 80053e4:	e7ce      	b.n	8005384 <_vfiprintf_r+0x180>
 80053e6:	2300      	movs	r3, #0
 80053e8:	001a      	movs	r2, r3
 80053ea:	3701      	adds	r7, #1
 80053ec:	606b      	str	r3, [r5, #4]
 80053ee:	7839      	ldrb	r1, [r7, #0]
 80053f0:	1c78      	adds	r0, r7, #1
 80053f2:	3930      	subs	r1, #48	; 0x30
 80053f4:	4684      	mov	ip, r0
 80053f6:	2909      	cmp	r1, #9
 80053f8:	d903      	bls.n	8005402 <_vfiprintf_r+0x1fe>
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d0c3      	beq.n	8005386 <_vfiprintf_r+0x182>
 80053fe:	9209      	str	r2, [sp, #36]	; 0x24
 8005400:	e7c1      	b.n	8005386 <_vfiprintf_r+0x182>
 8005402:	230a      	movs	r3, #10
 8005404:	435a      	muls	r2, r3
 8005406:	4667      	mov	r7, ip
 8005408:	1852      	adds	r2, r2, r1
 800540a:	3b09      	subs	r3, #9
 800540c:	e7ef      	b.n	80053ee <_vfiprintf_r+0x1ea>
 800540e:	ab07      	add	r3, sp, #28
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	0022      	movs	r2, r4
 8005414:	0029      	movs	r1, r5
 8005416:	0030      	movs	r0, r6
 8005418:	4b16      	ldr	r3, [pc, #88]	; (8005474 <_vfiprintf_r+0x270>)
 800541a:	e000      	b.n	800541e <_vfiprintf_r+0x21a>
 800541c:	bf00      	nop
 800541e:	9004      	str	r0, [sp, #16]
 8005420:	9b04      	ldr	r3, [sp, #16]
 8005422:	3301      	adds	r3, #1
 8005424:	d1d1      	bne.n	80053ca <_vfiprintf_r+0x1c6>
 8005426:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005428:	07db      	lsls	r3, r3, #31
 800542a:	d405      	bmi.n	8005438 <_vfiprintf_r+0x234>
 800542c:	89a3      	ldrh	r3, [r4, #12]
 800542e:	059b      	lsls	r3, r3, #22
 8005430:	d402      	bmi.n	8005438 <_vfiprintf_r+0x234>
 8005432:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005434:	f000 fc5a 	bl	8005cec <__retarget_lock_release_recursive>
 8005438:	89a3      	ldrh	r3, [r4, #12]
 800543a:	065b      	lsls	r3, r3, #25
 800543c:	d500      	bpl.n	8005440 <_vfiprintf_r+0x23c>
 800543e:	e70a      	b.n	8005256 <_vfiprintf_r+0x52>
 8005440:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005442:	e70a      	b.n	800525a <_vfiprintf_r+0x56>
 8005444:	ab07      	add	r3, sp, #28
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	0022      	movs	r2, r4
 800544a:	0029      	movs	r1, r5
 800544c:	0030      	movs	r0, r6
 800544e:	4b09      	ldr	r3, [pc, #36]	; (8005474 <_vfiprintf_r+0x270>)
 8005450:	f000 f882 	bl	8005558 <_printf_i>
 8005454:	e7e3      	b.n	800541e <_vfiprintf_r+0x21a>
 8005456:	46c0      	nop			; (mov r8, r8)
 8005458:	08006224 	.word	0x08006224
 800545c:	08006244 	.word	0x08006244
 8005460:	08006204 	.word	0x08006204
 8005464:	080061ce 	.word	0x080061ce
 8005468:	080061d4 	.word	0x080061d4
 800546c:	080061d8 	.word	0x080061d8
 8005470:	00000000 	.word	0x00000000
 8005474:	080051df 	.word	0x080051df

08005478 <_printf_common>:
 8005478:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800547a:	0015      	movs	r5, r2
 800547c:	9301      	str	r3, [sp, #4]
 800547e:	688a      	ldr	r2, [r1, #8]
 8005480:	690b      	ldr	r3, [r1, #16]
 8005482:	000c      	movs	r4, r1
 8005484:	9000      	str	r0, [sp, #0]
 8005486:	4293      	cmp	r3, r2
 8005488:	da00      	bge.n	800548c <_printf_common+0x14>
 800548a:	0013      	movs	r3, r2
 800548c:	0022      	movs	r2, r4
 800548e:	602b      	str	r3, [r5, #0]
 8005490:	3243      	adds	r2, #67	; 0x43
 8005492:	7812      	ldrb	r2, [r2, #0]
 8005494:	2a00      	cmp	r2, #0
 8005496:	d001      	beq.n	800549c <_printf_common+0x24>
 8005498:	3301      	adds	r3, #1
 800549a:	602b      	str	r3, [r5, #0]
 800549c:	6823      	ldr	r3, [r4, #0]
 800549e:	069b      	lsls	r3, r3, #26
 80054a0:	d502      	bpl.n	80054a8 <_printf_common+0x30>
 80054a2:	682b      	ldr	r3, [r5, #0]
 80054a4:	3302      	adds	r3, #2
 80054a6:	602b      	str	r3, [r5, #0]
 80054a8:	6822      	ldr	r2, [r4, #0]
 80054aa:	2306      	movs	r3, #6
 80054ac:	0017      	movs	r7, r2
 80054ae:	401f      	ands	r7, r3
 80054b0:	421a      	tst	r2, r3
 80054b2:	d027      	beq.n	8005504 <_printf_common+0x8c>
 80054b4:	0023      	movs	r3, r4
 80054b6:	3343      	adds	r3, #67	; 0x43
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	1e5a      	subs	r2, r3, #1
 80054bc:	4193      	sbcs	r3, r2
 80054be:	6822      	ldr	r2, [r4, #0]
 80054c0:	0692      	lsls	r2, r2, #26
 80054c2:	d430      	bmi.n	8005526 <_printf_common+0xae>
 80054c4:	0022      	movs	r2, r4
 80054c6:	9901      	ldr	r1, [sp, #4]
 80054c8:	9800      	ldr	r0, [sp, #0]
 80054ca:	9e08      	ldr	r6, [sp, #32]
 80054cc:	3243      	adds	r2, #67	; 0x43
 80054ce:	47b0      	blx	r6
 80054d0:	1c43      	adds	r3, r0, #1
 80054d2:	d025      	beq.n	8005520 <_printf_common+0xa8>
 80054d4:	2306      	movs	r3, #6
 80054d6:	6820      	ldr	r0, [r4, #0]
 80054d8:	682a      	ldr	r2, [r5, #0]
 80054da:	68e1      	ldr	r1, [r4, #12]
 80054dc:	2500      	movs	r5, #0
 80054de:	4003      	ands	r3, r0
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d103      	bne.n	80054ec <_printf_common+0x74>
 80054e4:	1a8d      	subs	r5, r1, r2
 80054e6:	43eb      	mvns	r3, r5
 80054e8:	17db      	asrs	r3, r3, #31
 80054ea:	401d      	ands	r5, r3
 80054ec:	68a3      	ldr	r3, [r4, #8]
 80054ee:	6922      	ldr	r2, [r4, #16]
 80054f0:	4293      	cmp	r3, r2
 80054f2:	dd01      	ble.n	80054f8 <_printf_common+0x80>
 80054f4:	1a9b      	subs	r3, r3, r2
 80054f6:	18ed      	adds	r5, r5, r3
 80054f8:	2700      	movs	r7, #0
 80054fa:	42bd      	cmp	r5, r7
 80054fc:	d120      	bne.n	8005540 <_printf_common+0xc8>
 80054fe:	2000      	movs	r0, #0
 8005500:	e010      	b.n	8005524 <_printf_common+0xac>
 8005502:	3701      	adds	r7, #1
 8005504:	68e3      	ldr	r3, [r4, #12]
 8005506:	682a      	ldr	r2, [r5, #0]
 8005508:	1a9b      	subs	r3, r3, r2
 800550a:	42bb      	cmp	r3, r7
 800550c:	ddd2      	ble.n	80054b4 <_printf_common+0x3c>
 800550e:	0022      	movs	r2, r4
 8005510:	2301      	movs	r3, #1
 8005512:	9901      	ldr	r1, [sp, #4]
 8005514:	9800      	ldr	r0, [sp, #0]
 8005516:	9e08      	ldr	r6, [sp, #32]
 8005518:	3219      	adds	r2, #25
 800551a:	47b0      	blx	r6
 800551c:	1c43      	adds	r3, r0, #1
 800551e:	d1f0      	bne.n	8005502 <_printf_common+0x8a>
 8005520:	2001      	movs	r0, #1
 8005522:	4240      	negs	r0, r0
 8005524:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005526:	2030      	movs	r0, #48	; 0x30
 8005528:	18e1      	adds	r1, r4, r3
 800552a:	3143      	adds	r1, #67	; 0x43
 800552c:	7008      	strb	r0, [r1, #0]
 800552e:	0021      	movs	r1, r4
 8005530:	1c5a      	adds	r2, r3, #1
 8005532:	3145      	adds	r1, #69	; 0x45
 8005534:	7809      	ldrb	r1, [r1, #0]
 8005536:	18a2      	adds	r2, r4, r2
 8005538:	3243      	adds	r2, #67	; 0x43
 800553a:	3302      	adds	r3, #2
 800553c:	7011      	strb	r1, [r2, #0]
 800553e:	e7c1      	b.n	80054c4 <_printf_common+0x4c>
 8005540:	0022      	movs	r2, r4
 8005542:	2301      	movs	r3, #1
 8005544:	9901      	ldr	r1, [sp, #4]
 8005546:	9800      	ldr	r0, [sp, #0]
 8005548:	9e08      	ldr	r6, [sp, #32]
 800554a:	321a      	adds	r2, #26
 800554c:	47b0      	blx	r6
 800554e:	1c43      	adds	r3, r0, #1
 8005550:	d0e6      	beq.n	8005520 <_printf_common+0xa8>
 8005552:	3701      	adds	r7, #1
 8005554:	e7d1      	b.n	80054fa <_printf_common+0x82>
	...

08005558 <_printf_i>:
 8005558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800555a:	b08b      	sub	sp, #44	; 0x2c
 800555c:	9206      	str	r2, [sp, #24]
 800555e:	000a      	movs	r2, r1
 8005560:	3243      	adds	r2, #67	; 0x43
 8005562:	9307      	str	r3, [sp, #28]
 8005564:	9005      	str	r0, [sp, #20]
 8005566:	9204      	str	r2, [sp, #16]
 8005568:	7e0a      	ldrb	r2, [r1, #24]
 800556a:	000c      	movs	r4, r1
 800556c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800556e:	2a78      	cmp	r2, #120	; 0x78
 8005570:	d807      	bhi.n	8005582 <_printf_i+0x2a>
 8005572:	2a62      	cmp	r2, #98	; 0x62
 8005574:	d809      	bhi.n	800558a <_printf_i+0x32>
 8005576:	2a00      	cmp	r2, #0
 8005578:	d100      	bne.n	800557c <_printf_i+0x24>
 800557a:	e0c1      	b.n	8005700 <_printf_i+0x1a8>
 800557c:	2a58      	cmp	r2, #88	; 0x58
 800557e:	d100      	bne.n	8005582 <_printf_i+0x2a>
 8005580:	e08c      	b.n	800569c <_printf_i+0x144>
 8005582:	0026      	movs	r6, r4
 8005584:	3642      	adds	r6, #66	; 0x42
 8005586:	7032      	strb	r2, [r6, #0]
 8005588:	e022      	b.n	80055d0 <_printf_i+0x78>
 800558a:	0010      	movs	r0, r2
 800558c:	3863      	subs	r0, #99	; 0x63
 800558e:	2815      	cmp	r0, #21
 8005590:	d8f7      	bhi.n	8005582 <_printf_i+0x2a>
 8005592:	f7fa fdb7 	bl	8000104 <__gnu_thumb1_case_shi>
 8005596:	0016      	.short	0x0016
 8005598:	fff6001f 	.word	0xfff6001f
 800559c:	fff6fff6 	.word	0xfff6fff6
 80055a0:	001ffff6 	.word	0x001ffff6
 80055a4:	fff6fff6 	.word	0xfff6fff6
 80055a8:	fff6fff6 	.word	0xfff6fff6
 80055ac:	003600a8 	.word	0x003600a8
 80055b0:	fff6009a 	.word	0xfff6009a
 80055b4:	00b9fff6 	.word	0x00b9fff6
 80055b8:	0036fff6 	.word	0x0036fff6
 80055bc:	fff6fff6 	.word	0xfff6fff6
 80055c0:	009e      	.short	0x009e
 80055c2:	0026      	movs	r6, r4
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	3642      	adds	r6, #66	; 0x42
 80055c8:	1d11      	adds	r1, r2, #4
 80055ca:	6019      	str	r1, [r3, #0]
 80055cc:	6813      	ldr	r3, [r2, #0]
 80055ce:	7033      	strb	r3, [r6, #0]
 80055d0:	2301      	movs	r3, #1
 80055d2:	e0a7      	b.n	8005724 <_printf_i+0x1cc>
 80055d4:	6808      	ldr	r0, [r1, #0]
 80055d6:	6819      	ldr	r1, [r3, #0]
 80055d8:	1d0a      	adds	r2, r1, #4
 80055da:	0605      	lsls	r5, r0, #24
 80055dc:	d50b      	bpl.n	80055f6 <_printf_i+0x9e>
 80055de:	680d      	ldr	r5, [r1, #0]
 80055e0:	601a      	str	r2, [r3, #0]
 80055e2:	2d00      	cmp	r5, #0
 80055e4:	da03      	bge.n	80055ee <_printf_i+0x96>
 80055e6:	232d      	movs	r3, #45	; 0x2d
 80055e8:	9a04      	ldr	r2, [sp, #16]
 80055ea:	426d      	negs	r5, r5
 80055ec:	7013      	strb	r3, [r2, #0]
 80055ee:	4b61      	ldr	r3, [pc, #388]	; (8005774 <_printf_i+0x21c>)
 80055f0:	270a      	movs	r7, #10
 80055f2:	9303      	str	r3, [sp, #12]
 80055f4:	e01b      	b.n	800562e <_printf_i+0xd6>
 80055f6:	680d      	ldr	r5, [r1, #0]
 80055f8:	601a      	str	r2, [r3, #0]
 80055fa:	0641      	lsls	r1, r0, #25
 80055fc:	d5f1      	bpl.n	80055e2 <_printf_i+0x8a>
 80055fe:	b22d      	sxth	r5, r5
 8005600:	e7ef      	b.n	80055e2 <_printf_i+0x8a>
 8005602:	680d      	ldr	r5, [r1, #0]
 8005604:	6819      	ldr	r1, [r3, #0]
 8005606:	1d08      	adds	r0, r1, #4
 8005608:	6018      	str	r0, [r3, #0]
 800560a:	062e      	lsls	r6, r5, #24
 800560c:	d501      	bpl.n	8005612 <_printf_i+0xba>
 800560e:	680d      	ldr	r5, [r1, #0]
 8005610:	e003      	b.n	800561a <_printf_i+0xc2>
 8005612:	066d      	lsls	r5, r5, #25
 8005614:	d5fb      	bpl.n	800560e <_printf_i+0xb6>
 8005616:	680d      	ldr	r5, [r1, #0]
 8005618:	b2ad      	uxth	r5, r5
 800561a:	4b56      	ldr	r3, [pc, #344]	; (8005774 <_printf_i+0x21c>)
 800561c:	2708      	movs	r7, #8
 800561e:	9303      	str	r3, [sp, #12]
 8005620:	2a6f      	cmp	r2, #111	; 0x6f
 8005622:	d000      	beq.n	8005626 <_printf_i+0xce>
 8005624:	3702      	adds	r7, #2
 8005626:	0023      	movs	r3, r4
 8005628:	2200      	movs	r2, #0
 800562a:	3343      	adds	r3, #67	; 0x43
 800562c:	701a      	strb	r2, [r3, #0]
 800562e:	6863      	ldr	r3, [r4, #4]
 8005630:	60a3      	str	r3, [r4, #8]
 8005632:	2b00      	cmp	r3, #0
 8005634:	db03      	blt.n	800563e <_printf_i+0xe6>
 8005636:	2204      	movs	r2, #4
 8005638:	6821      	ldr	r1, [r4, #0]
 800563a:	4391      	bics	r1, r2
 800563c:	6021      	str	r1, [r4, #0]
 800563e:	2d00      	cmp	r5, #0
 8005640:	d102      	bne.n	8005648 <_printf_i+0xf0>
 8005642:	9e04      	ldr	r6, [sp, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00c      	beq.n	8005662 <_printf_i+0x10a>
 8005648:	9e04      	ldr	r6, [sp, #16]
 800564a:	0028      	movs	r0, r5
 800564c:	0039      	movs	r1, r7
 800564e:	f7fa fde9 	bl	8000224 <__aeabi_uidivmod>
 8005652:	9b03      	ldr	r3, [sp, #12]
 8005654:	3e01      	subs	r6, #1
 8005656:	5c5b      	ldrb	r3, [r3, r1]
 8005658:	7033      	strb	r3, [r6, #0]
 800565a:	002b      	movs	r3, r5
 800565c:	0005      	movs	r5, r0
 800565e:	429f      	cmp	r7, r3
 8005660:	d9f3      	bls.n	800564a <_printf_i+0xf2>
 8005662:	2f08      	cmp	r7, #8
 8005664:	d109      	bne.n	800567a <_printf_i+0x122>
 8005666:	6823      	ldr	r3, [r4, #0]
 8005668:	07db      	lsls	r3, r3, #31
 800566a:	d506      	bpl.n	800567a <_printf_i+0x122>
 800566c:	6863      	ldr	r3, [r4, #4]
 800566e:	6922      	ldr	r2, [r4, #16]
 8005670:	4293      	cmp	r3, r2
 8005672:	dc02      	bgt.n	800567a <_printf_i+0x122>
 8005674:	2330      	movs	r3, #48	; 0x30
 8005676:	3e01      	subs	r6, #1
 8005678:	7033      	strb	r3, [r6, #0]
 800567a:	9b04      	ldr	r3, [sp, #16]
 800567c:	1b9b      	subs	r3, r3, r6
 800567e:	6123      	str	r3, [r4, #16]
 8005680:	9b07      	ldr	r3, [sp, #28]
 8005682:	0021      	movs	r1, r4
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	9805      	ldr	r0, [sp, #20]
 8005688:	9b06      	ldr	r3, [sp, #24]
 800568a:	aa09      	add	r2, sp, #36	; 0x24
 800568c:	f7ff fef4 	bl	8005478 <_printf_common>
 8005690:	1c43      	adds	r3, r0, #1
 8005692:	d14c      	bne.n	800572e <_printf_i+0x1d6>
 8005694:	2001      	movs	r0, #1
 8005696:	4240      	negs	r0, r0
 8005698:	b00b      	add	sp, #44	; 0x2c
 800569a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800569c:	3145      	adds	r1, #69	; 0x45
 800569e:	700a      	strb	r2, [r1, #0]
 80056a0:	4a34      	ldr	r2, [pc, #208]	; (8005774 <_printf_i+0x21c>)
 80056a2:	9203      	str	r2, [sp, #12]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	6821      	ldr	r1, [r4, #0]
 80056a8:	ca20      	ldmia	r2!, {r5}
 80056aa:	601a      	str	r2, [r3, #0]
 80056ac:	0608      	lsls	r0, r1, #24
 80056ae:	d516      	bpl.n	80056de <_printf_i+0x186>
 80056b0:	07cb      	lsls	r3, r1, #31
 80056b2:	d502      	bpl.n	80056ba <_printf_i+0x162>
 80056b4:	2320      	movs	r3, #32
 80056b6:	4319      	orrs	r1, r3
 80056b8:	6021      	str	r1, [r4, #0]
 80056ba:	2710      	movs	r7, #16
 80056bc:	2d00      	cmp	r5, #0
 80056be:	d1b2      	bne.n	8005626 <_printf_i+0xce>
 80056c0:	2320      	movs	r3, #32
 80056c2:	6822      	ldr	r2, [r4, #0]
 80056c4:	439a      	bics	r2, r3
 80056c6:	6022      	str	r2, [r4, #0]
 80056c8:	e7ad      	b.n	8005626 <_printf_i+0xce>
 80056ca:	2220      	movs	r2, #32
 80056cc:	6809      	ldr	r1, [r1, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	6022      	str	r2, [r4, #0]
 80056d2:	0022      	movs	r2, r4
 80056d4:	2178      	movs	r1, #120	; 0x78
 80056d6:	3245      	adds	r2, #69	; 0x45
 80056d8:	7011      	strb	r1, [r2, #0]
 80056da:	4a27      	ldr	r2, [pc, #156]	; (8005778 <_printf_i+0x220>)
 80056dc:	e7e1      	b.n	80056a2 <_printf_i+0x14a>
 80056de:	0648      	lsls	r0, r1, #25
 80056e0:	d5e6      	bpl.n	80056b0 <_printf_i+0x158>
 80056e2:	b2ad      	uxth	r5, r5
 80056e4:	e7e4      	b.n	80056b0 <_printf_i+0x158>
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	680d      	ldr	r5, [r1, #0]
 80056ea:	1d10      	adds	r0, r2, #4
 80056ec:	6949      	ldr	r1, [r1, #20]
 80056ee:	6018      	str	r0, [r3, #0]
 80056f0:	6813      	ldr	r3, [r2, #0]
 80056f2:	062e      	lsls	r6, r5, #24
 80056f4:	d501      	bpl.n	80056fa <_printf_i+0x1a2>
 80056f6:	6019      	str	r1, [r3, #0]
 80056f8:	e002      	b.n	8005700 <_printf_i+0x1a8>
 80056fa:	066d      	lsls	r5, r5, #25
 80056fc:	d5fb      	bpl.n	80056f6 <_printf_i+0x19e>
 80056fe:	8019      	strh	r1, [r3, #0]
 8005700:	2300      	movs	r3, #0
 8005702:	9e04      	ldr	r6, [sp, #16]
 8005704:	6123      	str	r3, [r4, #16]
 8005706:	e7bb      	b.n	8005680 <_printf_i+0x128>
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	1d11      	adds	r1, r2, #4
 800570c:	6019      	str	r1, [r3, #0]
 800570e:	6816      	ldr	r6, [r2, #0]
 8005710:	2100      	movs	r1, #0
 8005712:	0030      	movs	r0, r6
 8005714:	6862      	ldr	r2, [r4, #4]
 8005716:	f000 fb57 	bl	8005dc8 <memchr>
 800571a:	2800      	cmp	r0, #0
 800571c:	d001      	beq.n	8005722 <_printf_i+0x1ca>
 800571e:	1b80      	subs	r0, r0, r6
 8005720:	6060      	str	r0, [r4, #4]
 8005722:	6863      	ldr	r3, [r4, #4]
 8005724:	6123      	str	r3, [r4, #16]
 8005726:	2300      	movs	r3, #0
 8005728:	9a04      	ldr	r2, [sp, #16]
 800572a:	7013      	strb	r3, [r2, #0]
 800572c:	e7a8      	b.n	8005680 <_printf_i+0x128>
 800572e:	6923      	ldr	r3, [r4, #16]
 8005730:	0032      	movs	r2, r6
 8005732:	9906      	ldr	r1, [sp, #24]
 8005734:	9805      	ldr	r0, [sp, #20]
 8005736:	9d07      	ldr	r5, [sp, #28]
 8005738:	47a8      	blx	r5
 800573a:	1c43      	adds	r3, r0, #1
 800573c:	d0aa      	beq.n	8005694 <_printf_i+0x13c>
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	079b      	lsls	r3, r3, #30
 8005742:	d415      	bmi.n	8005770 <_printf_i+0x218>
 8005744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005746:	68e0      	ldr	r0, [r4, #12]
 8005748:	4298      	cmp	r0, r3
 800574a:	daa5      	bge.n	8005698 <_printf_i+0x140>
 800574c:	0018      	movs	r0, r3
 800574e:	e7a3      	b.n	8005698 <_printf_i+0x140>
 8005750:	0022      	movs	r2, r4
 8005752:	2301      	movs	r3, #1
 8005754:	9906      	ldr	r1, [sp, #24]
 8005756:	9805      	ldr	r0, [sp, #20]
 8005758:	9e07      	ldr	r6, [sp, #28]
 800575a:	3219      	adds	r2, #25
 800575c:	47b0      	blx	r6
 800575e:	1c43      	adds	r3, r0, #1
 8005760:	d098      	beq.n	8005694 <_printf_i+0x13c>
 8005762:	3501      	adds	r5, #1
 8005764:	68e3      	ldr	r3, [r4, #12]
 8005766:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005768:	1a9b      	subs	r3, r3, r2
 800576a:	42ab      	cmp	r3, r5
 800576c:	dcf0      	bgt.n	8005750 <_printf_i+0x1f8>
 800576e:	e7e9      	b.n	8005744 <_printf_i+0x1ec>
 8005770:	2500      	movs	r5, #0
 8005772:	e7f7      	b.n	8005764 <_printf_i+0x20c>
 8005774:	080061df 	.word	0x080061df
 8005778:	080061f0 	.word	0x080061f0

0800577c <_sbrk_r>:
 800577c:	2300      	movs	r3, #0
 800577e:	b570      	push	{r4, r5, r6, lr}
 8005780:	4d06      	ldr	r5, [pc, #24]	; (800579c <_sbrk_r+0x20>)
 8005782:	0004      	movs	r4, r0
 8005784:	0008      	movs	r0, r1
 8005786:	602b      	str	r3, [r5, #0]
 8005788:	f7fc fd34 	bl	80021f4 <_sbrk>
 800578c:	1c43      	adds	r3, r0, #1
 800578e:	d103      	bne.n	8005798 <_sbrk_r+0x1c>
 8005790:	682b      	ldr	r3, [r5, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d000      	beq.n	8005798 <_sbrk_r+0x1c>
 8005796:	6023      	str	r3, [r4, #0]
 8005798:	bd70      	pop	{r4, r5, r6, pc}
 800579a:	46c0      	nop			; (mov r8, r8)
 800579c:	2000026c 	.word	0x2000026c

080057a0 <__swbuf_r>:
 80057a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057a2:	0005      	movs	r5, r0
 80057a4:	000e      	movs	r6, r1
 80057a6:	0014      	movs	r4, r2
 80057a8:	2800      	cmp	r0, #0
 80057aa:	d004      	beq.n	80057b6 <__swbuf_r+0x16>
 80057ac:	6983      	ldr	r3, [r0, #24]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <__swbuf_r+0x16>
 80057b2:	f000 f9f9 	bl	8005ba8 <__sinit>
 80057b6:	4b22      	ldr	r3, [pc, #136]	; (8005840 <__swbuf_r+0xa0>)
 80057b8:	429c      	cmp	r4, r3
 80057ba:	d12e      	bne.n	800581a <__swbuf_r+0x7a>
 80057bc:	686c      	ldr	r4, [r5, #4]
 80057be:	69a3      	ldr	r3, [r4, #24]
 80057c0:	60a3      	str	r3, [r4, #8]
 80057c2:	89a3      	ldrh	r3, [r4, #12]
 80057c4:	071b      	lsls	r3, r3, #28
 80057c6:	d532      	bpl.n	800582e <__swbuf_r+0x8e>
 80057c8:	6923      	ldr	r3, [r4, #16]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d02f      	beq.n	800582e <__swbuf_r+0x8e>
 80057ce:	6823      	ldr	r3, [r4, #0]
 80057d0:	6922      	ldr	r2, [r4, #16]
 80057d2:	b2f7      	uxtb	r7, r6
 80057d4:	1a98      	subs	r0, r3, r2
 80057d6:	6963      	ldr	r3, [r4, #20]
 80057d8:	b2f6      	uxtb	r6, r6
 80057da:	4283      	cmp	r3, r0
 80057dc:	dc05      	bgt.n	80057ea <__swbuf_r+0x4a>
 80057de:	0021      	movs	r1, r4
 80057e0:	0028      	movs	r0, r5
 80057e2:	f000 f93f 	bl	8005a64 <_fflush_r>
 80057e6:	2800      	cmp	r0, #0
 80057e8:	d127      	bne.n	800583a <__swbuf_r+0x9a>
 80057ea:	68a3      	ldr	r3, [r4, #8]
 80057ec:	3001      	adds	r0, #1
 80057ee:	3b01      	subs	r3, #1
 80057f0:	60a3      	str	r3, [r4, #8]
 80057f2:	6823      	ldr	r3, [r4, #0]
 80057f4:	1c5a      	adds	r2, r3, #1
 80057f6:	6022      	str	r2, [r4, #0]
 80057f8:	701f      	strb	r7, [r3, #0]
 80057fa:	6963      	ldr	r3, [r4, #20]
 80057fc:	4283      	cmp	r3, r0
 80057fe:	d004      	beq.n	800580a <__swbuf_r+0x6a>
 8005800:	89a3      	ldrh	r3, [r4, #12]
 8005802:	07db      	lsls	r3, r3, #31
 8005804:	d507      	bpl.n	8005816 <__swbuf_r+0x76>
 8005806:	2e0a      	cmp	r6, #10
 8005808:	d105      	bne.n	8005816 <__swbuf_r+0x76>
 800580a:	0021      	movs	r1, r4
 800580c:	0028      	movs	r0, r5
 800580e:	f000 f929 	bl	8005a64 <_fflush_r>
 8005812:	2800      	cmp	r0, #0
 8005814:	d111      	bne.n	800583a <__swbuf_r+0x9a>
 8005816:	0030      	movs	r0, r6
 8005818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800581a:	4b0a      	ldr	r3, [pc, #40]	; (8005844 <__swbuf_r+0xa4>)
 800581c:	429c      	cmp	r4, r3
 800581e:	d101      	bne.n	8005824 <__swbuf_r+0x84>
 8005820:	68ac      	ldr	r4, [r5, #8]
 8005822:	e7cc      	b.n	80057be <__swbuf_r+0x1e>
 8005824:	4b08      	ldr	r3, [pc, #32]	; (8005848 <__swbuf_r+0xa8>)
 8005826:	429c      	cmp	r4, r3
 8005828:	d1c9      	bne.n	80057be <__swbuf_r+0x1e>
 800582a:	68ec      	ldr	r4, [r5, #12]
 800582c:	e7c7      	b.n	80057be <__swbuf_r+0x1e>
 800582e:	0021      	movs	r1, r4
 8005830:	0028      	movs	r0, r5
 8005832:	f000 f80b 	bl	800584c <__swsetup_r>
 8005836:	2800      	cmp	r0, #0
 8005838:	d0c9      	beq.n	80057ce <__swbuf_r+0x2e>
 800583a:	2601      	movs	r6, #1
 800583c:	4276      	negs	r6, r6
 800583e:	e7ea      	b.n	8005816 <__swbuf_r+0x76>
 8005840:	08006224 	.word	0x08006224
 8005844:	08006244 	.word	0x08006244
 8005848:	08006204 	.word	0x08006204

0800584c <__swsetup_r>:
 800584c:	4b37      	ldr	r3, [pc, #220]	; (800592c <__swsetup_r+0xe0>)
 800584e:	b570      	push	{r4, r5, r6, lr}
 8005850:	681d      	ldr	r5, [r3, #0]
 8005852:	0006      	movs	r6, r0
 8005854:	000c      	movs	r4, r1
 8005856:	2d00      	cmp	r5, #0
 8005858:	d005      	beq.n	8005866 <__swsetup_r+0x1a>
 800585a:	69ab      	ldr	r3, [r5, #24]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d102      	bne.n	8005866 <__swsetup_r+0x1a>
 8005860:	0028      	movs	r0, r5
 8005862:	f000 f9a1 	bl	8005ba8 <__sinit>
 8005866:	4b32      	ldr	r3, [pc, #200]	; (8005930 <__swsetup_r+0xe4>)
 8005868:	429c      	cmp	r4, r3
 800586a:	d10f      	bne.n	800588c <__swsetup_r+0x40>
 800586c:	686c      	ldr	r4, [r5, #4]
 800586e:	230c      	movs	r3, #12
 8005870:	5ee2      	ldrsh	r2, [r4, r3]
 8005872:	b293      	uxth	r3, r2
 8005874:	0711      	lsls	r1, r2, #28
 8005876:	d42d      	bmi.n	80058d4 <__swsetup_r+0x88>
 8005878:	06d9      	lsls	r1, r3, #27
 800587a:	d411      	bmi.n	80058a0 <__swsetup_r+0x54>
 800587c:	2309      	movs	r3, #9
 800587e:	2001      	movs	r0, #1
 8005880:	6033      	str	r3, [r6, #0]
 8005882:	3337      	adds	r3, #55	; 0x37
 8005884:	4313      	orrs	r3, r2
 8005886:	81a3      	strh	r3, [r4, #12]
 8005888:	4240      	negs	r0, r0
 800588a:	bd70      	pop	{r4, r5, r6, pc}
 800588c:	4b29      	ldr	r3, [pc, #164]	; (8005934 <__swsetup_r+0xe8>)
 800588e:	429c      	cmp	r4, r3
 8005890:	d101      	bne.n	8005896 <__swsetup_r+0x4a>
 8005892:	68ac      	ldr	r4, [r5, #8]
 8005894:	e7eb      	b.n	800586e <__swsetup_r+0x22>
 8005896:	4b28      	ldr	r3, [pc, #160]	; (8005938 <__swsetup_r+0xec>)
 8005898:	429c      	cmp	r4, r3
 800589a:	d1e8      	bne.n	800586e <__swsetup_r+0x22>
 800589c:	68ec      	ldr	r4, [r5, #12]
 800589e:	e7e6      	b.n	800586e <__swsetup_r+0x22>
 80058a0:	075b      	lsls	r3, r3, #29
 80058a2:	d513      	bpl.n	80058cc <__swsetup_r+0x80>
 80058a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058a6:	2900      	cmp	r1, #0
 80058a8:	d008      	beq.n	80058bc <__swsetup_r+0x70>
 80058aa:	0023      	movs	r3, r4
 80058ac:	3344      	adds	r3, #68	; 0x44
 80058ae:	4299      	cmp	r1, r3
 80058b0:	d002      	beq.n	80058b8 <__swsetup_r+0x6c>
 80058b2:	0030      	movs	r0, r6
 80058b4:	f7ff fb9c 	bl	8004ff0 <_free_r>
 80058b8:	2300      	movs	r3, #0
 80058ba:	6363      	str	r3, [r4, #52]	; 0x34
 80058bc:	2224      	movs	r2, #36	; 0x24
 80058be:	89a3      	ldrh	r3, [r4, #12]
 80058c0:	4393      	bics	r3, r2
 80058c2:	81a3      	strh	r3, [r4, #12]
 80058c4:	2300      	movs	r3, #0
 80058c6:	6063      	str	r3, [r4, #4]
 80058c8:	6923      	ldr	r3, [r4, #16]
 80058ca:	6023      	str	r3, [r4, #0]
 80058cc:	2308      	movs	r3, #8
 80058ce:	89a2      	ldrh	r2, [r4, #12]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	81a3      	strh	r3, [r4, #12]
 80058d4:	6923      	ldr	r3, [r4, #16]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10b      	bne.n	80058f2 <__swsetup_r+0xa6>
 80058da:	21a0      	movs	r1, #160	; 0xa0
 80058dc:	2280      	movs	r2, #128	; 0x80
 80058de:	89a3      	ldrh	r3, [r4, #12]
 80058e0:	0089      	lsls	r1, r1, #2
 80058e2:	0092      	lsls	r2, r2, #2
 80058e4:	400b      	ands	r3, r1
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d003      	beq.n	80058f2 <__swsetup_r+0xa6>
 80058ea:	0021      	movs	r1, r4
 80058ec:	0030      	movs	r0, r6
 80058ee:	f000 fa27 	bl	8005d40 <__smakebuf_r>
 80058f2:	220c      	movs	r2, #12
 80058f4:	5ea3      	ldrsh	r3, [r4, r2]
 80058f6:	2001      	movs	r0, #1
 80058f8:	001a      	movs	r2, r3
 80058fa:	b299      	uxth	r1, r3
 80058fc:	4002      	ands	r2, r0
 80058fe:	4203      	tst	r3, r0
 8005900:	d00f      	beq.n	8005922 <__swsetup_r+0xd6>
 8005902:	2200      	movs	r2, #0
 8005904:	60a2      	str	r2, [r4, #8]
 8005906:	6962      	ldr	r2, [r4, #20]
 8005908:	4252      	negs	r2, r2
 800590a:	61a2      	str	r2, [r4, #24]
 800590c:	2000      	movs	r0, #0
 800590e:	6922      	ldr	r2, [r4, #16]
 8005910:	4282      	cmp	r2, r0
 8005912:	d1ba      	bne.n	800588a <__swsetup_r+0x3e>
 8005914:	060a      	lsls	r2, r1, #24
 8005916:	d5b8      	bpl.n	800588a <__swsetup_r+0x3e>
 8005918:	2240      	movs	r2, #64	; 0x40
 800591a:	4313      	orrs	r3, r2
 800591c:	81a3      	strh	r3, [r4, #12]
 800591e:	3801      	subs	r0, #1
 8005920:	e7b3      	b.n	800588a <__swsetup_r+0x3e>
 8005922:	0788      	lsls	r0, r1, #30
 8005924:	d400      	bmi.n	8005928 <__swsetup_r+0xdc>
 8005926:	6962      	ldr	r2, [r4, #20]
 8005928:	60a2      	str	r2, [r4, #8]
 800592a:	e7ef      	b.n	800590c <__swsetup_r+0xc0>
 800592c:	20000010 	.word	0x20000010
 8005930:	08006224 	.word	0x08006224
 8005934:	08006244 	.word	0x08006244
 8005938:	08006204 	.word	0x08006204

0800593c <abort>:
 800593c:	2006      	movs	r0, #6
 800593e:	b510      	push	{r4, lr}
 8005940:	f000 fa88 	bl	8005e54 <raise>
 8005944:	2001      	movs	r0, #1
 8005946:	f7fc fbe3 	bl	8002110 <_exit>
	...

0800594c <__sflush_r>:
 800594c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800594e:	898b      	ldrh	r3, [r1, #12]
 8005950:	0005      	movs	r5, r0
 8005952:	000c      	movs	r4, r1
 8005954:	071a      	lsls	r2, r3, #28
 8005956:	d45f      	bmi.n	8005a18 <__sflush_r+0xcc>
 8005958:	684a      	ldr	r2, [r1, #4]
 800595a:	2a00      	cmp	r2, #0
 800595c:	dc04      	bgt.n	8005968 <__sflush_r+0x1c>
 800595e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8005960:	2a00      	cmp	r2, #0
 8005962:	dc01      	bgt.n	8005968 <__sflush_r+0x1c>
 8005964:	2000      	movs	r0, #0
 8005966:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005968:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800596a:	2f00      	cmp	r7, #0
 800596c:	d0fa      	beq.n	8005964 <__sflush_r+0x18>
 800596e:	2200      	movs	r2, #0
 8005970:	2180      	movs	r1, #128	; 0x80
 8005972:	682e      	ldr	r6, [r5, #0]
 8005974:	602a      	str	r2, [r5, #0]
 8005976:	001a      	movs	r2, r3
 8005978:	0149      	lsls	r1, r1, #5
 800597a:	400a      	ands	r2, r1
 800597c:	420b      	tst	r3, r1
 800597e:	d034      	beq.n	80059ea <__sflush_r+0x9e>
 8005980:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005982:	89a3      	ldrh	r3, [r4, #12]
 8005984:	075b      	lsls	r3, r3, #29
 8005986:	d506      	bpl.n	8005996 <__sflush_r+0x4a>
 8005988:	6863      	ldr	r3, [r4, #4]
 800598a:	1ac0      	subs	r0, r0, r3
 800598c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800598e:	2b00      	cmp	r3, #0
 8005990:	d001      	beq.n	8005996 <__sflush_r+0x4a>
 8005992:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005994:	1ac0      	subs	r0, r0, r3
 8005996:	0002      	movs	r2, r0
 8005998:	6a21      	ldr	r1, [r4, #32]
 800599a:	2300      	movs	r3, #0
 800599c:	0028      	movs	r0, r5
 800599e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80059a0:	47b8      	blx	r7
 80059a2:	89a1      	ldrh	r1, [r4, #12]
 80059a4:	1c43      	adds	r3, r0, #1
 80059a6:	d106      	bne.n	80059b6 <__sflush_r+0x6a>
 80059a8:	682b      	ldr	r3, [r5, #0]
 80059aa:	2b1d      	cmp	r3, #29
 80059ac:	d831      	bhi.n	8005a12 <__sflush_r+0xc6>
 80059ae:	4a2c      	ldr	r2, [pc, #176]	; (8005a60 <__sflush_r+0x114>)
 80059b0:	40da      	lsrs	r2, r3
 80059b2:	07d3      	lsls	r3, r2, #31
 80059b4:	d52d      	bpl.n	8005a12 <__sflush_r+0xc6>
 80059b6:	2300      	movs	r3, #0
 80059b8:	6063      	str	r3, [r4, #4]
 80059ba:	6923      	ldr	r3, [r4, #16]
 80059bc:	6023      	str	r3, [r4, #0]
 80059be:	04cb      	lsls	r3, r1, #19
 80059c0:	d505      	bpl.n	80059ce <__sflush_r+0x82>
 80059c2:	1c43      	adds	r3, r0, #1
 80059c4:	d102      	bne.n	80059cc <__sflush_r+0x80>
 80059c6:	682b      	ldr	r3, [r5, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d100      	bne.n	80059ce <__sflush_r+0x82>
 80059cc:	6560      	str	r0, [r4, #84]	; 0x54
 80059ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059d0:	602e      	str	r6, [r5, #0]
 80059d2:	2900      	cmp	r1, #0
 80059d4:	d0c6      	beq.n	8005964 <__sflush_r+0x18>
 80059d6:	0023      	movs	r3, r4
 80059d8:	3344      	adds	r3, #68	; 0x44
 80059da:	4299      	cmp	r1, r3
 80059dc:	d002      	beq.n	80059e4 <__sflush_r+0x98>
 80059de:	0028      	movs	r0, r5
 80059e0:	f7ff fb06 	bl	8004ff0 <_free_r>
 80059e4:	2000      	movs	r0, #0
 80059e6:	6360      	str	r0, [r4, #52]	; 0x34
 80059e8:	e7bd      	b.n	8005966 <__sflush_r+0x1a>
 80059ea:	2301      	movs	r3, #1
 80059ec:	0028      	movs	r0, r5
 80059ee:	6a21      	ldr	r1, [r4, #32]
 80059f0:	47b8      	blx	r7
 80059f2:	1c43      	adds	r3, r0, #1
 80059f4:	d1c5      	bne.n	8005982 <__sflush_r+0x36>
 80059f6:	682b      	ldr	r3, [r5, #0]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d0c2      	beq.n	8005982 <__sflush_r+0x36>
 80059fc:	2b1d      	cmp	r3, #29
 80059fe:	d001      	beq.n	8005a04 <__sflush_r+0xb8>
 8005a00:	2b16      	cmp	r3, #22
 8005a02:	d101      	bne.n	8005a08 <__sflush_r+0xbc>
 8005a04:	602e      	str	r6, [r5, #0]
 8005a06:	e7ad      	b.n	8005964 <__sflush_r+0x18>
 8005a08:	2340      	movs	r3, #64	; 0x40
 8005a0a:	89a2      	ldrh	r2, [r4, #12]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	81a3      	strh	r3, [r4, #12]
 8005a10:	e7a9      	b.n	8005966 <__sflush_r+0x1a>
 8005a12:	2340      	movs	r3, #64	; 0x40
 8005a14:	430b      	orrs	r3, r1
 8005a16:	e7fa      	b.n	8005a0e <__sflush_r+0xc2>
 8005a18:	690f      	ldr	r7, [r1, #16]
 8005a1a:	2f00      	cmp	r7, #0
 8005a1c:	d0a2      	beq.n	8005964 <__sflush_r+0x18>
 8005a1e:	680a      	ldr	r2, [r1, #0]
 8005a20:	600f      	str	r7, [r1, #0]
 8005a22:	1bd2      	subs	r2, r2, r7
 8005a24:	9201      	str	r2, [sp, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	079b      	lsls	r3, r3, #30
 8005a2a:	d100      	bne.n	8005a2e <__sflush_r+0xe2>
 8005a2c:	694a      	ldr	r2, [r1, #20]
 8005a2e:	60a2      	str	r2, [r4, #8]
 8005a30:	9b01      	ldr	r3, [sp, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	dc00      	bgt.n	8005a38 <__sflush_r+0xec>
 8005a36:	e795      	b.n	8005964 <__sflush_r+0x18>
 8005a38:	003a      	movs	r2, r7
 8005a3a:	0028      	movs	r0, r5
 8005a3c:	9b01      	ldr	r3, [sp, #4]
 8005a3e:	6a21      	ldr	r1, [r4, #32]
 8005a40:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005a42:	47b0      	blx	r6
 8005a44:	2800      	cmp	r0, #0
 8005a46:	dc06      	bgt.n	8005a56 <__sflush_r+0x10a>
 8005a48:	2340      	movs	r3, #64	; 0x40
 8005a4a:	2001      	movs	r0, #1
 8005a4c:	89a2      	ldrh	r2, [r4, #12]
 8005a4e:	4240      	negs	r0, r0
 8005a50:	4313      	orrs	r3, r2
 8005a52:	81a3      	strh	r3, [r4, #12]
 8005a54:	e787      	b.n	8005966 <__sflush_r+0x1a>
 8005a56:	9b01      	ldr	r3, [sp, #4]
 8005a58:	183f      	adds	r7, r7, r0
 8005a5a:	1a1b      	subs	r3, r3, r0
 8005a5c:	9301      	str	r3, [sp, #4]
 8005a5e:	e7e7      	b.n	8005a30 <__sflush_r+0xe4>
 8005a60:	20400001 	.word	0x20400001

08005a64 <_fflush_r>:
 8005a64:	690b      	ldr	r3, [r1, #16]
 8005a66:	b570      	push	{r4, r5, r6, lr}
 8005a68:	0005      	movs	r5, r0
 8005a6a:	000c      	movs	r4, r1
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d102      	bne.n	8005a76 <_fflush_r+0x12>
 8005a70:	2500      	movs	r5, #0
 8005a72:	0028      	movs	r0, r5
 8005a74:	bd70      	pop	{r4, r5, r6, pc}
 8005a76:	2800      	cmp	r0, #0
 8005a78:	d004      	beq.n	8005a84 <_fflush_r+0x20>
 8005a7a:	6983      	ldr	r3, [r0, #24]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <_fflush_r+0x20>
 8005a80:	f000 f892 	bl	8005ba8 <__sinit>
 8005a84:	4b14      	ldr	r3, [pc, #80]	; (8005ad8 <_fflush_r+0x74>)
 8005a86:	429c      	cmp	r4, r3
 8005a88:	d11b      	bne.n	8005ac2 <_fflush_r+0x5e>
 8005a8a:	686c      	ldr	r4, [r5, #4]
 8005a8c:	220c      	movs	r2, #12
 8005a8e:	5ea3      	ldrsh	r3, [r4, r2]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d0ed      	beq.n	8005a70 <_fflush_r+0xc>
 8005a94:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a96:	07d2      	lsls	r2, r2, #31
 8005a98:	d404      	bmi.n	8005aa4 <_fflush_r+0x40>
 8005a9a:	059b      	lsls	r3, r3, #22
 8005a9c:	d402      	bmi.n	8005aa4 <_fflush_r+0x40>
 8005a9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005aa0:	f000 f923 	bl	8005cea <__retarget_lock_acquire_recursive>
 8005aa4:	0028      	movs	r0, r5
 8005aa6:	0021      	movs	r1, r4
 8005aa8:	f7ff ff50 	bl	800594c <__sflush_r>
 8005aac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005aae:	0005      	movs	r5, r0
 8005ab0:	07db      	lsls	r3, r3, #31
 8005ab2:	d4de      	bmi.n	8005a72 <_fflush_r+0xe>
 8005ab4:	89a3      	ldrh	r3, [r4, #12]
 8005ab6:	059b      	lsls	r3, r3, #22
 8005ab8:	d4db      	bmi.n	8005a72 <_fflush_r+0xe>
 8005aba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005abc:	f000 f916 	bl	8005cec <__retarget_lock_release_recursive>
 8005ac0:	e7d7      	b.n	8005a72 <_fflush_r+0xe>
 8005ac2:	4b06      	ldr	r3, [pc, #24]	; (8005adc <_fflush_r+0x78>)
 8005ac4:	429c      	cmp	r4, r3
 8005ac6:	d101      	bne.n	8005acc <_fflush_r+0x68>
 8005ac8:	68ac      	ldr	r4, [r5, #8]
 8005aca:	e7df      	b.n	8005a8c <_fflush_r+0x28>
 8005acc:	4b04      	ldr	r3, [pc, #16]	; (8005ae0 <_fflush_r+0x7c>)
 8005ace:	429c      	cmp	r4, r3
 8005ad0:	d1dc      	bne.n	8005a8c <_fflush_r+0x28>
 8005ad2:	68ec      	ldr	r4, [r5, #12]
 8005ad4:	e7da      	b.n	8005a8c <_fflush_r+0x28>
 8005ad6:	46c0      	nop			; (mov r8, r8)
 8005ad8:	08006224 	.word	0x08006224
 8005adc:	08006244 	.word	0x08006244
 8005ae0:	08006204 	.word	0x08006204

08005ae4 <std>:
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	b510      	push	{r4, lr}
 8005ae8:	0004      	movs	r4, r0
 8005aea:	6003      	str	r3, [r0, #0]
 8005aec:	6043      	str	r3, [r0, #4]
 8005aee:	6083      	str	r3, [r0, #8]
 8005af0:	8181      	strh	r1, [r0, #12]
 8005af2:	6643      	str	r3, [r0, #100]	; 0x64
 8005af4:	0019      	movs	r1, r3
 8005af6:	81c2      	strh	r2, [r0, #14]
 8005af8:	6103      	str	r3, [r0, #16]
 8005afa:	6143      	str	r3, [r0, #20]
 8005afc:	6183      	str	r3, [r0, #24]
 8005afe:	2208      	movs	r2, #8
 8005b00:	305c      	adds	r0, #92	; 0x5c
 8005b02:	f7ff f9f6 	bl	8004ef2 <memset>
 8005b06:	4b05      	ldr	r3, [pc, #20]	; (8005b1c <std+0x38>)
 8005b08:	6224      	str	r4, [r4, #32]
 8005b0a:	6263      	str	r3, [r4, #36]	; 0x24
 8005b0c:	4b04      	ldr	r3, [pc, #16]	; (8005b20 <std+0x3c>)
 8005b0e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b10:	4b04      	ldr	r3, [pc, #16]	; (8005b24 <std+0x40>)
 8005b12:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b14:	4b04      	ldr	r3, [pc, #16]	; (8005b28 <std+0x44>)
 8005b16:	6323      	str	r3, [r4, #48]	; 0x30
 8005b18:	bd10      	pop	{r4, pc}
 8005b1a:	46c0      	nop			; (mov r8, r8)
 8005b1c:	08005e95 	.word	0x08005e95
 8005b20:	08005ebd 	.word	0x08005ebd
 8005b24:	08005ef5 	.word	0x08005ef5
 8005b28:	08005f21 	.word	0x08005f21

08005b2c <_cleanup_r>:
 8005b2c:	b510      	push	{r4, lr}
 8005b2e:	4902      	ldr	r1, [pc, #8]	; (8005b38 <_cleanup_r+0xc>)
 8005b30:	f000 f8ba 	bl	8005ca8 <_fwalk_reent>
 8005b34:	bd10      	pop	{r4, pc}
 8005b36:	46c0      	nop			; (mov r8, r8)
 8005b38:	08005a65 	.word	0x08005a65

08005b3c <__sfmoreglue>:
 8005b3c:	b570      	push	{r4, r5, r6, lr}
 8005b3e:	2568      	movs	r5, #104	; 0x68
 8005b40:	1e4a      	subs	r2, r1, #1
 8005b42:	4355      	muls	r5, r2
 8005b44:	000e      	movs	r6, r1
 8005b46:	0029      	movs	r1, r5
 8005b48:	3174      	adds	r1, #116	; 0x74
 8005b4a:	f7ff fabd 	bl	80050c8 <_malloc_r>
 8005b4e:	1e04      	subs	r4, r0, #0
 8005b50:	d008      	beq.n	8005b64 <__sfmoreglue+0x28>
 8005b52:	2100      	movs	r1, #0
 8005b54:	002a      	movs	r2, r5
 8005b56:	6001      	str	r1, [r0, #0]
 8005b58:	6046      	str	r6, [r0, #4]
 8005b5a:	300c      	adds	r0, #12
 8005b5c:	60a0      	str	r0, [r4, #8]
 8005b5e:	3268      	adds	r2, #104	; 0x68
 8005b60:	f7ff f9c7 	bl	8004ef2 <memset>
 8005b64:	0020      	movs	r0, r4
 8005b66:	bd70      	pop	{r4, r5, r6, pc}

08005b68 <__sfp_lock_acquire>:
 8005b68:	b510      	push	{r4, lr}
 8005b6a:	4802      	ldr	r0, [pc, #8]	; (8005b74 <__sfp_lock_acquire+0xc>)
 8005b6c:	f000 f8bd 	bl	8005cea <__retarget_lock_acquire_recursive>
 8005b70:	bd10      	pop	{r4, pc}
 8005b72:	46c0      	nop			; (mov r8, r8)
 8005b74:	20000269 	.word	0x20000269

08005b78 <__sfp_lock_release>:
 8005b78:	b510      	push	{r4, lr}
 8005b7a:	4802      	ldr	r0, [pc, #8]	; (8005b84 <__sfp_lock_release+0xc>)
 8005b7c:	f000 f8b6 	bl	8005cec <__retarget_lock_release_recursive>
 8005b80:	bd10      	pop	{r4, pc}
 8005b82:	46c0      	nop			; (mov r8, r8)
 8005b84:	20000269 	.word	0x20000269

08005b88 <__sinit_lock_acquire>:
 8005b88:	b510      	push	{r4, lr}
 8005b8a:	4802      	ldr	r0, [pc, #8]	; (8005b94 <__sinit_lock_acquire+0xc>)
 8005b8c:	f000 f8ad 	bl	8005cea <__retarget_lock_acquire_recursive>
 8005b90:	bd10      	pop	{r4, pc}
 8005b92:	46c0      	nop			; (mov r8, r8)
 8005b94:	2000026a 	.word	0x2000026a

08005b98 <__sinit_lock_release>:
 8005b98:	b510      	push	{r4, lr}
 8005b9a:	4802      	ldr	r0, [pc, #8]	; (8005ba4 <__sinit_lock_release+0xc>)
 8005b9c:	f000 f8a6 	bl	8005cec <__retarget_lock_release_recursive>
 8005ba0:	bd10      	pop	{r4, pc}
 8005ba2:	46c0      	nop			; (mov r8, r8)
 8005ba4:	2000026a 	.word	0x2000026a

08005ba8 <__sinit>:
 8005ba8:	b513      	push	{r0, r1, r4, lr}
 8005baa:	0004      	movs	r4, r0
 8005bac:	f7ff ffec 	bl	8005b88 <__sinit_lock_acquire>
 8005bb0:	69a3      	ldr	r3, [r4, #24]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <__sinit+0x14>
 8005bb6:	f7ff ffef 	bl	8005b98 <__sinit_lock_release>
 8005bba:	bd13      	pop	{r0, r1, r4, pc}
 8005bbc:	64a3      	str	r3, [r4, #72]	; 0x48
 8005bbe:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005bc0:	6523      	str	r3, [r4, #80]	; 0x50
 8005bc2:	4b13      	ldr	r3, [pc, #76]	; (8005c10 <__sinit+0x68>)
 8005bc4:	4a13      	ldr	r2, [pc, #76]	; (8005c14 <__sinit+0x6c>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	62a2      	str	r2, [r4, #40]	; 0x28
 8005bca:	9301      	str	r3, [sp, #4]
 8005bcc:	42a3      	cmp	r3, r4
 8005bce:	d101      	bne.n	8005bd4 <__sinit+0x2c>
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	61a3      	str	r3, [r4, #24]
 8005bd4:	0020      	movs	r0, r4
 8005bd6:	f000 f81f 	bl	8005c18 <__sfp>
 8005bda:	6060      	str	r0, [r4, #4]
 8005bdc:	0020      	movs	r0, r4
 8005bde:	f000 f81b 	bl	8005c18 <__sfp>
 8005be2:	60a0      	str	r0, [r4, #8]
 8005be4:	0020      	movs	r0, r4
 8005be6:	f000 f817 	bl	8005c18 <__sfp>
 8005bea:	2200      	movs	r2, #0
 8005bec:	2104      	movs	r1, #4
 8005bee:	60e0      	str	r0, [r4, #12]
 8005bf0:	6860      	ldr	r0, [r4, #4]
 8005bf2:	f7ff ff77 	bl	8005ae4 <std>
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	2109      	movs	r1, #9
 8005bfa:	68a0      	ldr	r0, [r4, #8]
 8005bfc:	f7ff ff72 	bl	8005ae4 <std>
 8005c00:	2202      	movs	r2, #2
 8005c02:	2112      	movs	r1, #18
 8005c04:	68e0      	ldr	r0, [r4, #12]
 8005c06:	f7ff ff6d 	bl	8005ae4 <std>
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	61a3      	str	r3, [r4, #24]
 8005c0e:	e7d2      	b.n	8005bb6 <__sinit+0xe>
 8005c10:	0800611c 	.word	0x0800611c
 8005c14:	08005b2d 	.word	0x08005b2d

08005c18 <__sfp>:
 8005c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1a:	0007      	movs	r7, r0
 8005c1c:	f7ff ffa4 	bl	8005b68 <__sfp_lock_acquire>
 8005c20:	4b1f      	ldr	r3, [pc, #124]	; (8005ca0 <__sfp+0x88>)
 8005c22:	681e      	ldr	r6, [r3, #0]
 8005c24:	69b3      	ldr	r3, [r6, #24]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d102      	bne.n	8005c30 <__sfp+0x18>
 8005c2a:	0030      	movs	r0, r6
 8005c2c:	f7ff ffbc 	bl	8005ba8 <__sinit>
 8005c30:	3648      	adds	r6, #72	; 0x48
 8005c32:	68b4      	ldr	r4, [r6, #8]
 8005c34:	6873      	ldr	r3, [r6, #4]
 8005c36:	3b01      	subs	r3, #1
 8005c38:	d504      	bpl.n	8005c44 <__sfp+0x2c>
 8005c3a:	6833      	ldr	r3, [r6, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d022      	beq.n	8005c86 <__sfp+0x6e>
 8005c40:	6836      	ldr	r6, [r6, #0]
 8005c42:	e7f6      	b.n	8005c32 <__sfp+0x1a>
 8005c44:	220c      	movs	r2, #12
 8005c46:	5ea5      	ldrsh	r5, [r4, r2]
 8005c48:	2d00      	cmp	r5, #0
 8005c4a:	d11a      	bne.n	8005c82 <__sfp+0x6a>
 8005c4c:	0020      	movs	r0, r4
 8005c4e:	4b15      	ldr	r3, [pc, #84]	; (8005ca4 <__sfp+0x8c>)
 8005c50:	3058      	adds	r0, #88	; 0x58
 8005c52:	60e3      	str	r3, [r4, #12]
 8005c54:	6665      	str	r5, [r4, #100]	; 0x64
 8005c56:	f000 f847 	bl	8005ce8 <__retarget_lock_init_recursive>
 8005c5a:	f7ff ff8d 	bl	8005b78 <__sfp_lock_release>
 8005c5e:	0020      	movs	r0, r4
 8005c60:	2208      	movs	r2, #8
 8005c62:	0029      	movs	r1, r5
 8005c64:	6025      	str	r5, [r4, #0]
 8005c66:	60a5      	str	r5, [r4, #8]
 8005c68:	6065      	str	r5, [r4, #4]
 8005c6a:	6125      	str	r5, [r4, #16]
 8005c6c:	6165      	str	r5, [r4, #20]
 8005c6e:	61a5      	str	r5, [r4, #24]
 8005c70:	305c      	adds	r0, #92	; 0x5c
 8005c72:	f7ff f93e 	bl	8004ef2 <memset>
 8005c76:	6365      	str	r5, [r4, #52]	; 0x34
 8005c78:	63a5      	str	r5, [r4, #56]	; 0x38
 8005c7a:	64a5      	str	r5, [r4, #72]	; 0x48
 8005c7c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005c7e:	0020      	movs	r0, r4
 8005c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c82:	3468      	adds	r4, #104	; 0x68
 8005c84:	e7d7      	b.n	8005c36 <__sfp+0x1e>
 8005c86:	2104      	movs	r1, #4
 8005c88:	0038      	movs	r0, r7
 8005c8a:	f7ff ff57 	bl	8005b3c <__sfmoreglue>
 8005c8e:	1e04      	subs	r4, r0, #0
 8005c90:	6030      	str	r0, [r6, #0]
 8005c92:	d1d5      	bne.n	8005c40 <__sfp+0x28>
 8005c94:	f7ff ff70 	bl	8005b78 <__sfp_lock_release>
 8005c98:	230c      	movs	r3, #12
 8005c9a:	603b      	str	r3, [r7, #0]
 8005c9c:	e7ef      	b.n	8005c7e <__sfp+0x66>
 8005c9e:	46c0      	nop			; (mov r8, r8)
 8005ca0:	0800611c 	.word	0x0800611c
 8005ca4:	ffff0001 	.word	0xffff0001

08005ca8 <_fwalk_reent>:
 8005ca8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005caa:	0004      	movs	r4, r0
 8005cac:	0006      	movs	r6, r0
 8005cae:	2700      	movs	r7, #0
 8005cb0:	9101      	str	r1, [sp, #4]
 8005cb2:	3448      	adds	r4, #72	; 0x48
 8005cb4:	6863      	ldr	r3, [r4, #4]
 8005cb6:	68a5      	ldr	r5, [r4, #8]
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	9b00      	ldr	r3, [sp, #0]
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	d504      	bpl.n	8005ccc <_fwalk_reent+0x24>
 8005cc2:	6824      	ldr	r4, [r4, #0]
 8005cc4:	2c00      	cmp	r4, #0
 8005cc6:	d1f5      	bne.n	8005cb4 <_fwalk_reent+0xc>
 8005cc8:	0038      	movs	r0, r7
 8005cca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005ccc:	89ab      	ldrh	r3, [r5, #12]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d908      	bls.n	8005ce4 <_fwalk_reent+0x3c>
 8005cd2:	220e      	movs	r2, #14
 8005cd4:	5eab      	ldrsh	r3, [r5, r2]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	d004      	beq.n	8005ce4 <_fwalk_reent+0x3c>
 8005cda:	0029      	movs	r1, r5
 8005cdc:	0030      	movs	r0, r6
 8005cde:	9b01      	ldr	r3, [sp, #4]
 8005ce0:	4798      	blx	r3
 8005ce2:	4307      	orrs	r7, r0
 8005ce4:	3568      	adds	r5, #104	; 0x68
 8005ce6:	e7e8      	b.n	8005cba <_fwalk_reent+0x12>

08005ce8 <__retarget_lock_init_recursive>:
 8005ce8:	4770      	bx	lr

08005cea <__retarget_lock_acquire_recursive>:
 8005cea:	4770      	bx	lr

08005cec <__retarget_lock_release_recursive>:
 8005cec:	4770      	bx	lr
	...

08005cf0 <__swhatbuf_r>:
 8005cf0:	b570      	push	{r4, r5, r6, lr}
 8005cf2:	000e      	movs	r6, r1
 8005cf4:	001d      	movs	r5, r3
 8005cf6:	230e      	movs	r3, #14
 8005cf8:	5ec9      	ldrsh	r1, [r1, r3]
 8005cfa:	0014      	movs	r4, r2
 8005cfc:	b096      	sub	sp, #88	; 0x58
 8005cfe:	2900      	cmp	r1, #0
 8005d00:	da08      	bge.n	8005d14 <__swhatbuf_r+0x24>
 8005d02:	220c      	movs	r2, #12
 8005d04:	5eb3      	ldrsh	r3, [r6, r2]
 8005d06:	2200      	movs	r2, #0
 8005d08:	602a      	str	r2, [r5, #0]
 8005d0a:	061b      	lsls	r3, r3, #24
 8005d0c:	d411      	bmi.n	8005d32 <__swhatbuf_r+0x42>
 8005d0e:	2380      	movs	r3, #128	; 0x80
 8005d10:	00db      	lsls	r3, r3, #3
 8005d12:	e00f      	b.n	8005d34 <__swhatbuf_r+0x44>
 8005d14:	466a      	mov	r2, sp
 8005d16:	f000 f92f 	bl	8005f78 <_fstat_r>
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	dbf1      	blt.n	8005d02 <__swhatbuf_r+0x12>
 8005d1e:	23f0      	movs	r3, #240	; 0xf0
 8005d20:	9901      	ldr	r1, [sp, #4]
 8005d22:	021b      	lsls	r3, r3, #8
 8005d24:	4019      	ands	r1, r3
 8005d26:	4b05      	ldr	r3, [pc, #20]	; (8005d3c <__swhatbuf_r+0x4c>)
 8005d28:	18c9      	adds	r1, r1, r3
 8005d2a:	424b      	negs	r3, r1
 8005d2c:	4159      	adcs	r1, r3
 8005d2e:	6029      	str	r1, [r5, #0]
 8005d30:	e7ed      	b.n	8005d0e <__swhatbuf_r+0x1e>
 8005d32:	2340      	movs	r3, #64	; 0x40
 8005d34:	2000      	movs	r0, #0
 8005d36:	6023      	str	r3, [r4, #0]
 8005d38:	b016      	add	sp, #88	; 0x58
 8005d3a:	bd70      	pop	{r4, r5, r6, pc}
 8005d3c:	ffffe000 	.word	0xffffe000

08005d40 <__smakebuf_r>:
 8005d40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d42:	2602      	movs	r6, #2
 8005d44:	898b      	ldrh	r3, [r1, #12]
 8005d46:	0005      	movs	r5, r0
 8005d48:	000c      	movs	r4, r1
 8005d4a:	4233      	tst	r3, r6
 8005d4c:	d006      	beq.n	8005d5c <__smakebuf_r+0x1c>
 8005d4e:	0023      	movs	r3, r4
 8005d50:	3347      	adds	r3, #71	; 0x47
 8005d52:	6023      	str	r3, [r4, #0]
 8005d54:	6123      	str	r3, [r4, #16]
 8005d56:	2301      	movs	r3, #1
 8005d58:	6163      	str	r3, [r4, #20]
 8005d5a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005d5c:	466a      	mov	r2, sp
 8005d5e:	ab01      	add	r3, sp, #4
 8005d60:	f7ff ffc6 	bl	8005cf0 <__swhatbuf_r>
 8005d64:	9900      	ldr	r1, [sp, #0]
 8005d66:	0007      	movs	r7, r0
 8005d68:	0028      	movs	r0, r5
 8005d6a:	f7ff f9ad 	bl	80050c8 <_malloc_r>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	d108      	bne.n	8005d84 <__smakebuf_r+0x44>
 8005d72:	220c      	movs	r2, #12
 8005d74:	5ea3      	ldrsh	r3, [r4, r2]
 8005d76:	059a      	lsls	r2, r3, #22
 8005d78:	d4ef      	bmi.n	8005d5a <__smakebuf_r+0x1a>
 8005d7a:	2203      	movs	r2, #3
 8005d7c:	4393      	bics	r3, r2
 8005d7e:	431e      	orrs	r6, r3
 8005d80:	81a6      	strh	r6, [r4, #12]
 8005d82:	e7e4      	b.n	8005d4e <__smakebuf_r+0xe>
 8005d84:	4b0f      	ldr	r3, [pc, #60]	; (8005dc4 <__smakebuf_r+0x84>)
 8005d86:	62ab      	str	r3, [r5, #40]	; 0x28
 8005d88:	2380      	movs	r3, #128	; 0x80
 8005d8a:	89a2      	ldrh	r2, [r4, #12]
 8005d8c:	6020      	str	r0, [r4, #0]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	81a3      	strh	r3, [r4, #12]
 8005d92:	9b00      	ldr	r3, [sp, #0]
 8005d94:	6120      	str	r0, [r4, #16]
 8005d96:	6163      	str	r3, [r4, #20]
 8005d98:	9b01      	ldr	r3, [sp, #4]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00d      	beq.n	8005dba <__smakebuf_r+0x7a>
 8005d9e:	0028      	movs	r0, r5
 8005da0:	230e      	movs	r3, #14
 8005da2:	5ee1      	ldrsh	r1, [r4, r3]
 8005da4:	f000 f8fa 	bl	8005f9c <_isatty_r>
 8005da8:	2800      	cmp	r0, #0
 8005daa:	d006      	beq.n	8005dba <__smakebuf_r+0x7a>
 8005dac:	2203      	movs	r2, #3
 8005dae:	89a3      	ldrh	r3, [r4, #12]
 8005db0:	4393      	bics	r3, r2
 8005db2:	001a      	movs	r2, r3
 8005db4:	2301      	movs	r3, #1
 8005db6:	4313      	orrs	r3, r2
 8005db8:	81a3      	strh	r3, [r4, #12]
 8005dba:	89a0      	ldrh	r0, [r4, #12]
 8005dbc:	4307      	orrs	r7, r0
 8005dbe:	81a7      	strh	r7, [r4, #12]
 8005dc0:	e7cb      	b.n	8005d5a <__smakebuf_r+0x1a>
 8005dc2:	46c0      	nop			; (mov r8, r8)
 8005dc4:	08005b2d 	.word	0x08005b2d

08005dc8 <memchr>:
 8005dc8:	b2c9      	uxtb	r1, r1
 8005dca:	1882      	adds	r2, r0, r2
 8005dcc:	4290      	cmp	r0, r2
 8005dce:	d101      	bne.n	8005dd4 <memchr+0xc>
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	4770      	bx	lr
 8005dd4:	7803      	ldrb	r3, [r0, #0]
 8005dd6:	428b      	cmp	r3, r1
 8005dd8:	d0fb      	beq.n	8005dd2 <memchr+0xa>
 8005dda:	3001      	adds	r0, #1
 8005ddc:	e7f6      	b.n	8005dcc <memchr+0x4>
	...

08005de0 <__malloc_lock>:
 8005de0:	b510      	push	{r4, lr}
 8005de2:	4802      	ldr	r0, [pc, #8]	; (8005dec <__malloc_lock+0xc>)
 8005de4:	f7ff ff81 	bl	8005cea <__retarget_lock_acquire_recursive>
 8005de8:	bd10      	pop	{r4, pc}
 8005dea:	46c0      	nop			; (mov r8, r8)
 8005dec:	20000268 	.word	0x20000268

08005df0 <__malloc_unlock>:
 8005df0:	b510      	push	{r4, lr}
 8005df2:	4802      	ldr	r0, [pc, #8]	; (8005dfc <__malloc_unlock+0xc>)
 8005df4:	f7ff ff7a 	bl	8005cec <__retarget_lock_release_recursive>
 8005df8:	bd10      	pop	{r4, pc}
 8005dfa:	46c0      	nop			; (mov r8, r8)
 8005dfc:	20000268 	.word	0x20000268

08005e00 <_raise_r>:
 8005e00:	b570      	push	{r4, r5, r6, lr}
 8005e02:	0004      	movs	r4, r0
 8005e04:	000d      	movs	r5, r1
 8005e06:	291f      	cmp	r1, #31
 8005e08:	d904      	bls.n	8005e14 <_raise_r+0x14>
 8005e0a:	2316      	movs	r3, #22
 8005e0c:	6003      	str	r3, [r0, #0]
 8005e0e:	2001      	movs	r0, #1
 8005e10:	4240      	negs	r0, r0
 8005e12:	bd70      	pop	{r4, r5, r6, pc}
 8005e14:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d004      	beq.n	8005e24 <_raise_r+0x24>
 8005e1a:	008a      	lsls	r2, r1, #2
 8005e1c:	189b      	adds	r3, r3, r2
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	2a00      	cmp	r2, #0
 8005e22:	d108      	bne.n	8005e36 <_raise_r+0x36>
 8005e24:	0020      	movs	r0, r4
 8005e26:	f000 f831 	bl	8005e8c <_getpid_r>
 8005e2a:	002a      	movs	r2, r5
 8005e2c:	0001      	movs	r1, r0
 8005e2e:	0020      	movs	r0, r4
 8005e30:	f000 f81a 	bl	8005e68 <_kill_r>
 8005e34:	e7ed      	b.n	8005e12 <_raise_r+0x12>
 8005e36:	2000      	movs	r0, #0
 8005e38:	2a01      	cmp	r2, #1
 8005e3a:	d0ea      	beq.n	8005e12 <_raise_r+0x12>
 8005e3c:	1c51      	adds	r1, r2, #1
 8005e3e:	d103      	bne.n	8005e48 <_raise_r+0x48>
 8005e40:	2316      	movs	r3, #22
 8005e42:	3001      	adds	r0, #1
 8005e44:	6023      	str	r3, [r4, #0]
 8005e46:	e7e4      	b.n	8005e12 <_raise_r+0x12>
 8005e48:	2400      	movs	r4, #0
 8005e4a:	0028      	movs	r0, r5
 8005e4c:	601c      	str	r4, [r3, #0]
 8005e4e:	4790      	blx	r2
 8005e50:	0020      	movs	r0, r4
 8005e52:	e7de      	b.n	8005e12 <_raise_r+0x12>

08005e54 <raise>:
 8005e54:	b510      	push	{r4, lr}
 8005e56:	4b03      	ldr	r3, [pc, #12]	; (8005e64 <raise+0x10>)
 8005e58:	0001      	movs	r1, r0
 8005e5a:	6818      	ldr	r0, [r3, #0]
 8005e5c:	f7ff ffd0 	bl	8005e00 <_raise_r>
 8005e60:	bd10      	pop	{r4, pc}
 8005e62:	46c0      	nop			; (mov r8, r8)
 8005e64:	20000010 	.word	0x20000010

08005e68 <_kill_r>:
 8005e68:	2300      	movs	r3, #0
 8005e6a:	b570      	push	{r4, r5, r6, lr}
 8005e6c:	4d06      	ldr	r5, [pc, #24]	; (8005e88 <_kill_r+0x20>)
 8005e6e:	0004      	movs	r4, r0
 8005e70:	0008      	movs	r0, r1
 8005e72:	0011      	movs	r1, r2
 8005e74:	602b      	str	r3, [r5, #0]
 8005e76:	f7fc f93b 	bl	80020f0 <_kill>
 8005e7a:	1c43      	adds	r3, r0, #1
 8005e7c:	d103      	bne.n	8005e86 <_kill_r+0x1e>
 8005e7e:	682b      	ldr	r3, [r5, #0]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d000      	beq.n	8005e86 <_kill_r+0x1e>
 8005e84:	6023      	str	r3, [r4, #0]
 8005e86:	bd70      	pop	{r4, r5, r6, pc}
 8005e88:	2000026c 	.word	0x2000026c

08005e8c <_getpid_r>:
 8005e8c:	b510      	push	{r4, lr}
 8005e8e:	f7fc f929 	bl	80020e4 <_getpid>
 8005e92:	bd10      	pop	{r4, pc}

08005e94 <__sread>:
 8005e94:	b570      	push	{r4, r5, r6, lr}
 8005e96:	000c      	movs	r4, r1
 8005e98:	250e      	movs	r5, #14
 8005e9a:	5f49      	ldrsh	r1, [r1, r5]
 8005e9c:	f000 f8a4 	bl	8005fe8 <_read_r>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	db03      	blt.n	8005eac <__sread+0x18>
 8005ea4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005ea6:	181b      	adds	r3, r3, r0
 8005ea8:	6563      	str	r3, [r4, #84]	; 0x54
 8005eaa:	bd70      	pop	{r4, r5, r6, pc}
 8005eac:	89a3      	ldrh	r3, [r4, #12]
 8005eae:	4a02      	ldr	r2, [pc, #8]	; (8005eb8 <__sread+0x24>)
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	81a3      	strh	r3, [r4, #12]
 8005eb4:	e7f9      	b.n	8005eaa <__sread+0x16>
 8005eb6:	46c0      	nop			; (mov r8, r8)
 8005eb8:	ffffefff 	.word	0xffffefff

08005ebc <__swrite>:
 8005ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ebe:	001f      	movs	r7, r3
 8005ec0:	898b      	ldrh	r3, [r1, #12]
 8005ec2:	0005      	movs	r5, r0
 8005ec4:	000c      	movs	r4, r1
 8005ec6:	0016      	movs	r6, r2
 8005ec8:	05db      	lsls	r3, r3, #23
 8005eca:	d505      	bpl.n	8005ed8 <__swrite+0x1c>
 8005ecc:	230e      	movs	r3, #14
 8005ece:	5ec9      	ldrsh	r1, [r1, r3]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2302      	movs	r3, #2
 8005ed4:	f000 f874 	bl	8005fc0 <_lseek_r>
 8005ed8:	89a3      	ldrh	r3, [r4, #12]
 8005eda:	4a05      	ldr	r2, [pc, #20]	; (8005ef0 <__swrite+0x34>)
 8005edc:	0028      	movs	r0, r5
 8005ede:	4013      	ands	r3, r2
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	0032      	movs	r2, r6
 8005ee4:	230e      	movs	r3, #14
 8005ee6:	5ee1      	ldrsh	r1, [r4, r3]
 8005ee8:	003b      	movs	r3, r7
 8005eea:	f000 f81f 	bl	8005f2c <_write_r>
 8005eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ef0:	ffffefff 	.word	0xffffefff

08005ef4 <__sseek>:
 8005ef4:	b570      	push	{r4, r5, r6, lr}
 8005ef6:	000c      	movs	r4, r1
 8005ef8:	250e      	movs	r5, #14
 8005efa:	5f49      	ldrsh	r1, [r1, r5]
 8005efc:	f000 f860 	bl	8005fc0 <_lseek_r>
 8005f00:	89a3      	ldrh	r3, [r4, #12]
 8005f02:	1c42      	adds	r2, r0, #1
 8005f04:	d103      	bne.n	8005f0e <__sseek+0x1a>
 8005f06:	4a05      	ldr	r2, [pc, #20]	; (8005f1c <__sseek+0x28>)
 8005f08:	4013      	ands	r3, r2
 8005f0a:	81a3      	strh	r3, [r4, #12]
 8005f0c:	bd70      	pop	{r4, r5, r6, pc}
 8005f0e:	2280      	movs	r2, #128	; 0x80
 8005f10:	0152      	lsls	r2, r2, #5
 8005f12:	4313      	orrs	r3, r2
 8005f14:	81a3      	strh	r3, [r4, #12]
 8005f16:	6560      	str	r0, [r4, #84]	; 0x54
 8005f18:	e7f8      	b.n	8005f0c <__sseek+0x18>
 8005f1a:	46c0      	nop			; (mov r8, r8)
 8005f1c:	ffffefff 	.word	0xffffefff

08005f20 <__sclose>:
 8005f20:	b510      	push	{r4, lr}
 8005f22:	230e      	movs	r3, #14
 8005f24:	5ec9      	ldrsh	r1, [r1, r3]
 8005f26:	f000 f815 	bl	8005f54 <_close_r>
 8005f2a:	bd10      	pop	{r4, pc}

08005f2c <_write_r>:
 8005f2c:	b570      	push	{r4, r5, r6, lr}
 8005f2e:	0004      	movs	r4, r0
 8005f30:	0008      	movs	r0, r1
 8005f32:	0011      	movs	r1, r2
 8005f34:	001a      	movs	r2, r3
 8005f36:	2300      	movs	r3, #0
 8005f38:	4d05      	ldr	r5, [pc, #20]	; (8005f50 <_write_r+0x24>)
 8005f3a:	602b      	str	r3, [r5, #0]
 8005f3c:	f7fc f911 	bl	8002162 <_write>
 8005f40:	1c43      	adds	r3, r0, #1
 8005f42:	d103      	bne.n	8005f4c <_write_r+0x20>
 8005f44:	682b      	ldr	r3, [r5, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d000      	beq.n	8005f4c <_write_r+0x20>
 8005f4a:	6023      	str	r3, [r4, #0]
 8005f4c:	bd70      	pop	{r4, r5, r6, pc}
 8005f4e:	46c0      	nop			; (mov r8, r8)
 8005f50:	2000026c 	.word	0x2000026c

08005f54 <_close_r>:
 8005f54:	2300      	movs	r3, #0
 8005f56:	b570      	push	{r4, r5, r6, lr}
 8005f58:	4d06      	ldr	r5, [pc, #24]	; (8005f74 <_close_r+0x20>)
 8005f5a:	0004      	movs	r4, r0
 8005f5c:	0008      	movs	r0, r1
 8005f5e:	602b      	str	r3, [r5, #0]
 8005f60:	f7fc f91b 	bl	800219a <_close>
 8005f64:	1c43      	adds	r3, r0, #1
 8005f66:	d103      	bne.n	8005f70 <_close_r+0x1c>
 8005f68:	682b      	ldr	r3, [r5, #0]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d000      	beq.n	8005f70 <_close_r+0x1c>
 8005f6e:	6023      	str	r3, [r4, #0]
 8005f70:	bd70      	pop	{r4, r5, r6, pc}
 8005f72:	46c0      	nop			; (mov r8, r8)
 8005f74:	2000026c 	.word	0x2000026c

08005f78 <_fstat_r>:
 8005f78:	2300      	movs	r3, #0
 8005f7a:	b570      	push	{r4, r5, r6, lr}
 8005f7c:	4d06      	ldr	r5, [pc, #24]	; (8005f98 <_fstat_r+0x20>)
 8005f7e:	0004      	movs	r4, r0
 8005f80:	0008      	movs	r0, r1
 8005f82:	0011      	movs	r1, r2
 8005f84:	602b      	str	r3, [r5, #0]
 8005f86:	f7fc f912 	bl	80021ae <_fstat>
 8005f8a:	1c43      	adds	r3, r0, #1
 8005f8c:	d103      	bne.n	8005f96 <_fstat_r+0x1e>
 8005f8e:	682b      	ldr	r3, [r5, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d000      	beq.n	8005f96 <_fstat_r+0x1e>
 8005f94:	6023      	str	r3, [r4, #0]
 8005f96:	bd70      	pop	{r4, r5, r6, pc}
 8005f98:	2000026c 	.word	0x2000026c

08005f9c <_isatty_r>:
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	b570      	push	{r4, r5, r6, lr}
 8005fa0:	4d06      	ldr	r5, [pc, #24]	; (8005fbc <_isatty_r+0x20>)
 8005fa2:	0004      	movs	r4, r0
 8005fa4:	0008      	movs	r0, r1
 8005fa6:	602b      	str	r3, [r5, #0]
 8005fa8:	f7fc f90f 	bl	80021ca <_isatty>
 8005fac:	1c43      	adds	r3, r0, #1
 8005fae:	d103      	bne.n	8005fb8 <_isatty_r+0x1c>
 8005fb0:	682b      	ldr	r3, [r5, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d000      	beq.n	8005fb8 <_isatty_r+0x1c>
 8005fb6:	6023      	str	r3, [r4, #0]
 8005fb8:	bd70      	pop	{r4, r5, r6, pc}
 8005fba:	46c0      	nop			; (mov r8, r8)
 8005fbc:	2000026c 	.word	0x2000026c

08005fc0 <_lseek_r>:
 8005fc0:	b570      	push	{r4, r5, r6, lr}
 8005fc2:	0004      	movs	r4, r0
 8005fc4:	0008      	movs	r0, r1
 8005fc6:	0011      	movs	r1, r2
 8005fc8:	001a      	movs	r2, r3
 8005fca:	2300      	movs	r3, #0
 8005fcc:	4d05      	ldr	r5, [pc, #20]	; (8005fe4 <_lseek_r+0x24>)
 8005fce:	602b      	str	r3, [r5, #0]
 8005fd0:	f7fc f904 	bl	80021dc <_lseek>
 8005fd4:	1c43      	adds	r3, r0, #1
 8005fd6:	d103      	bne.n	8005fe0 <_lseek_r+0x20>
 8005fd8:	682b      	ldr	r3, [r5, #0]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d000      	beq.n	8005fe0 <_lseek_r+0x20>
 8005fde:	6023      	str	r3, [r4, #0]
 8005fe0:	bd70      	pop	{r4, r5, r6, pc}
 8005fe2:	46c0      	nop			; (mov r8, r8)
 8005fe4:	2000026c 	.word	0x2000026c

08005fe8 <_read_r>:
 8005fe8:	b570      	push	{r4, r5, r6, lr}
 8005fea:	0004      	movs	r4, r0
 8005fec:	0008      	movs	r0, r1
 8005fee:	0011      	movs	r1, r2
 8005ff0:	001a      	movs	r2, r3
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	4d05      	ldr	r5, [pc, #20]	; (800600c <_read_r+0x24>)
 8005ff6:	602b      	str	r3, [r5, #0]
 8005ff8:	f7fc f896 	bl	8002128 <_read>
 8005ffc:	1c43      	adds	r3, r0, #1
 8005ffe:	d103      	bne.n	8006008 <_read_r+0x20>
 8006000:	682b      	ldr	r3, [r5, #0]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d000      	beq.n	8006008 <_read_r+0x20>
 8006006:	6023      	str	r3, [r4, #0]
 8006008:	bd70      	pop	{r4, r5, r6, pc}
 800600a:	46c0      	nop			; (mov r8, r8)
 800600c:	2000026c 	.word	0x2000026c

08006010 <_init>:
 8006010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006012:	46c0      	nop			; (mov r8, r8)
 8006014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006016:	bc08      	pop	{r3}
 8006018:	469e      	mov	lr, r3
 800601a:	4770      	bx	lr

0800601c <_fini>:
 800601c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800601e:	46c0      	nop			; (mov r8, r8)
 8006020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006022:	bc08      	pop	{r3}
 8006024:	469e      	mov	lr, r3
 8006026:	4770      	bx	lr
