#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000000001049340 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v00000000010b6bc0_0 .var "clk", 0 0;
v00000000010b73e0_0 .var/i "i", 31 0;
v00000000010b7200_0 .var "in", 0 0;
v00000000010b69e0_0 .net "out", 0 0, v00000000010b7160_0;  1 drivers
S_0000000001058bf0 .scope module, "shRe" "shift_register" 2 8, 3 1 0, S_0000000001049340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /INPUT 1 "clk";
v00000000010b68a0_0 .net "clk", 0 0, v00000000010b6bc0_0;  1 drivers
v00000000010b6f80_0 .var "f1_in", 0 0;
v00000000010b6d00_0 .net "f1_out", 0 0, v000000000120dbc0_0;  1 drivers
v00000000010b6c60_0 .net "f1_out_bar", 0 0, v000000000120bb60_0;  1 drivers
v00000000010b7520_0 .var "f2_in", 0 0;
v00000000010b6da0_0 .net "f2_out", 0 0, v00000000010228f0_0;  1 drivers
v00000000010b6e40_0 .net "f2_out_bar", 0 0, v0000000001022990_0;  1 drivers
v00000000010b7660_0 .var "f3_in", 0 0;
v00000000010b6b20_0 .net "f3_out", 0 0, v0000000001053f10_0;  1 drivers
v00000000010b6ee0_0 .net "f3_out_bar", 0 0, v0000000001053fb0_0;  1 drivers
v00000000010b75c0_0 .var "f4_in", 0 0;
v00000000010b7700_0 .net "f4_out", 0 0, v0000000001054320_0;  1 drivers
v00000000010b7020_0 .net "f4_out_bar", 0 0, v00000000010543c0_0;  1 drivers
v00000000010b70c0_0 .net "in", 0 0, v00000000010b7200_0;  1 drivers
v00000000010b7160_0 .var "out", 0 0;
E_000000000104ce10 .event edge, v0000000001058f10_0;
S_0000000001058d80 .scope module, "f1" "d_flip_flop" 3 21, 3 38 0, S_0000000001058bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
v00000000010494d0_0 .net "D", 0 0, v00000000010b6f80_0;  1 drivers
v000000000120dbc0_0 .var "Q", 0 0;
v000000000120bb60_0 .var "Qbar", 0 0;
v0000000001058f10_0 .net "clk", 0 0, v00000000010b6bc0_0;  alias, 1 drivers
E_000000000104dc50 .event posedge, v0000000001058f10_0;
S_0000000001022760 .scope module, "f2" "d_flip_flop" 3 22, 3 38 0, S_0000000001058bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
v0000000001058fb0_0 .net "D", 0 0, v00000000010b7520_0;  1 drivers
v00000000010228f0_0 .var "Q", 0 0;
v0000000001022990_0 .var "Qbar", 0 0;
v0000000001022a30_0 .net "clk", 0 0, v00000000010b6bc0_0;  alias, 1 drivers
S_0000000001022ad0 .scope module, "f3" "d_flip_flop" 3 23, 3 38 0, S_0000000001058bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
v0000000001053e70_0 .net "D", 0 0, v00000000010b7660_0;  1 drivers
v0000000001053f10_0 .var "Q", 0 0;
v0000000001053fb0_0 .var "Qbar", 0 0;
v0000000001054050_0 .net "clk", 0 0, v00000000010b6bc0_0;  alias, 1 drivers
S_00000000010540f0 .scope module, "f4" "d_flip_flop" 3 24, 3 38 0, S_0000000001058bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
v0000000001054280_0 .net "D", 0 0, v00000000010b75c0_0;  1 drivers
v0000000001054320_0 .var "Q", 0 0;
v00000000010543c0_0 .var "Qbar", 0 0;
v00000000010b7480_0 .net "clk", 0 0, v00000000010b6bc0_0;  alias, 1 drivers
    .scope S_0000000001058d80;
T_0 ;
    %wait E_000000000104dc50;
    %load/vec4 v00000000010494d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000120dbc0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010494d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000120dbc0_0, 0, 1;
T_0.2 ;
T_0.1 ;
    %load/vec4 v000000000120dbc0_0;
    %inv;
    %store/vec4 v000000000120bb60_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001022760;
T_1 ;
    %wait E_000000000104dc50;
    %load/vec4 v0000000001058fb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010228f0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001058fb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010228f0_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %load/vec4 v00000000010228f0_0;
    %inv;
    %store/vec4 v0000000001022990_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001022ad0;
T_2 ;
    %wait E_000000000104dc50;
    %load/vec4 v0000000001053e70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001053f10_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001053e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001053f10_0, 0, 1;
T_2.2 ;
T_2.1 ;
    %load/vec4 v0000000001053f10_0;
    %inv;
    %store/vec4 v0000000001053fb0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000010540f0;
T_3 ;
    %wait E_000000000104dc50;
    %load/vec4 v0000000001054280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001054320_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001054280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001054320_0, 0, 1;
T_3.2 ;
T_3.1 ;
    %load/vec4 v0000000001054320_0;
    %inv;
    %store/vec4 v00000000010543c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001058bf0;
T_4 ;
    %wait E_000000000104ce10;
    %load/vec4 v00000000010b70c0_0;
    %store/vec4 v00000000010b6f80_0, 0, 1;
    %load/vec4 v00000000010b6d00_0;
    %store/vec4 v00000000010b7520_0, 0, 1;
    %load/vec4 v00000000010b6da0_0;
    %store/vec4 v00000000010b7660_0, 0, 1;
    %load/vec4 v00000000010b6b20_0;
    %store/vec4 v00000000010b75c0_0, 0, 1;
    %load/vec4 v00000000010b7700_0;
    %store/vec4 v00000000010b7160_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000001049340;
T_5 ;
    %vpi_call 2 12 "$monitor", "in: %b, clock: %b, out: %b --- at time %t", v00000000010b7200_0, v00000000010b6bc0_0, v00000000010b69e0_0, $time {0 0 0};
    %vpi_call 2 13 "$dumpfile", "shift_register.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001049340 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b7200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000001049340;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b6bc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010b73e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000010b73e0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 1, 0;
    %load/vec4 v00000000010b6bc0_0;
    %inv;
    %store/vec4 v00000000010b6bc0_0, 0, 1;
    %load/vec4 v00000000010b73e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010b73e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shift_register_tb.v";
    "./../shift_register.v";
