
*** Running vivado
    with args -log hw_testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hw_testbench.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hw_testbench.tcl -notrace
Command: synth_design -top hw_testbench -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 113188
WARNING: [Synth 8-6901] identifier 'anondeChange' is used before its declaration [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/sevenseg.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1294.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hw_testbench' [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/hw_testbench.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [C:/ece4743/lab6/lab6_part2/empty_template.runs/synth_1/.Xil/Vivado-113600-Lenovo-9i-Joe-Laptop/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (0#1) [C:/ece4743/lab6/lab6_part2/empty_template.runs/synth_1/.Xil/Vivado-113600-Lenovo-9i-Joe-Laptop/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/lfsr.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/lfsr.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab6dpath' [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/lab6dpath.v:5]
INFO: [Synth 8-6157] synthesizing module 'multiply' [C:/ece4743/lab6/lab6_part2/empty_template.runs/synth_1/.Xil/Vivado-113600-Lenovo-9i-Joe-Laptop/realtime/multiply_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [C:/ece4743/lab6/lab6_part2/empty_template.runs/synth_1/.Xil/Vivado-113600-Lenovo-9i-Joe-Laptop/realtime/multiply_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab6dpath' (0#1) [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/lab6dpath.v:5]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/sevenseg.v:5]
INFO: [Synth 8-6157] synthesizing module 'pulsegenMS' [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/pulsegenms.v:5]
	Parameter MSPERIOD bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulsegenMS' (0#1) [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/pulsegenms.v:5]
INFO: [Synth 8-226] default block is never used [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/sevenseg.v:77]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (0#1) [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/sevenseg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hw_testbench' (0#1) [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/hw_testbench.v:6]
WARNING: [Synth 8-3917] design hw_testbench has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design hw_testbench has port LED[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1294.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'u0'
Finished Parsing XDC File [c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'u0'
Parsing XDC File [c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/multiply/multiply/multiply_in_context.xdc] for cell 'uut/mult1'
Finished Parsing XDC File [c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/multiply/multiply/multiply_in_context.xdc] for cell 'uut/mult1'
Parsing XDC File [C:/ece4743/lab6/lab6_part2/empty_template.srcs/constrs_1/imports/lab6_part2/Basys3_Master.xdc]
Finished Parsing XDC File [C:/ece4743/lab6/lab6_part2/empty_template.srcs/constrs_1/imports/lab6_part2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ece4743/lab6/lab6_part2/empty_template.srcs/constrs_1/imports/lab6_part2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hw_testbench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hw_testbench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1318.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1318.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for board_clk. (constraint file  c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for board_clk. (constraint file  c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uut/mult1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design hw_testbench has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design hw_testbench has port LED[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
|2     |multiply      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |multiply |     1|
|3     |CARRY4   |    19|
|4     |LUT1     |     3|
|5     |LUT2     |    36|
|6     |LUT3     |     3|
|7     |LUT4     |    23|
|8     |LUT5     |     2|
|9     |LUT6     |    11|
|10    |FDCE     |    63|
|11    |FDPE     |     9|
|12    |FDRE     |    58|
|13    |IBUF     |     1|
|14    |OBUF     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1318.176 ; gain = 23.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1318.176 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1318.176 ; gain = 23.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 25262f07
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1318.176 ; gain = 23.488
INFO: [Common 17-1381] The checkpoint 'C:/ece4743/lab6/lab6_part2/empty_template.runs/synth_1/hw_testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hw_testbench_utilization_synth.rpt -pb hw_testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct  8 19:31:21 2022...
