{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572541993010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572541993057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 13:13:12 2019 " "Processing started: Thu Oct 31 13:13:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572541993057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541993057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6part3 -c lab6part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6part3 -c lab6part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541993057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572541994505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572541994505 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab6part3.v(34) " "Verilog HDL information at lab6part3.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572542003599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6part3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6part3 " "Found entity 1: lab6part3" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572542003661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6part3 " "Elaborating entity \"lab6part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572542003740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lab6part3.v(82) " "Verilog HDL assignment warning at lab6part3.v(82): truncated value with size 32 to match size of target (26)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code lab6part3.v(34) " "Verilog HDL Always Construct warning at lab6part3.v(34): inferring latch(es) for variable \"code\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "length lab6part3.v(34) " "Verilog HDL Always Construct warning at lab6part3.v(34): inferring latch(es) for variable \"length\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[0\] lab6part3.v(34) " "Inferred latch for \"length\[0\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[1\] lab6part3.v(34) " "Inferred latch for \"length\[1\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[2\] lab6part3.v(34) " "Inferred latch for \"length\[2\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[3\] lab6part3.v(34) " "Inferred latch for \"length\[3\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\] lab6part3.v(34) " "Inferred latch for \"code\[0\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\] lab6part3.v(34) " "Inferred latch for \"code\[1\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\] lab6part3.v(34) " "Inferred latch for \"code\[2\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\] lab6part3.v(34) " "Inferred latch for \"code\[3\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[4\] lab6part3.v(34) " "Inferred latch for \"code\[4\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[5\] lab6part3.v(34) " "Inferred latch for \"code\[5\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[6\] lab6part3.v(34) " "Inferred latch for \"code\[6\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[7\] lab6part3.v(34) " "Inferred latch for \"code\[7\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[8\] lab6part3.v(34) " "Inferred latch for \"code\[8\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[9\] lab6part3.v(34) " "Inferred latch for \"code\[9\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[10\] lab6part3.v(34) " "Inferred latch for \"code\[10\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[11\] lab6part3.v(34) " "Inferred latch for \"code\[11\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[12\] lab6part3.v(34) " "Inferred latch for \"code\[12\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542003755 "|lab6part3"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "code\[0\] code\[1\] " "Duplicate LATCH primitive \"code\[0\]\" merged with LATCH primitive \"code\[1\]\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1572542005349 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1572542005349 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[12\] Q\[12\]~_emulated Q\[12\]~1 " "Register \"Q\[12\]\" is converted into an equivalent circuit using register \"Q\[12\]~_emulated\" and latch \"Q\[12\]~1\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[11\] Q\[11\]~_emulated Q\[11\]~5 " "Register \"Q\[11\]\" is converted into an equivalent circuit using register \"Q\[11\]~_emulated\" and latch \"Q\[11\]~5\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[10\] Q\[10\]~_emulated Q\[10\]~9 " "Register \"Q\[10\]\" is converted into an equivalent circuit using register \"Q\[10\]~_emulated\" and latch \"Q\[10\]~9\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[9\] Q\[9\]~_emulated Q\[9\]~13 " "Register \"Q\[9\]\" is converted into an equivalent circuit using register \"Q\[9\]~_emulated\" and latch \"Q\[9\]~13\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[8\] Q\[8\]~_emulated Q\[8\]~17 " "Register \"Q\[8\]\" is converted into an equivalent circuit using register \"Q\[8\]~_emulated\" and latch \"Q\[8\]~17\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[7\] Q\[7\]~_emulated Q\[7\]~21 " "Register \"Q\[7\]\" is converted into an equivalent circuit using register \"Q\[7\]~_emulated\" and latch \"Q\[7\]~21\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[6\] Q\[6\]~_emulated Q\[6\]~25 " "Register \"Q\[6\]\" is converted into an equivalent circuit using register \"Q\[6\]~_emulated\" and latch \"Q\[6\]~25\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[5\] Q\[5\]~_emulated Q\[5\]~29 " "Register \"Q\[5\]\" is converted into an equivalent circuit using register \"Q\[5\]~_emulated\" and latch \"Q\[5\]~29\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[4\] Q\[4\]~_emulated Q\[4\]~33 " "Register \"Q\[4\]\" is converted into an equivalent circuit using register \"Q\[4\]~_emulated\" and latch \"Q\[4\]~33\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[3\] Q\[3\]~_emulated Q\[3\]~37 " "Register \"Q\[3\]\" is converted into an equivalent circuit using register \"Q\[3\]~_emulated\" and latch \"Q\[3\]~37\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[2\] Q\[2\]~_emulated Q\[2\]~41 " "Register \"Q\[2\]\" is converted into an equivalent circuit using register \"Q\[2\]~_emulated\" and latch \"Q\[2\]~41\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[1\] Q\[1\]~_emulated Q\[1\]~45 " "Register \"Q\[1\]\" is converted into an equivalent circuit using register \"Q\[1\]~_emulated\" and latch \"Q\[1\]~45\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[0\] Q\[0\]~_emulated Q\[1\]~45 " "Register \"Q\[0\]\" is converted into an equivalent circuit using register \"Q\[0\]~_emulated\" and latch \"Q\[1\]~45\"" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572542005380 "|lab6part3|Q[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1572542005380 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572542005583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/output_files/lab6part3.map.smsg " "Generated suppressed messages file //SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/output_files/lab6part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542006505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572542007490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572542007490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572542007958 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572542007958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572542007958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572542007958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572542008162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 13:13:28 2019 " "Processing ended: Thu Oct 31 13:13:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572542008162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572542008162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572542008162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572542008162 ""}
