<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>VSTR -- AArch32</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">VSTR</h2><p class="desc"><p class="aml">Store SIMD&amp;FP register stores a single register from the Advanced SIMD and floating-point register file to memory, using an address from a general-purpose register, with an optional offset.</p><p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">NSACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">HCPTR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">FPEXC</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Enabling Advanced SIMD and floating-point support</a>.</p></p><p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p><h3 class="classheading"><a id="a1" name="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">U</td><td class="lr">D</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="8"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br/>(Armv8.2)
            </font></h4><p class="asm-code"><a id="VSTR_A1_H" name="VSTR_A1_H"></a>VSTR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.16 <a href="#sd" title="32-bit SIMD&amp;FP source register (field &quot;Vd:D&quot;)">&lt;Sd></a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn></a>{, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm></a>}]</p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a id="VSTR_A1_S" name="VSTR_A1_S"></a>VSTR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}<a href="#32" title="Optional data size specifier for 32-bit memory accesses that can be used in the assembler source code">{.32}</a> <a href="#sd" title="32-bit SIMD&amp;FP source register (field &quot;Vd:D&quot;)">&lt;Sd></a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn></a>{, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm></a>}]</p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a id="VSTR_A1_D" name="VSTR_A1_D"></a>VSTR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}<a href="#64" title="Optional data size specifier for 64-bit memory accesses that can be used in the assembler source code">{.64}</a> <a href="#dd" title="64-bit SIMD&amp;FP source register (field &quot;D:Vd&quot;)">&lt;Dd></a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn></a>{, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm></a>}]</p></div><p class="pseudocode">if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
if size == '01' &amp;&amp; cond != '1110' then UNPREDICTABLE;
esize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);  add = (U == '1');
imm32 = if esize == 16 then <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'0', 32) else <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'00', 32);
case size of
    when '01' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '10' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '11' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);
n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
if n == 15 &amp;&amp; <a href="shared_pseudocode.html#impl-shared.CurrentInstrSet.0" title="function: InstrSet CurrentInstrSet()">CurrentInstrSet</a>() != <a href="shared_pseudocode.html#InstrSet_A32" title="enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32}">InstrSet_A32</a> then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">size == '01' &amp;&amp; cond != '1110'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul><h3 class="classheading"><a id="t1" name="t1"></a>T1</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">U</td><td class="lr">D</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br/>(Armv8.2)
            </font></h4><p class="asm-code"><a id="VSTR_T1_H" name="VSTR_T1_H"></a>VSTR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.16 <a href="#sd" title="32-bit SIMD&amp;FP source register (field &quot;Vd:D&quot;)">&lt;Sd></a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn></a>{, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm></a>}]</p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a id="VSTR_T1_S" name="VSTR_T1_S"></a>VSTR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}<a href="#32" title="Optional data size specifier for 32-bit memory accesses that can be used in the assembler source code">{.32}</a> <a href="#sd" title="32-bit SIMD&amp;FP source register (field &quot;Vd:D&quot;)">&lt;Sd></a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn></a>{, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm></a>}]</p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a id="VSTR_T1_D" name="VSTR_T1_D"></a>VSTR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}<a href="#64" title="Optional data size specifier for 64-bit memory accesses that can be used in the assembler source code">{.64}</a> <a href="#dd" title="64-bit SIMD&amp;FP source register (field &quot;D:Vd&quot;)">&lt;Dd></a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn></a>{, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm></a>}]</p></div><p class="pseudocode">if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
if size == '01' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()  then UNPREDICTABLE;
esize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);  add = (U == '1');
imm32 = if esize == 16 then <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'0', 32) else <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'00', 32);
case size of
    when '01' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '10' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '11' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);
n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
if n == 15 &amp;&amp; <a href="shared_pseudocode.html#impl-shared.CurrentInstrSet.0" title="function: InstrSet CurrentInstrSet()">CurrentInstrSet</a>() != <a href="shared_pseudocode.html#InstrSet_A32" title="enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32}">InstrSet_A32</a> then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">size == '01' &amp;&amp; InITBlock()</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul><p class="encoding-notes"><p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;c></td><td><a id="c" name="c"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q></td><td><a id="q" name="q"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>.64</td><td><a id="64" name="64"></a><p class="aml">Is an optional data size specifier for 64-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd></td><td><a id="dd" name="dd"></a><p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "D:Vd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>.32</td><td><a id="32" name="32"></a><p class="aml">Is an optional data size specifier for 32-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sd></td><td><a id="sd" name="sd"></a><p class="aml">Is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Vd:D" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Rn></td><td><a id="rn" name="rn"></a><p class="aml">Is the general-purpose base register, encoded in the "Rn" field. The PC can be used, but this is deprecated.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td><a id="_plusminus_" name="_plusminus_"></a>
        Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm></td><td><a id="imm" name="imm"></a><p class="aml">For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0, and encoded in the "imm8" field as &lt;imm>/4.</p><p class="aml">For the half-precision scalar variant: is the optional unsigned immediate byte offset, a multiple of 2, in the range 0 to 510, defaulting to 0, and encoded in the "imm8" field as &lt;imm>/2.</p></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="execute"><a id="execute" name="execute"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();  <a href="shared_pseudocode.html#impl-aarch32.CheckVFPEnabled.1" title="function: CheckVFPEnabled(boolean include_fpexc_check)">CheckVFPEnabled</a>(TRUE);
    address = if add then (<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] + imm32) else (<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] - imm32);
    case esize of
        when 16
            <a href="shared_pseudocode.html#impl-aarch32.MemA.write.2" title="accessor: MemA[bits(32) address, integer size] = bits(8*size) value">MemA</a>[address,2] = <a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[d]&lt;15:0>;
        when 32
            <a href="shared_pseudocode.html#impl-aarch32.MemA.write.2" title="accessor: MemA[bits(32) address, integer size] = bits(8*size) value">MemA</a>[address,4] = <a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[d];
        when 64
            // Store as two word-aligned words in the correct order for current endianness.
            <a href="shared_pseudocode.html#impl-aarch32.MemA.write.2" title="accessor: MemA[bits(32) address, integer size] = bits(8*size) value">MemA</a>[address,4]   = if <a href="shared_pseudocode.html#impl-shared.BigEndian.1" title="function: boolean BigEndian(AccType acctype)">BigEndian</a><ins>(</ins><del>() then</del><a href="shared_pseudocode.html#AccType_ATOMIC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_ORDEREDATOMIC, AccType_ORDEREDATOMICRW, AccType_ATOMICLS64, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_TTW, AccType_NONFAULT, AccType_CNOTFIRST, AccType_NV2REGISTER,   AccType_DC, AccType_DC_UNPRIV, AccType_IC, AccType_DCZVA, AccType_AT}"><ins>AccType_ATOMIC</ins></a><ins>) then </ins><a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[d]&lt;63:32> else <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[d]&lt;31:0>;
            <a href="shared_pseudocode.html#impl-aarch32.MemA.write.2" title="accessor: MemA[bits(32) address, integer size] = bits(8*size) value">MemA</a>[address+4,4] = if <a href="shared_pseudocode.html#impl-shared.BigEndian.1" title="function: boolean BigEndian(AccType acctype)">BigEndian</a><ins>(</ins><a href="shared_pseudocode.html#AccType_ATOMIC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_ORDEREDATOMIC, AccType_ORDEREDATOMICRW, AccType_ATOMICLS64, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_TTW, AccType_NONFAULT, AccType_CNOTFIRST, AccType_NV2REGISTER,   AccType_DC, AccType_DC_UNPRIV, AccType_IC, AccType_DCZVA, AccType_AT}"><ins>AccType_ATOMIC</ins></a><ins>) then</ins><del>() then</del> <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[d]&lt;31:0>  else <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[d]&lt;63:32>;</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v01_19</ins><del>v01_15</del>, pseudocode <ins>v2020-09_xml</ins><del>v2020-06_rel</del>, sve <ins>v2020-09_rc3</ins><del>v2020-06-29-gc9614a3</del>
      ; Build timestamp: <ins>2020-09-30T21</ins><del>2020-07-03T11</del>:<ins>35</ins><del>36</del>
    </p><p class="copyconf">
      Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>