
---------- Begin Simulation Statistics ----------
simSeconds                                  12.080226                       # Number of seconds simulated (Second)
simTicks                                 12080225902968                       # Number of ticks simulated (Tick)
finalTick                                12080225902968                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                 117437.93                       # Real time elapsed on the host (Second)
hostTickRate                                102864769                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2470096                       # Number of bytes of host memory used (Byte)
simInsts                                  53551900775                       # Number of instructions simulated (Count)
simOps                                    89084944138                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   456002                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     758570                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                      38594970937                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.720702                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.387536                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                     89410861120                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1348                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                    89298974007                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 234656                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            325918324                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         480305304                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 553                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples         38583637699                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.314426                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.945331                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                7800330327     20.22%     20.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                8595711581     22.28%     42.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                6638661177     17.21%     59.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                5090012255     13.19%     72.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                4457904927     11.55%     84.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                2921008169      7.57%     92.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                2034062026      5.27%     97.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                 852707298      2.21%     99.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                 193239939      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total           38583637699                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                73430258      9.47%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     5      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    252      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     72      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    36      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   47      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              422284103     54.48%     63.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite             275148003     35.50%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead           4117580      0.53%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            94283      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      5887117      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu   52195255763     58.45%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult    293590902      0.33%     58.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          5140      0.00%     58.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd   1769097158      1.98%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          604      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         2460      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu    594713114      0.67%     61.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           23      0.00%     61.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         7362      0.00%     61.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc    591734104      0.66%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2533      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd    294704376      0.33%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt    880402715      0.99%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      3397605      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult    291315374      0.33%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead  18217959674     20.40%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite  11408833143     12.78%     96.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead   2108829388      2.36%     99.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite    643235452      0.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total    89298974007                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.313746                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           775074640                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.008680                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads             203597765569                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites             82548313193                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses     82105088300                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads               14359129440                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites               7191828872                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses       7176520974                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                 82886497993                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                   7181663537                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  13444145                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           85348                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        11333238                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads    20357337423                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores   12068437573                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads   9950625089                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores   2609566695                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1550      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return    2702249335     40.50%     40.50% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect   2703198310     40.51%     81.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1707      0.00%     81.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond   1254036860     18.79%     99.80% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     10495475      0.16%     99.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      2833805      0.04%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total     6672817042                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1332      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return     14260412     40.36%     40.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect     15210667     43.05%     83.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          423      0.00%     83.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      5188592     14.68%     98.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       607279      1.72%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        65407      0.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      35334112                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          424      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        14787      0.47%      0.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       163152      5.22%      5.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          301      0.01%      5.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      2937467     93.98%     99.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         8899      0.28%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          749      0.02%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      3125779                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          218      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return   2687988923     40.50%     40.50% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect   2687987643     40.50%     80.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         1284      0.00%     80.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond   1248848267     18.82%     99.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      9888196      0.15%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      2768398      0.04%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total   6637482929                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          218      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        11810      0.39%      0.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        98265      3.25%      3.65% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          264      0.01%      3.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      2902403     96.04%     99.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         8354      0.28%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          682      0.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      3021996                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     47196598      0.71%      0.71% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB   3920539510     58.75%     59.46% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS   2702249331     40.50%     99.96% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      2831603      0.04%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total   6672817042                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       452226     14.47%     14.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      2657703     85.05%     99.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect        14787      0.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           92      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      3124808                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted        1254038410                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken   1207169601                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           3125779                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         213538                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       468155                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       2657624                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups           6672817042                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               451894                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits              3933337410                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.589457                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          222473                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         2835512                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            2831603                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3909                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1550      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return   2702249335     40.50%     40.50% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect   2703198310     40.51%     81.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1707      0.00%     81.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond   1254036860     18.79%     99.80% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     10495475      0.16%     99.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      2833805      0.04%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total   6672817042                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          264      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return   2702233626     98.64%     98.64% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       182100      0.01%     98.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1703      0.00%     98.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     34215446      1.25%     99.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        12688      0.00%     99.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      2833805      0.10%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total    2739479632                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       163152     36.10%     36.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     36.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       279843     61.93%     98.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         8899      1.97%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       451894                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       163152     36.10%     36.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     36.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       279843     61.93%     98.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         8899      1.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       451894                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      2835512                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      2831603                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3909                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1050                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      2836562                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes           2717460429                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops             2717460425                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes           29471502                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used             2687988923                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct          2687977113                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             11810                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       325933588                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             795                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2956317                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples  38539684795                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.311512                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.040702                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0     17244270181     44.74%     44.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1      7026669461     18.23%     62.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2      1837702904      4.77%     67.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3      2770491441      7.19%     74.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4       569205299      1.48%     76.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5       772378615      2.00%     78.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6       698510237      1.81%     80.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7      1222034403      3.17%     83.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8      6398422254     16.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total  38539684795                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         374                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls            2687988927                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      5854519      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu  52054363569     58.43%     58.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult    293560211      0.33%     58.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         4470      0.00%     58.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd   1766855652      1.98%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1920      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu    593836704      0.67%     61.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     61.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         5454      0.00%     61.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc    591265565      0.66%     62.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1268      0.00%     62.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd    294659328      0.33%     62.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt    879459172      0.99%     63.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      3386112      0.00%     63.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult    291271680      0.33%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead  18178327490     20.41%     84.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite  11383150318     12.78%     96.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead   2106050293      2.36%     99.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite    642889985      0.72%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total  89084944138                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples    6398422254                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts          53551900775                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps            89084944138                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP    53551900775                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP      89084944138                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.720702                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.387536                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs        32310418086                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts         7169692328                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts       85230840278                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts      20284377783                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts     12026040303                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      5854519      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu  52054363569     58.43%     58.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult    293560211      0.33%     58.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         4470      0.00%     58.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd   1766855652      1.98%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         1920      0.00%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu    593836704      0.67%     61.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     61.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         5454      0.00%     61.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc    591265565      0.66%     62.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     62.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1268      0.00%     62.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     62.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd    294659328      0.33%     62.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt    879459172      0.99%     63.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      3386112      0.00%     63.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult    291271680      0.33%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead  18178327490     20.41%     84.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite  11383150318     12.78%     96.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead   2106050293      2.36%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite    642889985      0.72%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total  89084944138                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl   6637482929                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl   3946724106                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl   2690758605                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl   1248848267                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl   5388634444                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall   2687988927                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn   2687988923                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data    18681951793                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total       18681951793                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data   18681951793                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total      18681951793                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    284653227                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       284653227                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    284653227                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      284653227                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 3625712224103                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 3625712224103                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 3625712224103                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 3625712224103                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data  18966605020                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total   18966605020                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data  18966605020                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total  18966605020                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.015008                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.015008                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.015008                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.015008                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 12737.295348                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 12737.295348                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 12737.295348                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 12737.295348                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1840149                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2502                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        39292                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.832663                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets         1251                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks    244420605                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total         244420605                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2394722                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2394722                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2394722                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2394722                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    282258505                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    282258505                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    282258505                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    282258505                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 3138589396684                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 3138589396684                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 3138589396684                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 3138589396684                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.014882                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.014882                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.014882                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.014882                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 11119.556510                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 11119.556510                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 11119.556510                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 11119.556510                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              282255773                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          184                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          184                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      2208215                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      2208215                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          187                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          187                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.016043                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.016043                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 736071.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 736071.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrHits::cpu.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      4036448                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      4036448                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.005348                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.005348                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      4036448                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      4036448                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          187                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          187                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          187                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          187                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data   6666976220                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      6666976220                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    273588629                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     273588629                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 3036823302623                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 3036823302623                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data   6940564849                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   6940564849                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.039419                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.039419                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 11099.961697                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 11099.961697                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2385304                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2385304                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data    271203325                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total    271203325                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 2556773606636                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 2556773606636                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.039075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.039075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  9427.515709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  9427.515709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data  12014975573                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total    12014975573                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     11064598                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     11064598                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 588888921480                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 588888921480                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data  12026040171                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total  12026040171                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000920                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000920                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53222.803167                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53222.803167                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         9418                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         9418                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     11055180                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     11055180                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 581815790048                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 581815790048                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 52628.341651                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52628.341651                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.989311                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs          18964210670                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          282256285                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              67.187913                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             1519302                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.989311                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          424                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        38215467073                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       38215467073                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles               3082064865                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles           24140727021                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                4212037729                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles            7143195604                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                5612480                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved           3916938782                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                182693                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts            89480157819                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                753626                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts         89285529862                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches       6657021612                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts     20322883602                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts    12048222210                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.313398                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     8977289063                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites   17106567931                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads     5953279712                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites    5654403901                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads  104140838071                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites  63643151410                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs       32371105812                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads  43890611055                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches         6625620444                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                   29836036086                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                11569356                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 4025                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         37233                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3987                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                8728617329                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1911958                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples        38583637699                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.321524                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.146826                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0              21505859035     55.74%     55.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1               1418289521      3.68%     59.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2               2330765746      6.04%     65.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3               2227203212      5.77%     71.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4               1809539993      4.69%     75.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5               1013373711      2.63%     78.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                476851475      1.24%     79.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                768773306      1.99%     81.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8               7032981700     18.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total          38583637699                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts           53855786251                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.395409                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches         6672817042                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.172893                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   8741771690                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     8728124491                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        8728124491                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    8728124491                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       8728124491                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       492837                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          492837                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       492837                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         492837                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  10046012316                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  10046012316                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  10046012316                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  10046012316                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   8728617328                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    8728617328                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   8728617328                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   8728617328                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000056                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000056                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000056                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000056                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 20384.046482                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 20384.046482                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 20384.046482                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 20384.046482                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        26907                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           42                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     640.642857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       403531                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            403531                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst        85839                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         85839                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst        85839                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        85839                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       406998                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       406998                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       406998                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       406998                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   8296480976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   8296480976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   8296480976                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   8296480976                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 20384.574312                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 20384.574312                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 20384.574312                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 20384.574312                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 403531                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   8728124491                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      8728124491                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       492837                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        492837                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  10046012316                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  10046012316                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   8728617328                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   8728617328                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000056                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000056                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 20384.046482                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 20384.046482                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst        85839                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        85839                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       406998                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       406998                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   8296480976                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   8296480976                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 20384.574312                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 20384.574312                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.699000                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           8728531489                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             406998                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           21446.128701                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              436635                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.699000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999412                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999412                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          215                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses        17457641654                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses       17457641654                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   5612480                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  413285779                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                301769506                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts            89410862468                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               108709                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts              20357337423                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts             12068437573                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   616                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  56901795                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                226004668                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents        3419190                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        2686562                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       465988                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              3152550                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit              89283233594                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount             89281609274                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst               59748430375                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst               85991807072                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.313296                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.694815                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                 13382156635                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                72959640                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               996205                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation             3419190                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               42397270                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                16938                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  29534                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples        20284377783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.825253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            67.078993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9            20011200028     98.65%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               222141      0.00%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29            271842901      1.34%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                43700      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 8059      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 5178      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  386      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   29      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 4349      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 59      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 71      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 88      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 71      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 94      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 70      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 74      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 72      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 46      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          1050081      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value          1565701                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total          20284377783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses             20322795071                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses             12048222277                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    765749                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     85681                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              8728620148                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      3636                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                5612480                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles               5777968215                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              4748439407                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          73784                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                8452300884                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles           19599242929                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts            89447927751                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                109339                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents             7480245576                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents             3608410804                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents             7390032924                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands        111418129972                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                258478906284                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups             104375511256                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                5958865645                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps          110958838308                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                459291655                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     286                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 276                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts               41807626296                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                     121552077087                       # The number of ROB reads (Count)
system.cpu.rob.writes                    178865818294                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts              53551900775                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                89084944138                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   464                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 399817                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data              280762163                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                 281161980                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                399817                       # number of overall hits (Count)
system.l2.overallHits::cpu.data             280762163                       # number of overall hits (Count)
system.l2.overallHits::total                281161980                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 4224                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1494122                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1498346                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                4224                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1494122                       # number of overall misses (Count)
system.l2.overallMisses::total                1498346                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      5269854548                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    1027663089328                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1032932943876                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     5269854548                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   1027663089328                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1032932943876                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             404041                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data          282256285                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total             282660326                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            404041                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data         282256285                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total            282660326                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.010454                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.005293                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.005301                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.010454                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.005293                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.005301                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 1247598.141098                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 687804.000830                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    689382.121270                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 1247598.141098                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 687804.000830                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   689382.121270                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1026261                       # number of writebacks (Count)
system.l2.writebacks::total                   1026261                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             4224                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1494122                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1498346                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            4224                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1494122                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1498346                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   5242747618                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 1018077108601                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   1023319856219                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   5242747618                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 1018077108601                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  1023319856219                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.010454                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.005293                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.005301                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.010454                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.005293                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.005301                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 1241180.780777                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 681388.205649                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 682966.321677                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 1241180.780777                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 681388.205649                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 682966.321677                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1467854                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           43                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             43                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst          399817                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             399817                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          4224                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             4224                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   5269854548                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   5269854548                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       404041                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         404041                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.010454                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.010454                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 1247598.141098                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 1247598.141098                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         4224                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         4224                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   5242747618                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   5242747618                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.010454                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.010454                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 1241180.780777                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 1241180.780777                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data           10208915                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total              10208915                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           844136                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              844136                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 503991114502                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   503991114502                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data       11053051                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total          11053051                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.076371                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.076371                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 597049.663208                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 597049.663208                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       844136                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          844136                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 498575482578                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 498575482578                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.076371                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.076371                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 590634.071498                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 590634.071498                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data      270553248                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total         270553248                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       649986                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          649986                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 523671974826                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 523671974826                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data    271203234                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total     271203234                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.002397                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.002397                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 805666.544858                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 805666.544858                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       649986                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       649986                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 519501626023                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 519501626023                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.002397                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.002397                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 799250.485430                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 799250.485430                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              2221                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 2221                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data          2221                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             2221                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks       403523                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           403523                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       403523                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       403523                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks    244420605                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total        244420605                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks    244420605                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total    244420605                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32750.287554                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    565313890                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1500622                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     376.719714                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     102.291758                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        73.938526                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32574.057270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.003122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.002256                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.994081                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   18                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  175                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  817                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                14302                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                17456                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 4524012086                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                4524012086                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           270336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data         95623808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total            95894144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       270336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          270336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     65680640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         65680640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              4224                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           1494122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              1498346                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks        1026260                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total             1026260                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst               22378                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data             7915730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total                7938109                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst           22378                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              22378                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          5437037                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               5437037                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          5437037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst              22378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data            7915730                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              13375146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              654210                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1026260                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            439099                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             844136                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            844136                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         654210                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4462051                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      4462051                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4462051                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    161574784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    161574784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                161574784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1498346                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1498346    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1498346                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         20745105838                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        20322679303                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2963705                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1465362                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp          271610232                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty    245446866                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       403531                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         38276761                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             2221                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            2221                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq          11053051                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp         11053051                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         406998                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq     271203234                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1214570                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    846772785                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              847987355                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     51684608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  33707320960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total             33759005568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1470811                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  65869952                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         284133358                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000112                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.010594                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               284101508     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   31835      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      15      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           284133358                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 12080225902968                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       330206574040                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         383395410                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy      265039347100                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     565324808                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests    282659312                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        29266                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2577                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         2562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
