// Seed: 489002057
module module_0;
  id_1 :
  assert property (@(posedge 1) id_1)
  else $display(1, 1, "" & 1);
  tri id_2 = 1, id_3, id_4;
  task automatic id_5();
    @(id_1) begin
      id_4 = 1;
    end
  endtask
  logic [7:0] id_6 = id_6[1];
  always @(posedge 1 or posedge 1) begin
    wait (1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_4 && ~id_3 && id_4;
  module_0();
endmodule
