

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13'
================================================================
* Date:           Thu May 22 16:58:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     7688|     7688|  76.880 us|  76.880 us|  7686|  7686|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_12_VITIS_LOOP_141_13  |     7686|     7686|        13|          6|          1|  1280|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    145|    -|
|Register         |        -|    -|     250|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     250|    266|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                                  Module                                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Weight_lc_U  |infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R  |        4|  0|   0|    0|  1280|   32|     1|        40960|
    +-------------+--------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                                          |        4|  0|   0|    0|  1280|   32|     1|        40960|
    +-------------+--------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln141_1_fu_218_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln141_2_fu_207_p2     |         +|   0|  0|  12|          11|          11|
    |add_ln141_3_fu_137_p2     |         +|   0|  0|  12|          11|           1|
    |add_ln141_fu_149_p2       |         +|   0|  0|  13|           4|           1|
    |first_iter_4_fu_177_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln141_1_fu_155_p2    |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln141_2_fu_223_p2    |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln141_fu_131_p2      |      icmp|   0|  0|  12|          11|          11|
    |select_ln141_1_fu_169_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln141_fu_161_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 121|          72|          51|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add18229_fu_58                          |   9|          2|   32|         64|
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                 |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten32_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_r_load                 |   9|          2|    4|          8|
    |c_fu_46                                 |   9|          2|    8|         16|
    |indvar_flatten32_fu_54                  |   9|          2|   11|         22|
    |r_fu_50                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 145|         31|   84|        173|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Weight_lc_load_reg_324              |  32|   0|   32|          0|
    |add18229_fu_58                      |  32|   0|   32|          0|
    |add_reg_344                         |  32|   0|   32|          0|
    |ap_CS_fsm                           |   6|   0|    6|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |c_fu_46                             |   8|   0|    8|          0|
    |first_iter_4_reg_295                |   1|   0|    1|          0|
    |h_t_load_reg_329                    |  32|   0|   32|          0|
    |icmp_ln141_2_reg_320                |   1|   0|    1|          0|
    |icmp_ln141_2_reg_320_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln141_reg_278                  |   1|   0|    1|          0|
    |indvar_flatten32_fu_54              |  11|   0|   11|          0|
    |mul_reg_334                         |  32|   0|   32|          0|
    |r_fu_50                             |   4|   0|    4|          0|
    |res_addr_reg_299                    |   4|   0|    4|          0|
    |res_addr_reg_299_pp0_iter1_reg      |   4|   0|    4|          0|
    |res_load_reg_305                    |  32|   0|   32|          0|
    |select_ln141_1_reg_289              |   4|   0|    4|          0|
    |select_ln141_reg_282                |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 250|   0|  250|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|grp_fu_173_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|grp_fu_173_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|grp_fu_173_p_opcode  |  out|    2|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|grp_fu_173_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|grp_fu_173_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|grp_fu_169_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|grp_fu_169_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|grp_fu_169_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|grp_fu_169_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13|  return value|
|h_t_address0         |  out|    7|   ap_memory|                                                 h_t|         array|
|h_t_ce0              |  out|    1|   ap_memory|                                                 h_t|         array|
|h_t_q0               |   in|   32|   ap_memory|                                                 h_t|         array|
|res_address0         |  out|    4|   ap_memory|                                                 res|         array|
|res_ce0              |  out|    1|   ap_memory|                                                 res|         array|
|res_we0              |  out|    1|   ap_memory|                                                 res|         array|
|res_d0               |  out|   32|   ap_memory|                                                 res|         array|
|res_address1         |  out|    4|   ap_memory|                                                 res|         array|
|res_ce1              |  out|    1|   ap_memory|                                                 res|         array|
|res_q1               |   in|   32|   ap_memory|                                                 res|         array|
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+

