# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -gui -debugDB -voptargs="+acc=rtl" -work work fpu_tb 
# Start time: 01:37:10 on Apr 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 3 FSMs in module "fpu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.fpu(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# a: 315695520.000000  , b: 3219435.250000    , result: 98.059280          (42c41e5a, 01000010110001000001111001011010)
# a: 1.000000          , b: 1.100000          , result: 0.909091           (3f68ba2e, 00111111011010001011101000101110)
# a: 0.000000          , b: 1.000000          , result: 0.000000           (00000000, 00000000000000000000000000000000)
# a: 1.000000          , b: 0.000000          , result: inf                (7f800000, 01111111100000000000000000000000)
# a: inf               , b: 10.000000         , result: inf                (7f800000, 01111111100000000000000000000000)
# a: 10.000000         , b: inf               , result: 0.000000           (00000000, 00000000000000000000000000000000)
# a: inf               , b: 0.000000          , result: inf                (7f800000, 01111111100000000000000000000000)
# a: 0.000000          , b: inf               , result: 0.000000           (00000000, 00000000000000000000000000000000)
# a: -inf              , b: 10.000000         , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: 10.000000         , b: -inf              , result: -0.000000          (80000000, 10000000000000000000000000000000)
# a: -inf              , b: 0.000000          , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: 0.000000          , b: -inf              , result: -0.000000          (80000000, 10000000000000000000000000000000)
# a: -inf              , b: -inf              , result: inf                (7f800000, 01111111100000000000000000000000)
# a: inf               , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: -inf              , b: inf               , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: inf               , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: nan               , b: 2.718282          , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: 2.718282          , b: nan               , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: 2.000000          , b: 2.718282          , result: 0.735759           (3f3c5ab2, 00111111001111000101101010110010)
# a: 37.639999         , b: 0.000000          , result: inf                (7f800000, 01111111100000000000000000000000)
# a: 16.000000         , b: 32.000000         , result: 0.500000           (3f000000, 00111111000000000000000000000000)
# a: 0.250000          , b: 0.500000          , result: 0.500000           (3f000000, 00111111000000000000000000000000)
# ** Note: $stop    : fpu_tb.sv(72)
#    Time: 99750 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at fpu_tb.sv line 72
# End time: 01:37:30 on Apr 15,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 1
