Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Sep 11 16:08:01 2021
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_soc_proj_wrapper_control_sets_placed.rpt
| Design       : bd_soc_proj_wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   137 |
|    Minimum number of control sets                        |   137 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   358 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   137 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    27 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1095 |          287 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             811 |          309 |
| Yes          | No                    | No                     |             340 |          109 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1264 |          451 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                |                1 |              1 |         1.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                |                1 |              1 |         1.00 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                   |                1 |              1 |         1.00 |
|  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                |                1 |              1 |         1.00 |
| ~bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
| ~bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                |                1 |              1 |         1.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                              | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                          | bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | bd_soc_proj_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                     | bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                  | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/FSM_sequential_STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.STD_SPI_CMD_SP_32_BIT_GEN.nm_wr_en_cntrl_ps_reg[0]         | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/FSM_sequential_STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.STD_SPI_CMD_SP_32_BIT_GEN.nm_sm_4_byte_addr_ps_reg[1]_0 |                1 |              4 |         4.00 |
| ~bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | bd_soc_proj_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                        |                2 |              4 |         2.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[2]                                                                                                                                                                                                | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | bd_soc_proj_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.CPOL_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_0[0]                                            | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                                                                                   |                1 |              5 |         5.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif4_inverted                                                                                                                                                                                        |                4 |              5 |         1.25 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                         | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                 | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1_n_0                                                                                                                                                                             |                1 |              5 |         5.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ip2bus_rdack_core_reg_d2                                                                                                                                                                                              | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH2/SR[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                          |                3 |              6 |         2.00 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                          |                2 |              6 |         3.00 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                              |                2 |              6 |         3.00 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | bd_soc_proj_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                             | bd_soc_proj_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                          |                1 |              7 |         7.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                3 |              7 |         2.33 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                    |                2 |              7 |         3.50 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/E[0]                                                                                                                                                                  | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif4_inverted                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | bd_soc_proj_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/wrap_around_d10                                                                                               |                2 |              8 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_CMD_SYNC_AXI2SPI_CDC/E[0]                                                                                                                  | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/LEN_CNTR_32_BIT_GEN.length_cntr[7]_i_1_n_0                                                                                                                                             |                3 |              8 |         2.67 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg[0]_i_1_n_0                                                                                                                         | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                |                2 |              8 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.HW_XFER_SYNC_AXI2SPI_CDC/SPI_32_BIT_ADDRESS_REG_GEN.spi_addr_i_reg[1][0]                                                                      | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/LOGIC_GENERATION_CDC.load_axi_data_cdc_to_spi_d3_reg                                                          |                3 |              8 |         2.67 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/FSM_sequential_STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.STD_SPI_CMD_SP_32_BIT_GEN.nm_sm_4_byte_addr_ps_reg[1]_1[0] |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/SPIXfer_done_int_pulse_d2_reg[0]                                                                                   | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/LOGIC_GENERATION_CDC.load_axi_data_cdc_to_spi_d3_reg                                                          |                2 |              8 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/SPIXfer_done_int_pulse_d2_reg[1]                                                                                   | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/LOGIC_GENERATION_CDC.load_axi_data_cdc_to_spi_d3_reg                                                          |                3 |              8 |         2.67 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/SPIXfer_done_int_pulse_d2_reg[2]                                                                                   | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/LOGIC_GENERATION_CDC.load_axi_data_cdc_to_spi_d3_reg                                                          |                3 |              8 |         2.67 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.receive_Data_int[7]_i_2_n_0                                                                                                                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/LOGIC_GENERATION_CDC.load_axi_data_cdc_to_spi_d3_reg                                                          |                3 |              8 |         2.67 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/rx_shft_reg_mode_0011                                                                                                                                                                                                 | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                |                2 |              8 |         4.00 |
|  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
| ~bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                       |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg[7]_i_1_n_0                                                                                                                                                                                                         | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/p_0_in                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg[15]_i_1_n_0                                                                                                                                                                                                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/p_0_in                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg[31]_i_2_n_0                                                                                                                                                                                                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/p_0_in                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg[23]_i_1_n_0                                                                                                                                                                                                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/p_0_in                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/dataReg[15]_i_1_n_0                                                                                                                                                                                                           | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/p_0_in                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/dataReg[7]_i_1_n_0                                                                                                                                                                                                            | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/p_0_in                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/dataReg[23]_i_1_n_0                                                                                                                                                                                                           | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/p_0_in                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/dataReg[31]_i_1_n_0                                                                                                                                                                                                           | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/p_0_in                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                4 |             11 |         2.75 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_ns                                                                                                                                                                                            | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                              | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                6 |             12 |         2.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sz_i0                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                 | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                    |                5 |             13 |         2.60 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                   |                4 |             15 |         3.75 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                      | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/s_axi_aresetn_0[0]                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                     | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                  |                8 |             17 |         2.12 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                 |                6 |             18 |         3.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                           | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                6 |             18 |         3.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                7 |             19 |         2.71 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                              | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                |                7 |             19 |         2.71 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                               | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                             |                8 |             20 |         2.50 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                              |                6 |             20 |         3.33 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                |                7 |             21 |         3.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                7 |             22 |         3.14 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                              |                5 |             23 |         4.60 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                9 |             24 |         2.67 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                   |                8 |             24 |         3.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                9 |             25 |         2.78 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                    | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/FSM_sequential_STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.STD_SPI_CMD_SP_32_BIT_GEN.nm_wr_en_cntrl_ps_reg[0]         | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC/FSM_sequential_STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.STD_SPI_CMD_SP_32_BIT_GEN.nm_sm_4_byte_addr_ps_reg[1]   |               12 |             25 |         2.08 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TYP_OF_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_3                                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                |               15 |             26 |         1.73 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                             | bd_soc_proj_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                    |                6 |             28 |         4.67 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                    |               10 |             30 |         3.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]_2                                                                                                                                                                                                              | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]_1                                                                                                                                                                                                           |               20 |             31 |         1.55 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                      | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                               | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                              | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/abort_i_cs2                                                                                                                                                                                        | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                               | bd_soc_proj_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | bd_soc_proj_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/wrap_around_reg_n_0                                                                                                                                                                       | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                |               23 |             32 |         1.39 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/E[0]                                                                                                                                                                                               | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                          | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                 | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             33 |         3.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.MST_MODF_SYNC_SPI2AXI4_CDC/xip_sm_ps_reg_0[0]                                                                                                 | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif4_inverted                                                                                                                                                                                        |               13 |             33 |         2.54 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                |               18 |             36 |         2.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                                      |               19 |             43 |         2.26 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               14 |             47 |         3.36 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[31]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               19 |             64 |         3.37 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               10 |             75 |         7.50 |
|  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               28 |             80 |         2.86 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                        |               21 |             83 |         3.95 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                 | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |               39 |             92 |         2.36 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                  |               34 |            114 |         3.35 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[32]                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               16 |            128 |         8.00 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |               70 |            149 |         2.13 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               58 |            218 |         3.76 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                       | bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                       |               83 |            218 |         2.63 |
|  bd_soc_proj_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |              203 |            811 |         4.00 |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


