Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Sep  1 13:53:08 2023
| Host         : DESKTOP-37DH2T5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DAC_generator_16w_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_DAC_generator_16w_0_0 (xilinx.com:user:DAC_generator_16w:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Aug 31 13:09:46 2023
| Host         : DESKTOP-37DH2T5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DAC_generator_16w_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_DAC_generator_16w_0_0 (xilinx.com:user:DAC_generator_16w:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Aug 28 16:41:11 2023
| Host         : DESKTOP-37DH2T5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DAC_generator_16w_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_DAC_generator_16w_0_0 (xilinx.com:user:DAC_generator_16w:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Aug 28 16:33:42 2023
| Host         : DESKTOP-37DH2T5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DAC_generator_16w_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_DAC_generator_16w_0_0 (xilinx.com:user:DAC_generator_16w:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_DAC_generator_16w_0_0'. These changes may impact your design.


-Upgrade has added port 'alg_begin'

-Upgrade has added port 'alg_end'


