{"file":{"path":"F:\\DOCUMENT\\DVD\\DVD-033\\_IEEE_Standard_Hardware_Description_Language_Based_on_the_Verilog[r]_Hardware_Description_Language_(1996)(en)(653s).pdf","name":"_IEEE_Standard_Hardware_Description_Language_Based_on_the_Verilog[r]_Hardware_Description_Language_(1996)(en)(653s).pdf","ext":".pdf","length":1760256,"dir":"F:\\DOCUMENT\\DVD\\DVD-033","creation":"2019-12-18T04:29:15","lastaccess":"2020-03-05T00:24:03","lastwrite":"2019-12-18T04:29:15"},"hash":{"md5":"ED414980761158A612DB5F7E0347BD5A","sha1":"81A1643F5949F7D69DD211E023D0360879388888"},"sha256":"178A4EF9D560B6660E7AC635E94BD62E7A3B4F44B7DDB7947178A8E8596A85B3"}