$comment
	File created using the following command:
		vcd file RISCV.msim.vcd -direction
$end
$date
	Mon Jun 18 22:24:42 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Control_MULTI_vlg_vec_tst $end
$var reg 1 ! iCLK $end
$var reg 7 " iOp [6:0] $end
$var reg 1 # iRST $end
$var wire 1 $ oALUOp [1] $end
$var wire 1 % oALUOp [0] $end
$var wire 1 & oIRWrite $end
$var wire 1 ' oIorD $end
$var wire 1 ( oMem2Reg [1] $end
$var wire 1 ) oMem2Reg [0] $end
$var wire 1 * oMemRead $end
$var wire 1 + oMemWrite $end
$var wire 1 , oOriAALU $end
$var wire 1 - oOriBALU [1] $end
$var wire 1 . oOriBALU [0] $end
$var wire 1 / oOriPC $end
$var wire 1 0 oPCcondWrite $end
$var wire 1 1 oPCw $end
$var wire 1 2 oRegWrite $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 oIRWrite~output_o $end
$var wire 1 : oMemWrite~output_o $end
$var wire 1 ; oMemRead~output_o $end
$var wire 1 < oIorD~output_o $end
$var wire 1 = oPCw~output_o $end
$var wire 1 > oRegWrite~output_o $end
$var wire 1 ? oPCcondWrite~output_o $end
$var wire 1 @ oOriPC~output_o $end
$var wire 1 A oOriAALU~output_o $end
$var wire 1 B oALUOp[0]~output_o $end
$var wire 1 C oALUOp[1]~output_o $end
$var wire 1 D oOriBALU[0]~output_o $end
$var wire 1 E oOriBALU[1]~output_o $end
$var wire 1 F oMem2Reg[0]~output_o $end
$var wire 1 G oMem2Reg[1]~output_o $end
$var wire 1 H iCLK~input_o $end
$var wire 1 I pr_state.DECODE~0_combout $end
$var wire 1 J iRST~input_o $end
$var wire 1 K pr_state.DECODE~q $end
$var wire 1 L pr_state.EXE~q $end
$var wire 1 M iOp[5]~input_o $end
$var wire 1 N iOp[4]~input_o $end
$var wire 1 O iOp[6]~input_o $end
$var wire 1 P iOp[0]~input_o $end
$var wire 1 Q iOp[1]~input_o $end
$var wire 1 R iOp[2]~input_o $end
$var wire 1 S iOp[3]~input_o $end
$var wire 1 T word~2_combout $end
$var wire 1 U nx_state.ACCESSorCONC~0_combout $end
$var wire 1 V pr_state.ACCESSorCONC~q $end
$var wire 1 W Decoder0~0_combout $end
$var wire 1 X Selector4~1_combout $end
$var wire 1 Y pr_state.CONC_LOAD~q $end
$var wire 1 Z word~3_combout $end
$var wire 1 [ Selector15~0_combout $end
$var wire 1 \ pr_state.FETCH~q $end
$var wire 1 ] WideOr8~0_combout $end
$var wire 1 ^ Selector13~0_combout $end
$var wire 1 _ Selector26~0_combout $end
$var wire 1 ` Selector4~0_combout $end
$var wire 1 a Selector23~0_combout $end
$var wire 1 b Decoder0~1_combout $end
$var wire 1 c WideOr3~0_combout $end
$var wire 1 d Selector21~0_combout $end
$var wire 1 e Selector21~1_combout $end
$var wire 1 f Decoder0~2_combout $end
$var wire 1 g Selector0~0_combout $end
$var wire 1 h WideOr0~0_combout $end
$var wire 1 i Selector30~0_combout $end
$var wire 1 j Decoder0~3_combout $end
$var wire 1 k WideOr8~1_combout $end
$var wire 1 l Selector0~1_combout $end
$var wire 1 m Selector0~2_combout $end
$var wire 1 n WideOr10~0_combout $end
$var wire 1 o Selector10~0_combout $end
$var wire 1 p WideOr6~0_combout $end
$var wire 1 q Selector6~0_combout $end
$var wire 1 r WideOr0~1_combout $end
$var wire 1 s word [14] $end
$var wire 1 t word [13] $end
$var wire 1 u word [12] $end
$var wire 1 v word [11] $end
$var wire 1 w word [10] $end
$var wire 1 x word [9] $end
$var wire 1 y word [8] $end
$var wire 1 z word [7] $end
$var wire 1 { word [6] $end
$var wire 1 | word [5] $end
$var wire 1 } word [4] $end
$var wire 1 ~ word [3] $end
$var wire 1 !! word [2] $end
$var wire 1 "! word [1] $end
$var wire 1 #! word [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b110011 "
0#
0%
0$
1&
0'
0)
0(
1*
0+
0,
1.
0-
0/
00
11
02
03
14
x5
16
17
18
19
0:
1;
0<
1=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
1I
0J
0K
0L
1M
1N
0O
1P
1Q
0R
0S
1T
0U
0V
0W
0X
0Y
0Z
1[
0\
1]
1^
0_
1`
0a
0b
0c
0d
1e
1f
1g
1h
0i
0j
1k
0l
0m
1n
1o
0p
0q
0r
0#!
1"!
1!!
0~
1}
0|
1{
0z
zy
zx
0w
0v
0u
0t
0s
$end
#20000
1!
1H
1\
1K
1d
0`
1q
0"!
0I
09
0e
0&
1~
0}
0;
1E
1-
0*
0{
0=
01
#40000
0!
0H
#60000
1!
1H
1L
0K
0q
0o
1#!
1U
1A
1,
0!!
0~
0E
0D
0.
0-
#80000
0!
0H
#100000
1!
1H
1V
0L
1i
0#!
0[
0U
0A
0,
1u
1>
12
#120000
0!
0H
#140000
1!
1H
0\
0V
0i
1`
1o
0d
1[
1"!
1I
19
1e
1&
1!!
1}
0u
0>
1;
1D
1.
1*
02
1{
1=
11
#160000
0!
0H
#180000
1!
1H
1\
1K
1d
0`
1q
0"!
0I
09
0e
0&
1~
0}
0;
1E
1-
0*
0{
0=
01
#200000
