$comment
	File created using the following command:
		vcd file RippleCarrySubtractor.msim.vcd -direction
$end
$date
	Sun Mar 16 09:15:37 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module RippleCarrySubtractor_vlg_vec_tst $end
$var reg 5 ! A [4:0] $end
$var reg 5 " B [4:0] $end
$var wire 1 # Cout $end
$var wire 1 $ S [4] $end
$var wire 1 % S [3] $end
$var wire 1 & S [2] $end
$var wire 1 ' S [1] $end
$var wire 1 ( S [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 1 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 2 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 3 S[0]~output_o $end
$var wire 1 4 S[1]~output_o $end
$var wire 1 5 S[2]~output_o $end
$var wire 1 6 S[3]~output_o $end
$var wire 1 7 S[4]~output_o $end
$var wire 1 8 Cout~output_o $end
$var wire 1 9 B[0]~input_o $end
$var wire 1 : A[0]~input_o $end
$var wire 1 ; s0|WideOr1~0_combout $end
$var wire 1 < B[1]~input_o $end
$var wire 1 = A[1]~input_o $end
$var wire 1 > s1|WideOr1~0_combout $end
$var wire 1 ? s1|WideOr0~0_combout $end
$var wire 1 @ B[2]~input_o $end
$var wire 1 A A[2]~input_o $end
$var wire 1 B s2|WideOr1~0_combout $end
$var wire 1 C s2|WideOr0~0_combout $end
$var wire 1 D A[3]~input_o $end
$var wire 1 E B[3]~input_o $end
$var wire 1 F s3|WideOr1~0_combout $end
$var wire 1 G B[4]~input_o $end
$var wire 1 H A[4]~input_o $end
$var wire 1 I s3|WideOr0~0_combout $end
$var wire 1 J s4|WideOr1~0_combout $end
$var wire 1 K s4|WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b10 "
1#
1(
1'
0&
0%
0$
0)
1*
x+
1,
1-
1.
0/
z0
z1
z2
13
14
05
06
07
18
09
1:
1;
1<
0=
1>
1?
0@
1A
0B
1C
0D
0E
1F
0G
0H
1I
1J
1K
$end
#1000000
