#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* Red */
#define Red__0__DM__MASK 0x1C0000u
#define Red__0__DM__SHIFT 18
#define Red__0__DR CYREG_PRT1_DR
#define Red__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Red__0__HSIOM_MASK 0x0F000000u
#define Red__0__HSIOM_SHIFT 24u
#define Red__0__INTCFG CYREG_PRT1_INTCFG
#define Red__0__INTSTAT CYREG_PRT1_INTSTAT
#define Red__0__MASK 0x40u
#define Red__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Red__0__OUT_SEL_SHIFT 12u
#define Red__0__OUT_SEL_VAL 0u
#define Red__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Red__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Red__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Red__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Red__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Red__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Red__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Red__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Red__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Red__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Red__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Red__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Red__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Red__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Red__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Red__0__PC CYREG_PRT1_PC
#define Red__0__PC2 CYREG_PRT1_PC2
#define Red__0__PORT 1u
#define Red__0__PS CYREG_PRT1_PS
#define Red__0__SHIFT 6
#define Red__DR CYREG_PRT1_DR
#define Red__INTCFG CYREG_PRT1_INTCFG
#define Red__INTSTAT CYREG_PRT1_INTSTAT
#define Red__MASK 0x40u
#define Red__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Red__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Red__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Red__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Red__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Red__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Red__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Red__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Red__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Red__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Red__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Red__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Red__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Red__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Red__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Red__PC CYREG_PRT1_PC
#define Red__PC2 CYREG_PRT1_PC2
#define Red__PORT 1u
#define Red__PS CYREG_PRT1_PS
#define Red__SHIFT 6

/* Blue */
#define Blue__0__DM__MASK 0x7000u
#define Blue__0__DM__SHIFT 12
#define Blue__0__DR CYREG_PRT1_DR
#define Blue__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Blue__0__HSIOM_MASK 0x000F0000u
#define Blue__0__HSIOM_SHIFT 16u
#define Blue__0__INTCFG CYREG_PRT1_INTCFG
#define Blue__0__INTSTAT CYREG_PRT1_INTSTAT
#define Blue__0__MASK 0x10u
#define Blue__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Blue__0__OUT_SEL_SHIFT 8u
#define Blue__0__OUT_SEL_VAL 3u
#define Blue__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Blue__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Blue__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Blue__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Blue__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Blue__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Blue__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Blue__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Blue__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Blue__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Blue__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Blue__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Blue__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Blue__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Blue__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Blue__0__PC CYREG_PRT1_PC
#define Blue__0__PC2 CYREG_PRT1_PC2
#define Blue__0__PORT 1u
#define Blue__0__PS CYREG_PRT1_PS
#define Blue__0__SHIFT 4
#define Blue__DR CYREG_PRT1_DR
#define Blue__INTCFG CYREG_PRT1_INTCFG
#define Blue__INTSTAT CYREG_PRT1_INTSTAT
#define Blue__MASK 0x10u
#define Blue__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Blue__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Blue__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Blue__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Blue__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Blue__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Blue__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Blue__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Blue__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Blue__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Blue__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Blue__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Blue__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Blue__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Blue__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Blue__PC CYREG_PRT1_PC
#define Blue__PC2 CYREG_PRT1_PC2
#define Blue__PORT 1u
#define Blue__PS CYREG_PRT1_PS
#define Blue__SHIFT 4

/* Green */
#define Green__0__DM__MASK 0x38u
#define Green__0__DM__SHIFT 3
#define Green__0__DR CYREG_PRT2_DR
#define Green__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Green__0__HSIOM_MASK 0x000000F0u
#define Green__0__HSIOM_SHIFT 4u
#define Green__0__INTCFG CYREG_PRT2_INTCFG
#define Green__0__INTSTAT CYREG_PRT2_INTSTAT
#define Green__0__MASK 0x02u
#define Green__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Green__0__OUT_SEL_SHIFT 2u
#define Green__0__OUT_SEL_VAL 1u
#define Green__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Green__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Green__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Green__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Green__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Green__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Green__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Green__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Green__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Green__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Green__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Green__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Green__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Green__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Green__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Green__0__PC CYREG_PRT2_PC
#define Green__0__PC2 CYREG_PRT2_PC2
#define Green__0__PORT 2u
#define Green__0__PS CYREG_PRT2_PS
#define Green__0__SHIFT 1
#define Green__DR CYREG_PRT2_DR
#define Green__INTCFG CYREG_PRT2_INTCFG
#define Green__INTSTAT CYREG_PRT2_INTSTAT
#define Green__MASK 0x02u
#define Green__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Green__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Green__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Green__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Green__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Green__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Green__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Green__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Green__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Green__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Green__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Green__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Green__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Green__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Green__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Green__PC CYREG_PRT2_PC
#define Green__PC2 CYREG_PRT2_PC2
#define Green__PORT 2u
#define Green__PS CYREG_PRT2_PS
#define Green__SHIFT 1

/* White */
#define White__0__DM__MASK 0xE00000u
#define White__0__DM__SHIFT 21
#define White__0__DR CYREG_PRT1_DR
#define White__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define White__0__HSIOM_MASK 0xF0000000u
#define White__0__HSIOM_SHIFT 28u
#define White__0__INTCFG CYREG_PRT1_INTCFG
#define White__0__INTSTAT CYREG_PRT1_INTSTAT
#define White__0__MASK 0x80u
#define White__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define White__0__OUT_SEL_SHIFT 14u
#define White__0__OUT_SEL_VAL 1u
#define White__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define White__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define White__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define White__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define White__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define White__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define White__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define White__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define White__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define White__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define White__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define White__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define White__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define White__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define White__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define White__0__PC CYREG_PRT1_PC
#define White__0__PC2 CYREG_PRT1_PC2
#define White__0__PORT 1u
#define White__0__PS CYREG_PRT1_PS
#define White__0__SHIFT 7
#define White__DR CYREG_PRT1_DR
#define White__INTCFG CYREG_PRT1_INTCFG
#define White__INTSTAT CYREG_PRT1_INTSTAT
#define White__MASK 0x80u
#define White__PA__CFG0 CYREG_UDB_PA1_CFG0
#define White__PA__CFG1 CYREG_UDB_PA1_CFG1
#define White__PA__CFG10 CYREG_UDB_PA1_CFG10
#define White__PA__CFG11 CYREG_UDB_PA1_CFG11
#define White__PA__CFG12 CYREG_UDB_PA1_CFG12
#define White__PA__CFG13 CYREG_UDB_PA1_CFG13
#define White__PA__CFG14 CYREG_UDB_PA1_CFG14
#define White__PA__CFG2 CYREG_UDB_PA1_CFG2
#define White__PA__CFG3 CYREG_UDB_PA1_CFG3
#define White__PA__CFG4 CYREG_UDB_PA1_CFG4
#define White__PA__CFG5 CYREG_UDB_PA1_CFG5
#define White__PA__CFG6 CYREG_UDB_PA1_CFG6
#define White__PA__CFG7 CYREG_UDB_PA1_CFG7
#define White__PA__CFG8 CYREG_UDB_PA1_CFG8
#define White__PA__CFG9 CYREG_UDB_PA1_CFG9
#define White__PC CYREG_PRT1_PC
#define White__PC2 CYREG_PRT1_PC2
#define White__PORT 1u
#define White__PS CYREG_PRT1_PS
#define White__SHIFT 7

/* Yellow */
#define Yellow__0__DM__MASK 0xE00u
#define Yellow__0__DM__SHIFT 9
#define Yellow__0__DR CYREG_PRT2_DR
#define Yellow__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Yellow__0__HSIOM_MASK 0x0000F000u
#define Yellow__0__HSIOM_SHIFT 12u
#define Yellow__0__INTCFG CYREG_PRT2_INTCFG
#define Yellow__0__INTSTAT CYREG_PRT2_INTSTAT
#define Yellow__0__MASK 0x08u
#define Yellow__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Yellow__0__OUT_SEL_SHIFT 6u
#define Yellow__0__OUT_SEL_VAL 2u
#define Yellow__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Yellow__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Yellow__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Yellow__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Yellow__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Yellow__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Yellow__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Yellow__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Yellow__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Yellow__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Yellow__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Yellow__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Yellow__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Yellow__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Yellow__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Yellow__0__PC CYREG_PRT2_PC
#define Yellow__0__PC2 CYREG_PRT2_PC2
#define Yellow__0__PORT 2u
#define Yellow__0__PS CYREG_PRT2_PS
#define Yellow__0__SHIFT 3
#define Yellow__DR CYREG_PRT2_DR
#define Yellow__INTCFG CYREG_PRT2_INTCFG
#define Yellow__INTSTAT CYREG_PRT2_INTSTAT
#define Yellow__MASK 0x08u
#define Yellow__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Yellow__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Yellow__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Yellow__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Yellow__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Yellow__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Yellow__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Yellow__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Yellow__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Yellow__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Yellow__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Yellow__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Yellow__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Yellow__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Yellow__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Yellow__PC CYREG_PRT2_PC
#define Yellow__PC2 CYREG_PRT2_PC2
#define Yellow__PORT 2u
#define Yellow__PS CYREG_PRT2_PS
#define Yellow__SHIFT 3

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_C00

/* Clock_2 */
#define Clock_2__DIVIDER_MASK 0x0000FFFFu
#define Clock_2__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_2__ENABLE_MASK 0x80000000u
#define Clock_2__MASK 0x80000000u
#define Clock_2__REGISTER CYREG_CLK_DIVIDER_B00

/* Clock_3 */
#define Clock_3__DIVIDER_MASK 0x0000FFFFu
#define Clock_3__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_3__ENABLE_MASK 0x80000000u
#define Clock_3__MASK 0x80000000u
#define Clock_3__REGISTER CYREG_CLK_DIVIDER_A00

/* PWM_Red_PWMUDB */
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Red_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_Red_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define PWM_Red_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Red_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define PWM_Red_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Red_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Red_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Red_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Red_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_Red_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_Red_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_Red_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_02
#define PWM_Red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_Red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_Red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_Red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_Red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_Red_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_Red_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02

/* PWM_BlueWhite_PWMUDB */
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_BlueWhite_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_BlueWhite_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00

/* PWM_GreenYellow_PWMUDB */
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_03
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_GreenYellow_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_03
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_GreenYellow_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_GreenYellow_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03

/* Miscellaneous */
#define CYDEV_BCLK__HFCLK__HZ 3000000U
#define CYDEV_BCLK__HFCLK__KHZ 3000U
#define CYDEV_BCLK__HFCLK__MHZ 3U
#define CYDEV_BCLK__SYSCLK__HZ 3000000U
#define CYDEV_BCLK__SYSCLK__KHZ 3000U
#define CYDEV_BCLK__SYSCLK__MHZ 3U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
