# SystemVerilog_Course
This is a detailed SystemVerilog course 
