#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 28 17:23:46 2023
# Process ID: 14044
# Current directory: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13208 D:\AJC projets\VGA phase2\Image_Conv_VHDL_280623v5_filtrage unite\project_1\project_1.xpr
# Log file: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/vivado.log
# Journal file: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.xpr}uupdate_compile_order -fileset sources_1reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
