/* $Id: dnx_mbist.c,v 1.11 Broadcom SDK $
 * $Copyright: (c) 2018 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
*/

#ifdef _ERR_MSG_MODULE_NAME
#error "_ERR_MSG_MODULE_NAME redefined"
#endif

#define _ERR_MSG_MODULE_NAME BSL_SOC_MBIST

#include <shared/bsl.h>
#define BSL_LOG_MODULE BSL_LS_SOC_MBIST
#include <shared/shrextend/shrextend_debug.h>

#include <soc/mcm/memregs.h>    /* for registor & memory definitions */
#include <soc/cmic.h>   /* for register access */
#include <soc/error.h>
#include <soc/drv.h>
#include <soc/sand/sand_mbist.h>
#include <soc/dnx/drv.h>

#ifdef BCM_DNX_SUPPORT

#define MBIST_toPauseIR 0
#define MBIST_toPauseDR 0x40000000
#define MBIST_toRTI     0x80000000
#define TestTimeMultiplier 1

STATIC sand_mbist_device_t jr2_mbist_device =
    { 10, ECI_TAP_CPU_INTERFACE_COMMANDr, ECI_TAP_CPU_INTERFACE_DATA_INr, ECI_TAP_CPU_INTERFACE_DATA_OUTr };

/* This code was automatically generated by mbist.pl */

const uint8 powerup_emulation_commands[] = {

    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffffe + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(10 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(1 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(1 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(20 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 217),
    SAND_MBIST_WRITE(0x2f7fffee + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(1 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x4000000f, 0x40000001, 46),
    SAND_MBIST_WRITE(0x2e7fffee + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(353545 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x4000000f, 0x4000000d, 44),
    SAND_MBIST_WRITE(0x2b7fffee + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT
};

const char *powerup_emulation_comments[] = {

    SAND_MBIST_COMMENT_TEXT("Begin Test Program"
                            "\nsvf_cmd 0"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3"
                            "\nEnabling BISR Preserve Mode"
                            "\nSetting pad_test0            to 0"
                            "\nSetting pad_test1            to 0"
                            "\nSetting pad_test2            to 0"
                            "\nSetting pad_test3            to 0"
                            "\nSetting pad_test4            to 0"
                            "\nSetting pad_jtce             to 1"
                            "\nSetting pad_scan_mode        to 0"
                            "\nSetting pad_puc29            to 0"
                            "\nSetting pad_puc28            to 0"
                            "\nSetting pad_puc27            to 0"
                            "\nsvf_cmd 4"
                            "\nsvf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nsvf_cmd 7"
                            "\nsvf_cmd 8"
                            "\nsvf_cmd 9"
                            "\nsvf_cmd 10"
                            "\nsvf_cmd 11"
                            "\nsvf_cmd 12"
                            "\nsvf_cmd 13"
                            "\nEnabling the High-Z instruction of the TAP"
                            "\nSetting UserIRBit2 to ON" "\nSetting UserDRBit646 to ON" "\nsvf_cmd 14"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 15"),
    SAND_MBIST_COMMENT_TEXT("Pausing for 1000 ns, (10 clock cycles)" "\nsvf_cmd 16"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 17"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 18"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 19"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep PwrUpEmul   *******"
                            "\nEnabling PowerDomainGroupEnable_JERICHO2_TAP"
                            "\nDisabling PowerDomainGroupEnable_CMIC_TAP"
                            "\nResetting Controller jericho2_LVISION_FUSE_BOX_CTRL connected to BP0 in Autonomous mode"
                            "\nsvf_cmd 20"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller jericho2_LVISION_FUSE_BOX_CTRL connected to BP0 in Autonomous mode"
                            "\n** Enabling Power-Up Emulation" "\nsvf_cmd 21"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS1 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS0 at beginning of test" "\nsvf_cmd 22"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 23"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS0 for controller jericho2_LVISION_FUSE_BOX_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS1 for controller jericho2_LVISION_FUSE_BOX_CTRL"
         "\nsvf_cmd 24"),
    SAND_MBIST_COMMENT_TEXT("End Test Program")
};

const sand_mbist_script_t powerup_emulation_script = {
    powerup_emulation_commands,
    powerup_emulation_comments,
    sizeof(powerup_emulation_commands),
    12,
    "powerup_emulation",
    40
};

const uint8 jr2_mbist_postrep_half1_090318_commands[] = {

    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x3b7ffffe + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x24000000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 200),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7ebf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8004 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8004 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7e7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x800000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 57),
    SAND_MBIST_WRITE(0x3b7e7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8004 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8004 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7e7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x800000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 57),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(10 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(1 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(1 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(1 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 57),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 57),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408004 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408004 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408004 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408004 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 55),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 55),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7ebf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800c + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800c + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x800000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 59),
    SAND_MBIST_WRITE(0x3b7e7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800c + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800c + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x800000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 59),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7dbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7ebf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7e7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7e7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ffff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7effec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7effec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7effec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7effec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7effec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7effec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7effec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7effec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7effec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7efff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7efff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7efff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7efff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7efff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7efff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7efff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7efff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7efff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7ebf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x30102800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7ebfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7ebf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x30103000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7ebfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x6000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20500000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7e7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20600000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x811000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x812000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x811000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x812000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20500000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7e7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20600000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x811000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x812000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x810400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x811000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x812000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020401 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020401 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7dbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020404 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020408 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020410 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020420 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020440 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020480 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020500 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffcf, 0x40000001, 61),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffcf, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 53),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffcf, 0x40000001, 61),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffcf, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 59),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 59),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7ebf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x30105800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3010d800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 75),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400000ff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400000ff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 75),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400000ff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400000ff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7e7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20b00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000001, 43),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x21b00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x40000001, 59),
    SAND_MBIST_WRITE(0x82b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x40000000, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x40000001, 39),
    SAND_MBIST_WRITE(0x86b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x40000000, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x40000001, 59),
    SAND_MBIST_WRITE(0x82b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x40000000, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x40000001, 39),
    SAND_MBIST_WRITE(0x86b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x40000000, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x3b7e7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20b00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000001, 43),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x21b00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000001, 41),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x40000001, 59),
    SAND_MBIST_WRITE(0x82b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x40000000, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x40000001, 39),
    SAND_MBIST_WRITE(0x86b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x40000000, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x40000001, 59),
    SAND_MBIST_WRITE(0x82b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x40000000, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x40000001, 39),
    SAND_MBIST_WRITE(0x86b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x40000000, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 59),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 59),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 61),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 77),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 59),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 77),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffc0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 59),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffc0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffc0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 59),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffc0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5f80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdf80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5f80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdf80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 55),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3c000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x40000001, 65),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3c000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105fc + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ffff, 0x40000001, 53),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010dfc + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105fc + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ffff, 0x40000001, 53),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010dfc + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 53),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x40000001, 65),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 55),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x40000001, 65),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 57),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffe000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 69),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffe000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 55),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffe000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 69),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffe000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 71),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 71),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 79),
    SAND_MBIST_WRITE(0xe020bff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021bff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 79),
    SAND_MBIST_WRITE(0xe020bff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021bff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7dbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 47),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe021bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7dbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 47),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe021bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7dbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 47),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe021bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7dbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 47),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe021bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(78269 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7fff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffcf, 0x43ffffcd, 61),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffcf, 0x43ffffcd, 61),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7fbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7f3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7eff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7eff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x36000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fff3f, 0x403fff3d, 57),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x403ffffd, 59),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x403ffffd, 59),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x30105800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x4000003d, 43),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x30104000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7ebf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 75),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400000ff, 0x400000ff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7ebf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 75),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400000ff, 0x400000ff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20b00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x4000003d, 43),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x4000f301, 59),
    SAND_MBIST_WRITE(0x82b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x73cfcc00, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x820000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x4000f301, 59),
    SAND_MBIST_WRITE(0x82b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x73cfcc00, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x820000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20b00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x4000003d, 43),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x380 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x4000f301, 59),
    SAND_MBIST_WRITE(0x82b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x73cfcc00, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x820000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xd00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000f303, 0x4000f301, 59),
    SAND_MBIST_WRITE(0x82b740 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x73cfcc00, 0x73cfcc00, 34),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x820000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40800e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x403ffffd, 59),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x403ffffd, 59),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 77),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x400003ff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 77),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x400003ff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffc0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x403ffffd, 59),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffc0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x403ffffd, 59),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5f80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7e3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5f80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3c000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x4ffffffd, 65),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105fc + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ffff, 0x4000fffd, 53),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105fc + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ffff, 0x4000fffd, 53),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x4ffffffd, 65),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x4ffffffd, 65),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffe000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 69),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000003, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffe000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 69),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000003, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 71),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x4000000f, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 71),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x4000000f, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 79),
    SAND_MBIST_WRITE(0xe020bff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000fff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ff00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 79),
    SAND_MBIST_WRITE(0xe020bff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000fff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7dbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x400003fd, 47),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x400003fd, 47),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x400003fd, 47),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020bc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x400003fd, 47),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7dbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0xe020bfe + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT
};

const char *jr2_mbist_postrep_half1_090318_comments[] = {

    SAND_MBIST_COMMENT_TEXT("Begin Test Program"
                            "\nsvf_cmd 0"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3"
                            "\nEnabling BISR Preserve Mode"
                            "\nAsynchronous Clock Information:"
                            "\npad_cmpll_refclkp              40.0 ns ( 25.0 MHz )"
                            "\npad_cmpll_refclkn              40.0 ns ( 25.0 MHz )"
                            "\npad_clk25                      40.0 ns ( 25.0 MHz )"
                            "\npad_atpg17                     40.0 ns ( 25.0 MHz )"
                            "\nSetting pad_test0            to 0"
                            "\nSetting pad_test1            to 0"
                            "\nSetting pad_test2            to 0"
                            "\nSetting pad_test3            to 0"
                            "\nSetting pad_test4            to 0"
                            "\nSetting pad_jtce             to 1"
                            "\nSetting pad_scan_mode        to 0"
                            "\nSetting pad_puc29            to 0"
                            "\nSetting pad_puc28            to 0"
                            "\nSetting pad_puc27            to 0"
                            "\nsvf_cmd 4"
                            "\nsvf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nsvf_cmd 7"
                            "\nsvf_cmd 8"
                            "\nsvf_cmd 9"
                            "\nsvf_cmd 10"
                            "\nsvf_cmd 11"
                            "\nsvf_cmd 12"
                            "\nEnabling the High-Z instruction of the TAP"
                            "\nSetting UserIRBit2 to ON"
                            "\nSetting UserDRBit646 to ON"
                            "\nSetting UserDRBit452 to ON" "\nSetting UserDRBit455 to ON" "\nsvf_cmd 13"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 14"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP1_WIR.UserIRBit24 to ON" "\nsvf_cmd 15"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 16"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP4_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP4_WIR.UserIRBit24 to ON" "\nsvf_cmd 17"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 18"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP7_WIR.UserIRBit24 to ON" "\nsvf_cmd 19"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 20"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP10_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP10_WIR.UserIRBit24 to ON" "\nsvf_cmd 21"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 22"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP13_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP13_WIR.UserIRBit24 to ON" "\nsvf_cmd 23"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 24"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP16_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP16_WIR.UserIRBit24 to ON" "\nsvf_cmd 25"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 26"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP19_WIR.UserIRBit24 to ON" "\nsvf_cmd 27"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 28"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP22_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP22_WIR.UserIRBit24 to ON" "\nsvf_cmd 29"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 30"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP25_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP25_WIR.UserIRBit24 to ON" "\nsvf_cmd 31"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 32"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP28_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP28_WIR.UserIRBit24 to ON" "\nsvf_cmd 33"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 34"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP31_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP31_WIR.UserIRBit24 to ON" "\nsvf_cmd 35"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 36"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP34_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP34_WIR.UserIRBit24 to ON" "\nsvf_cmd 37"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 38"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP37_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP37_WIR.UserIRBit20 to ON" "\nsvf_cmd 39"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 40"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP38_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP38_WIR.UserIRBit20 to ON" "\nsvf_cmd 41"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 42"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP39_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP39_WIR.UserIRBit76 to ON" "\nsvf_cmd 43"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 44"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP43_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP43_WIR.UserIRBit24 to ON" "\nsvf_cmd 45"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 46"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP44_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP44_WIR.UserIRBit24 to ON" "\nsvf_cmd 47"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 48"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP45_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP45_WIR.UserIRBit37 to ON" "\nsvf_cmd 49"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 50"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP46_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP46_WIR.UserIRBit13 to ON" "\nsvf_cmd 51"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 52"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP47_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP47_WIR.UserIRBit13 to ON" "\nsvf_cmd 53"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 54"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP48_WIR.UserIRBit256 to ON" "\nsvf_cmd 55"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 56"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP49_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP49_WIR.UserIRBit37 to ON" "\nsvf_cmd 57"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 58"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP50_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP50_WIR.UserIRBit13 to ON" "\nsvf_cmd 59"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 60"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP51_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP51_WIR.UserIRBit13 to ON" "\nsvf_cmd 61"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 62"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP52_WIR.UserIRBit256 to ON" "\nsvf_cmd 63"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 64"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP53_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP53_WIR.UserIRBit20 to ON" "\nsvf_cmd 65"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 66"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP54_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP54_WIR.UserIRBit20 to ON" "\nsvf_cmd 67"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 68"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP55_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP55_WIR.UserIRBit20 to ON" "\nsvf_cmd 69"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 70"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP56_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP56_WIR.UserIRBit20 to ON" "\nsvf_cmd 71"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 72"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP57_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP57_WIR.UserIRBit31 to ON" "\nsvf_cmd 73"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 74"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP58_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP58_WIR.UserIRBit31 to ON" "\nsvf_cmd 75"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 76"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP59_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP59_WIR.UserIRBit34 to ON" "\nsvf_cmd 77"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 78"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP60_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP60_WIR.UserIRBit34 to ON" "\nsvf_cmd 79"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 80"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP61_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP61_WIR.UserIRBit20 to ON" "\nsvf_cmd 81"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 82"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP62_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP62_WIR.UserIRBit20 to ON" "\nsvf_cmd 83"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 84"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP63_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP63_WIR.UserIRBit20 to ON" "\nsvf_cmd 85"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 86"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP64_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP64_WIR.UserIRBit31 to ON" "\nsvf_cmd 87"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 88"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP65_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP65_WIR.UserIRBit31 to ON" "\nsvf_cmd 89"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 90"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP66_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP66_WIR.UserIRBit31 to ON" "\nsvf_cmd 91"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 92"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP67_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP67_WIR.UserIRBit31 to ON" "\nsvf_cmd 93"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 94"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP68_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP68_WIR.UserIRBit31 to ON" "\nsvf_cmd 95"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 96"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP69_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP69_WIR.UserIRBit31 to ON" "\nsvf_cmd 97"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 98"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP70_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP70_WIR.UserIRBit19 to ON" "\nsvf_cmd 99"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 100"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP71_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP71_WIR.UserIRBit19 to ON" "\nsvf_cmd 101"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 102"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP72_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP72_WIR.UserIRBit19 to ON" "\nsvf_cmd 103"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 104"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP73_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP73_WIR.UserIRBit19 to ON" "\nsvf_cmd 105"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 106"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP74_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP74_WIR.UserIRBit19 to ON" "\nsvf_cmd 107"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 108"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP75_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP75_WIR.UserIRBit19 to ON" "\nsvf_cmd 109"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 110"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP76_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP76_WIR.UserIRBit19 to ON" "\nsvf_cmd 111"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 112"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP77_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP77_WIR.UserIRBit19 to ON" "\nsvf_cmd 113"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 114"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP78_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP78_WIR.UserIRBit19 to ON" "\nsvf_cmd 115"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 116"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP79_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP79_WIR.UserIRBit19 to ON" "\nsvf_cmd 117"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 118"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP80_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP80_WIR.UserIRBit19 to ON" "\nsvf_cmd 119"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 120"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP81_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP81_WIR.UserIRBit19 to ON" "\nsvf_cmd 121"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 122"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP82_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP82_WIR.UserIRBit19 to ON" "\nsvf_cmd 123"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 124"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP83_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP83_WIR.UserIRBit19 to ON" "\nsvf_cmd 125"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 126"),
    SAND_MBIST_COMMENT_TEXT("Pausing for 1000.0 ns, (10 clock cycles)" "\nsvf_cmd 127"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 128"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 129"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 130"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 131"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT31 to 1"
         "\nsvf_cmd 132"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 133"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT31 to 1"
         "\nsvf_cmd 134"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 135"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT31 to 1"
         "\nsvf_cmd 136"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 137"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT31 to 1"
         "\nsvf_cmd 138"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 139"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT31 to 1"
         "\nsvf_cmd 140"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 141"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT31 to 1"
         "\nsvf_cmd 142"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 143"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT31 to 1"
         "\nsvf_cmd 144"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 145"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP22 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP22 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP22 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP22 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP22 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP22 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP22 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP22 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP22 USER_IR_BIT31 to 1"
         "\nsvf_cmd 146"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 147"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT31 to 1"
         "\nsvf_cmd 148"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 149"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP28 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP28 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP28 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP28 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP28 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP28 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP28 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP28 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP28 USER_IR_BIT31 to 1"
         "\nsvf_cmd 150"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 151"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT31 to 1"
         "\nsvf_cmd 152"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 153"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT31 to 1"
         "\nsvf_cmd 154"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 155"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP37 USER_IR_BIT27 to 1"
         "\nsvf_cmd 156"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 157"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP38 USER_IR_BIT27 to 1"
         "\nsvf_cmd 158"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 159"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller eci_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP39 USER_IR_BIT83 to 1"
         "\nDisabling Asynchronous Reset for controller eci_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP39 USER_IR_BIT83 to 1"
         "\nsvf_cmd 160"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 161"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP43 USER_IR_BIT31 to 1"
         "\nsvf_cmd 162"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 163"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP44 USER_IR_BIT31 to 1"
         "\nsvf_cmd 164"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 165"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP45 USER_IR_BIT44 to 1"
         "\nDisabling Asynchronous Reset for controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP45 USER_IR_BIT44 to 1"
         "\nsvf_cmd 166"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 167"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP46 USER_IR_BIT20 to 1"
         "\nDisabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP46 USER_IR_BIT20 to 1"
         "\nDisabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP46 USER_IR_BIT20 to 1"
         "\nsvf_cmd 168"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 169"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP47 USER_IR_BIT20 to 1"
         "\nDisabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP47 USER_IR_BIT20 to 1"
         "\nDisabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP47 USER_IR_BIT20 to 1"
         "\nsvf_cmd 170"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 171"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP49 USER_IR_BIT44 to 1"
         "\nDisabling Asynchronous Reset for controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP49 USER_IR_BIT44 to 1"
         "\nsvf_cmd 172"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 173"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP50 USER_IR_BIT20 to 1"
         "\nDisabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP50 USER_IR_BIT20 to 1"
         "\nDisabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP50 USER_IR_BIT20 to 1"
         "\nsvf_cmd 174"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 175"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP51 USER_IR_BIT20 to 1"
         "\nDisabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP51 USER_IR_BIT20 to 1"
         "\nDisabling Asynchronous Reset for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP51 USER_IR_BIT20 to 1"
         "\nsvf_cmd 176"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 177"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT27 to 1"
         "\nsvf_cmd 178"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 179"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT27 to 1"
         "\nsvf_cmd 180"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 181"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT27 to 1"
         "\nsvf_cmd 182"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 183"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP56 USER_IR_BIT27 to 1"
         "\nsvf_cmd 184"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 185"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP57 USER_IR_BIT38 to 1"
         "\nsvf_cmd 186"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 187"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT38 to 1"
         "\nsvf_cmd 188"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 189"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT41 to 1"
         "\nsvf_cmd 190"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 191"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT41 to 1"
         "\nsvf_cmd 192"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 193"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller esop_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller esop_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT27 to 1"
         "\nsvf_cmd 194"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 195"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP62 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP62 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP62 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP62 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP62 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP62 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP62 USER_IR_BIT27 to 1"
         "\nsvf_cmd 196"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 197"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP63 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP63 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP63 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP63 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP63 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP63 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP63 USER_IR_BIT27 to 1"
         "\nsvf_cmd 198"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 199"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP64 USER_IR_BIT38 to 1"
         "\nsvf_cmd 200"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 201"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP65 USER_IR_BIT38 to 1"
         "\nsvf_cmd 202"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 203"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP66 USER_IR_BIT38 to 1"
         "\nsvf_cmd 204"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 205"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP67 USER_IR_BIT38 to 1"
         "\nsvf_cmd 206"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 207"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP68 USER_IR_BIT38 to 1"
         "\nsvf_cmd 208"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 209"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP69 USER_IR_BIT38 to 1"
         "\nsvf_cmd 210"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 211"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP70 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP70 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP70 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP70 USER_IR_BIT26 to 1"
         "\nsvf_cmd 212"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 213"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP71 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP71 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP71 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP71 USER_IR_BIT26 to 1"
         "\nsvf_cmd 214"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 215"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP72 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP72 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP72 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP72 USER_IR_BIT26 to 1"
         "\nsvf_cmd 216"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 217"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP73 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP73 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP73 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP73 USER_IR_BIT26 to 1"
         "\nsvf_cmd 218"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 219"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP74 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP74 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP74 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP74 USER_IR_BIT26 to 1"
         "\nsvf_cmd 220"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 221"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP75 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP75 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP75 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP75 USER_IR_BIT26 to 1"
         "\nsvf_cmd 222"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 223"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP76 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP76 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP76 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP76 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP76 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP76 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP76 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP76 USER_IR_BIT26 to 1"
         "\nsvf_cmd 224"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 225"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP77 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP77 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP77 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP77 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP77 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP77 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP77 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP77 USER_IR_BIT26 to 1"
         "\nsvf_cmd 226"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 227"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP78 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP78 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP78 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP78 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP78 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP78 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP78 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP78 USER_IR_BIT26 to 1"
         "\nsvf_cmd 228"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 229"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP79 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP79 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP79 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP79 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP79 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP79 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP79 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP79 USER_IR_BIT26 to 1"
         "\nsvf_cmd 230"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 231"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP80 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP80 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP80 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP80 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP80 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP80 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP80 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP80 USER_IR_BIT26 to 1"
         "\nsvf_cmd 232"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 233"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP81 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP81 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP81 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP81 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP81 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP81 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP81 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP81 USER_IR_BIT26 to 1"
         "\nsvf_cmd 234"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 235"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP82 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP82 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP82 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP82 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP82 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP82 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP82 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP82 USER_IR_BIT26 to 1"
         "\nsvf_cmd 236"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 237"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP83 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP83 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP83 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP83 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP83 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP83 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP83 USER_IR_BIT26 to 1"
         "\nDisabling Asynchronous Reset for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP83 USER_IR_BIT26 to 1"
         "\nsvf_cmd 238"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 1deassert_iso   *******"
                            "\nSetting UserIR bit BP1_WIR.UserIRBit1 to ON" "\nsvf_cmd 239"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 240"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 4deassert_iso   *******"
                            "\nSetting UserIR bit BP4_WIR.UserIRBit1 to ON" "\nsvf_cmd 241"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 242"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 7deassert_iso   *******"
                            "\nSetting UserIR bit BP7_WIR.UserIRBit1 to ON" "\nsvf_cmd 243"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 244"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 10deassert_iso   *******"
                            "\nSetting UserIR bit BP10_WIR.UserIRBit1 to ON" "\nsvf_cmd 245"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 246"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 13deassert_iso   *******"
                            "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON" "\nsvf_cmd 247"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 248"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 16deassert_iso   *******"
                            "\nSetting UserIR bit BP16_WIR.UserIRBit1 to ON" "\nsvf_cmd 249"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 250"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 19deassert_iso   *******"
                            "\nSetting UserIR bit BP19_WIR.UserIRBit1 to ON" "\nsvf_cmd 251"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 252"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 22deassert_iso   *******"
                            "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON" "\nsvf_cmd 253"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 254"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 25deassert_iso   *******"
                            "\nSetting UserIR bit BP25_WIR.UserIRBit1 to ON" "\nsvf_cmd 255"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 256"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 28deassert_iso   *******"
                            "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON" "\nsvf_cmd 257"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 258"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 31deassert_iso   *******"
                            "\nSetting UserIR bit BP31_WIR.UserIRBit1 to ON" "\nsvf_cmd 259"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 260"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 34deassert_iso   *******"
                            "\nSetting UserIR bit BP34_WIR.UserIRBit1 to ON" "\nsvf_cmd 261"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 262"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 37deassert_iso   *******"
                            "\nSetting UserIR bit BP37_WIR.UserIRBit1 to ON" "\nsvf_cmd 263"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 264"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 38deassert_iso   *******"
                            "\nSetting UserIR bit BP38_WIR.UserIRBit1 to ON" "\nsvf_cmd 265"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 266"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 39deassert_iso   *******"
                            "\nSetting UserIR bit BP39_WIR.UserIRBit1 to ON" "\nsvf_cmd 267"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 268"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 43deassert_iso   *******"
                            "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON" "\nsvf_cmd 269"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 270"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 44deassert_iso   *******"
                            "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON" "\nsvf_cmd 271"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 272"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 45deassert_iso   *******"
                            "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON" "\nsvf_cmd 273"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 274"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 46deassert_iso   *******"
                            "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON" "\nsvf_cmd 275"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 276"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 47deassert_iso   *******"
                            "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON" "\nsvf_cmd 277"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 278"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 48deassert_iso   *******"
                            "\nSetting UserIR bit BP48_WIR.UserIRBit1 to ON" "\nsvf_cmd 279"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 280"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 49deassert_iso   *******"
                            "\nSetting UserIR bit BP49_WIR.UserIRBit1 to ON" "\nsvf_cmd 281"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 282"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 50deassert_iso   *******"
                            "\nSetting UserIR bit BP50_WIR.UserIRBit1 to ON" "\nsvf_cmd 283"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 284"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 51deassert_iso   *******"
                            "\nSetting UserIR bit BP51_WIR.UserIRBit1 to ON" "\nsvf_cmd 285"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 286"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 52deassert_iso   *******"
                            "\nSetting UserIR bit BP52_WIR.UserIRBit1 to ON" "\nsvf_cmd 287"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 288"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 53deassert_iso   *******"
                            "\nSetting UserIR bit BP53_WIR.UserIRBit1 to ON" "\nsvf_cmd 289"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 290"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 54deassert_iso   *******"
                            "\nSetting UserIR bit BP54_WIR.UserIRBit1 to ON" "\nsvf_cmd 291"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 292"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 55deassert_iso   *******"
                            "\nSetting UserIR bit BP55_WIR.UserIRBit1 to ON" "\nsvf_cmd 293"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 294"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 56deassert_iso   *******"
                            "\nSetting UserIR bit BP56_WIR.UserIRBit1 to ON" "\nsvf_cmd 295"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 296"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 57deassert_iso   *******"
                            "\nSetting UserIR bit BP57_WIR.UserIRBit1 to ON" "\nsvf_cmd 297"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 298"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 58deassert_iso   *******"
                            "\nSetting UserIR bit BP58_WIR.UserIRBit1 to ON" "\nsvf_cmd 299"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 300"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 59deassert_iso   *******"
                            "\nSetting UserIR bit BP59_WIR.UserIRBit1 to ON" "\nsvf_cmd 301"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 302"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 60deassert_iso   *******"
                            "\nSetting UserIR bit BP60_WIR.UserIRBit1 to ON" "\nsvf_cmd 303"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 304"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 61deassert_iso   *******"
                            "\nSetting UserIR bit BP61_WIR.UserIRBit1 to ON" "\nsvf_cmd 305"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 306"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 62deassert_iso   *******"
                            "\nSetting UserIR bit BP62_WIR.UserIRBit1 to ON" "\nsvf_cmd 307"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 308"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 63deassert_iso   *******"
                            "\nSetting UserIR bit BP63_WIR.UserIRBit1 to ON" "\nsvf_cmd 309"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 310"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 64deassert_iso   *******"
                            "\nSetting UserIR bit BP64_WIR.UserIRBit1 to ON" "\nsvf_cmd 311"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 312"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 65deassert_iso   *******"
                            "\nSetting UserIR bit BP65_WIR.UserIRBit1 to ON" "\nsvf_cmd 313"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 314"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 66deassert_iso   *******"
                            "\nSetting UserIR bit BP66_WIR.UserIRBit1 to ON" "\nsvf_cmd 315"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 316"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 67deassert_iso   *******"
                            "\nSetting UserIR bit BP67_WIR.UserIRBit1 to ON" "\nsvf_cmd 317"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 318"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 68deassert_iso   *******"
                            "\nSetting UserIR bit BP68_WIR.UserIRBit1 to ON" "\nsvf_cmd 319"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 320"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 69deassert_iso   *******"
                            "\nSetting UserIR bit BP69_WIR.UserIRBit1 to ON" "\nsvf_cmd 321"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 322"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 70deassert_iso   *******"
                            "\nSetting UserIR bit BP70_WIR.UserIRBit1 to ON" "\nsvf_cmd 323"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 324"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 71deassert_iso   *******"
                            "\nSetting UserIR bit BP71_WIR.UserIRBit1 to ON" "\nsvf_cmd 325"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 326"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 72deassert_iso   *******"
                            "\nSetting UserIR bit BP72_WIR.UserIRBit1 to ON" "\nsvf_cmd 327"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 328"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 73deassert_iso   *******"
                            "\nSetting UserIR bit BP73_WIR.UserIRBit1 to ON" "\nsvf_cmd 329"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 330"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 74deassert_iso   *******"
                            "\nSetting UserIR bit BP74_WIR.UserIRBit1 to ON" "\nsvf_cmd 331"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 332"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 75deassert_iso   *******"
                            "\nSetting UserIR bit BP75_WIR.UserIRBit1 to ON" "\nsvf_cmd 333"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 334"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 76deassert_iso   *******"
                            "\nSetting UserIR bit BP76_WIR.UserIRBit1 to ON" "\nsvf_cmd 335"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 336"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 77deassert_iso   *******"
                            "\nSetting UserIR bit BP77_WIR.UserIRBit1 to ON" "\nsvf_cmd 337"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 338"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 78deassert_iso   *******"
                            "\nSetting UserIR bit BP78_WIR.UserIRBit1 to ON" "\nsvf_cmd 339"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 340"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 79deassert_iso   *******"
                            "\nSetting UserIR bit BP79_WIR.UserIRBit1 to ON" "\nsvf_cmd 341"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 342"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 80deassert_iso   *******"
                            "\nSetting UserIR bit BP80_WIR.UserIRBit1 to ON" "\nsvf_cmd 343"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 344"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 81deassert_iso   *******"
                            "\nSetting UserIR bit BP81_WIR.UserIRBit1 to ON" "\nsvf_cmd 345"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 346"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 82deassert_iso   *******"
                            "\nSetting UserIR bit BP82_WIR.UserIRBit1 to ON" "\nsvf_cmd 347"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 348"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 83deassert_iso   *******"
                            "\nSetting UserIR bit BP83_WIR.UserIRBit1 to ON" "\nsvf_cmd 349"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 350"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep configure_blocks_clock_en   *******"
                            "\nSetting UserIR bit BP1_WIR.UserIRBit24 to ON" "\nsvf_cmd 351"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 352"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP4_WIR.UserIRBit24 to ON" "\nsvf_cmd 353"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 354"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit24 to ON" "\nsvf_cmd 355"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 356"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP10_WIR.UserIRBit24 to ON" "\nsvf_cmd 357"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 358"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP13_WIR.UserIRBit24 to ON" "\nsvf_cmd 359"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 360"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP16_WIR.UserIRBit24 to ON" "\nsvf_cmd 361"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 362"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit24 to ON" "\nsvf_cmd 363"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 364"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP22_WIR.UserIRBit24 to ON" "\nsvf_cmd 365"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 366"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP25_WIR.UserIRBit24 to ON" "\nsvf_cmd 367"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 368"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP28_WIR.UserIRBit24 to ON" "\nsvf_cmd 369"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 370"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP31_WIR.UserIRBit24 to ON" "\nsvf_cmd 371"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 372"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP34_WIR.UserIRBit24 to ON" "\nsvf_cmd 373"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 374"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP39_WIR.UserIRBit76 to ON" "\nsvf_cmd 375"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 376"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP45_WIR.UserIRBit37 to ON" "\nsvf_cmd 377"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 378"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP49_WIR.UserIRBit37 to ON" "\nsvf_cmd 379"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 380"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep run_controllers   *******"
                            "\nSetting up Controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP1.WBP0"
                            "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 381"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 382"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 383"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 384"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP1.WBP2"
                            "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 385"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 386"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 387"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 388"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP1.WBP3"
                            "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 389"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 390"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 391"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 392"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP1.WBP4"
                            "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 393"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 394"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 395"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 396"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP1.WBP5"
                            "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 397"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 398"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 399"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 400"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP1.WBP6"
                            "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 401"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 402"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 403"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 404"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP1.WBP7"
                            "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 405"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 406"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 407"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 408"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP1.WBP8"
                            "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 409"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 410"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 411"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 412"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP1.WBP9"
                            "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 413"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 414"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 415"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 416"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP1.WBP10"
         "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 417"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 418"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 419"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 420"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP1.WBP11"
         "\nLoading TAP Instruction BP1_WIR_SEL" "\nsvf_cmd 421"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 422"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 423"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 424"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP4.WBP0"
                            "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 425"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 426"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 427"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 428"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP4.WBP2"
                            "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 429"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 430"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 431"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 432"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP4.WBP3"
                            "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 433"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 434"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 435"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 436"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP4.WBP4"
                            "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 437"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 438"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 439"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 440"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP4.WBP5"
                            "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 441"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 442"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 443"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 444"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP4.WBP6"
                            "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 445"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 446"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 447"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 448"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP4.WBP7"
                            "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 449"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 450"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 451"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 452"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP4.WBP8"
                            "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 453"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 454"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 455"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 456"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP4.WBP9"
                            "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 457"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 458"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 459"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 460"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP4.WBP10"
         "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 461"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 462"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 463"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 464"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP4.WBP11"
         "\nLoading TAP Instruction BP4_WIR_SEL" "\nsvf_cmd 465"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 466"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 467"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 468"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP7.WBP0"
                            "\nLoading TAP Instruction BP7_WIR_SEL" "\nsvf_cmd 469"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 470"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 471"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 472"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP7.WBP1"
                            "\nLoading TAP Instruction BP7_WIR_SEL" "\nsvf_cmd 473"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 474"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 475"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 476"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP7.WBP3"
                            "\nLoading TAP Instruction BP7_WIR_SEL" "\nsvf_cmd 477"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 478"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 479"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 480"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP7.WBP4"
                            "\nLoading TAP Instruction BP7_WIR_SEL" "\nsvf_cmd 481"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 482"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 483"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 484"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP7.WBP5"
                            "\nLoading TAP Instruction BP7_WIR_SEL" "\nsvf_cmd 485"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 486"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 487"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 488"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP7.WBP6"
                            "\nLoading TAP Instruction BP7_WIR_SEL" "\nsvf_cmd 489"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 490"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 491"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 492"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP7.WBP7"
                            "\nLoading TAP Instruction BP7_WIR_SEL" "\nsvf_cmd 493"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 494"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 495"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 496"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP7.WBP8"
                            "\nLoading TAP Instruction BP7_WIR_SEL" "\nsvf_cmd 497"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 498"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 499"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 500"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP7.WBP9"
         "\nLoading TAP Instruction BP7_WIR_SEL" "\nsvf_cmd 501"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 502"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 503"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 504"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP10.WBP0"
                            "\nLoading TAP Instruction BP10_WIR_SEL" "\nsvf_cmd 505"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 506"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 507"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 508"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP10.WBP1"
                            "\nLoading TAP Instruction BP10_WIR_SEL" "\nsvf_cmd 509"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 510"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 511"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 512"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP10.WBP3"
                            "\nLoading TAP Instruction BP10_WIR_SEL" "\nsvf_cmd 513"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 514"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 515"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 516"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP10.WBP4"
                            "\nLoading TAP Instruction BP10_WIR_SEL" "\nsvf_cmd 517"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 518"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 519"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 520"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP10.WBP5"
                            "\nLoading TAP Instruction BP10_WIR_SEL" "\nsvf_cmd 521"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 522"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 523"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 524"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP10.WBP6"
                            "\nLoading TAP Instruction BP10_WIR_SEL" "\nsvf_cmd 525"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 526"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 527"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 528"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP10.WBP7"
                            "\nLoading TAP Instruction BP10_WIR_SEL" "\nsvf_cmd 529"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 530"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 531"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 532"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP10.WBP8"
                            "\nLoading TAP Instruction BP10_WIR_SEL" "\nsvf_cmd 533"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 534"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 535"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 536"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP10.WBP9"
         "\nLoading TAP Instruction BP10_WIR_SEL" "\nsvf_cmd 537"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 538"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 539"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 540"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP13.WBP0"
                            "\nLoading TAP Instruction BP13_WIR_SEL" "\nsvf_cmd 541"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 542"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 543"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 544"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP13.WBP1"
                            "\nLoading TAP Instruction BP13_WIR_SEL" "\nsvf_cmd 545"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 546"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 547"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 548"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP13.WBP3"
                            "\nLoading TAP Instruction BP13_WIR_SEL" "\nsvf_cmd 549"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 550"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 551"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 552"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP13.WBP4"
                            "\nLoading TAP Instruction BP13_WIR_SEL" "\nsvf_cmd 553"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 554"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 555"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 556"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP13.WBP5"
                            "\nLoading TAP Instruction BP13_WIR_SEL" "\nsvf_cmd 557"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 558"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 559"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 560"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP13.WBP6"
                            "\nLoading TAP Instruction BP13_WIR_SEL" "\nsvf_cmd 561"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 562"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 563"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 564"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP13.WBP7"
                            "\nLoading TAP Instruction BP13_WIR_SEL" "\nsvf_cmd 565"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 566"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 567"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 568"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP13.WBP8"
                            "\nLoading TAP Instruction BP13_WIR_SEL" "\nsvf_cmd 569"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 570"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 571"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 572"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP13.WBP9"
         "\nLoading TAP Instruction BP13_WIR_SEL" "\nsvf_cmd 573"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 574"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 575"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 576"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP16.WBP0"
                            "\nLoading TAP Instruction BP16_WIR_SEL" "\nsvf_cmd 577"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 578"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 579"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 580"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP16.WBP1"
                            "\nLoading TAP Instruction BP16_WIR_SEL" "\nsvf_cmd 581"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 582"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 583"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 584"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP16.WBP3"
                            "\nLoading TAP Instruction BP16_WIR_SEL" "\nsvf_cmd 585"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 586"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 587"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 588"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP16.WBP4"
                            "\nLoading TAP Instruction BP16_WIR_SEL" "\nsvf_cmd 589"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 590"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 591"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 592"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP16.WBP5"
                            "\nLoading TAP Instruction BP16_WIR_SEL" "\nsvf_cmd 593"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 594"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 595"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 596"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP16.WBP6"
                            "\nLoading TAP Instruction BP16_WIR_SEL" "\nsvf_cmd 597"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 598"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 599"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 600"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP16.WBP7"
                            "\nLoading TAP Instruction BP16_WIR_SEL" "\nsvf_cmd 601"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 602"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 603"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 604"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP16.WBP8"
                            "\nLoading TAP Instruction BP16_WIR_SEL" "\nsvf_cmd 605"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 606"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 607"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 608"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP16.WBP9"
         "\nLoading TAP Instruction BP16_WIR_SEL" "\nsvf_cmd 609"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 610"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 611"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 612"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP19.WBP0"
                            "\nLoading TAP Instruction BP19_WIR_SEL" "\nsvf_cmd 613"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 614"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 615"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 616"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP19.WBP1"
                            "\nLoading TAP Instruction BP19_WIR_SEL" "\nsvf_cmd 617"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 618"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 619"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 620"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP19.WBP3"
                            "\nLoading TAP Instruction BP19_WIR_SEL" "\nsvf_cmd 621"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 622"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 623"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 624"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP19.WBP4"
                            "\nLoading TAP Instruction BP19_WIR_SEL" "\nsvf_cmd 625"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 626"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 627"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 628"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP19.WBP5"
                            "\nLoading TAP Instruction BP19_WIR_SEL" "\nsvf_cmd 629"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 630"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 631"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 632"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP19.WBP6"
                            "\nLoading TAP Instruction BP19_WIR_SEL" "\nsvf_cmd 633"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 634"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 635"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 636"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP19.WBP7"
                            "\nLoading TAP Instruction BP19_WIR_SEL" "\nsvf_cmd 637"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 638"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 639"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 640"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP19.WBP8"
                            "\nLoading TAP Instruction BP19_WIR_SEL" "\nsvf_cmd 641"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 642"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 643"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 644"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP19.WBP9"
         "\nLoading TAP Instruction BP19_WIR_SEL" "\nsvf_cmd 645"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 646"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 647"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 648"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP22.WBP0"
                            "\nLoading TAP Instruction BP22_WIR_SEL" "\nsvf_cmd 649"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP22 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 650"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 651"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 652"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP22.WBP1"
                            "\nLoading TAP Instruction BP22_WIR_SEL" "\nsvf_cmd 653"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP22 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 654"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 655"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 656"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP22.WBP3"
                            "\nLoading TAP Instruction BP22_WIR_SEL" "\nsvf_cmd 657"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP22 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 658"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 659"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 660"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP22.WBP4"
                            "\nLoading TAP Instruction BP22_WIR_SEL" "\nsvf_cmd 661"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP22 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 662"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 663"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 664"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP22.WBP5"
                            "\nLoading TAP Instruction BP22_WIR_SEL" "\nsvf_cmd 665"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP22 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 666"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 667"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 668"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP22.WBP6"
                            "\nLoading TAP Instruction BP22_WIR_SEL" "\nsvf_cmd 669"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP22 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 670"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 671"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 672"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP22.WBP7"
                            "\nLoading TAP Instruction BP22_WIR_SEL" "\nsvf_cmd 673"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP22 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 674"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 675"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 676"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP22.WBP8"
                            "\nLoading TAP Instruction BP22_WIR_SEL" "\nsvf_cmd 677"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP22 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 678"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 679"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 680"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP22.WBP9"
         "\nLoading TAP Instruction BP22_WIR_SEL" "\nsvf_cmd 681"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP22 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 682"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 683"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 684"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP25.WBP0"
                            "\nLoading TAP Instruction BP25_WIR_SEL" "\nsvf_cmd 685"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 686"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 687"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 688"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP25.WBP1"
                            "\nLoading TAP Instruction BP25_WIR_SEL" "\nsvf_cmd 689"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 690"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 691"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 692"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP25.WBP3"
                            "\nLoading TAP Instruction BP25_WIR_SEL" "\nsvf_cmd 693"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 694"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 695"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 696"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP25.WBP4"
                            "\nLoading TAP Instruction BP25_WIR_SEL" "\nsvf_cmd 697"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 698"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 699"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 700"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP25.WBP5"
                            "\nLoading TAP Instruction BP25_WIR_SEL" "\nsvf_cmd 701"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 702"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 703"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 704"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP25.WBP6"
                            "\nLoading TAP Instruction BP25_WIR_SEL" "\nsvf_cmd 705"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 706"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 707"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 708"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP25.WBP7"
                            "\nLoading TAP Instruction BP25_WIR_SEL" "\nsvf_cmd 709"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 710"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 711"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 712"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP25.WBP8"
                            "\nLoading TAP Instruction BP25_WIR_SEL" "\nsvf_cmd 713"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 714"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 715"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 716"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP25.WBP9"
         "\nLoading TAP Instruction BP25_WIR_SEL" "\nsvf_cmd 717"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 718"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 719"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 720"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP28.WBP0"
                            "\nLoading TAP Instruction BP28_WIR_SEL" "\nsvf_cmd 721"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP28 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 722"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 723"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 724"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP28.WBP1"
                            "\nLoading TAP Instruction BP28_WIR_SEL" "\nsvf_cmd 725"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP28 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 726"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 727"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 728"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP28.WBP3"
                            "\nLoading TAP Instruction BP28_WIR_SEL" "\nsvf_cmd 729"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP28 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 730"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 731"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 732"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP28.WBP4"
                            "\nLoading TAP Instruction BP28_WIR_SEL" "\nsvf_cmd 733"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP28 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 734"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 735"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 736"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP28.WBP5"
                            "\nLoading TAP Instruction BP28_WIR_SEL" "\nsvf_cmd 737"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP28 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 738"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 739"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 740"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP28.WBP6"
                            "\nLoading TAP Instruction BP28_WIR_SEL" "\nsvf_cmd 741"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP28 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 742"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 743"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 744"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP28.WBP7"
                            "\nLoading TAP Instruction BP28_WIR_SEL" "\nsvf_cmd 745"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP28 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 746"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 747"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 748"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP28.WBP8"
                            "\nLoading TAP Instruction BP28_WIR_SEL" "\nsvf_cmd 749"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP28 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 750"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 751"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 752"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP28.WBP9"
         "\nLoading TAP Instruction BP28_WIR_SEL" "\nsvf_cmd 753"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP28 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 754"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 755"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 756"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP31.WBP0"
                            "\nLoading TAP Instruction BP31_WIR_SEL" "\nsvf_cmd 757"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 758"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 759"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 760"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP31.WBP1"
                            "\nLoading TAP Instruction BP31_WIR_SEL" "\nsvf_cmd 761"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 762"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 763"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 764"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP31.WBP3"
                            "\nLoading TAP Instruction BP31_WIR_SEL" "\nsvf_cmd 765"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 766"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 767"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 768"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP31.WBP4"
                            "\nLoading TAP Instruction BP31_WIR_SEL" "\nsvf_cmd 769"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 770"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 771"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 772"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP31.WBP5"
                            "\nLoading TAP Instruction BP31_WIR_SEL" "\nsvf_cmd 773"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 774"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 775"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 776"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP31.WBP6"
                            "\nLoading TAP Instruction BP31_WIR_SEL" "\nsvf_cmd 777"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 778"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 779"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 780"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP31.WBP7"
                            "\nLoading TAP Instruction BP31_WIR_SEL" "\nsvf_cmd 781"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 782"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 783"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 784"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP31.WBP8"
                            "\nLoading TAP Instruction BP31_WIR_SEL" "\nsvf_cmd 785"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 786"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 787"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 788"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP31.WBP9"
         "\nLoading TAP Instruction BP31_WIR_SEL" "\nsvf_cmd 789"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 790"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 791"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 792"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP34.WBP0"
                            "\nLoading TAP Instruction BP34_WIR_SEL" "\nsvf_cmd 793"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 794"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 795"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 796"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP34.WBP1"
                            "\nLoading TAP Instruction BP34_WIR_SEL" "\nsvf_cmd 797"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 798"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 799"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 800"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP34.WBP3"
                            "\nLoading TAP Instruction BP34_WIR_SEL" "\nsvf_cmd 801"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 802"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 803"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 804"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP34.WBP4"
                            "\nLoading TAP Instruction BP34_WIR_SEL" "\nsvf_cmd 805"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 806"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 807"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 808"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP34.WBP5"
                            "\nLoading TAP Instruction BP34_WIR_SEL" "\nsvf_cmd 809"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 810"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 811"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 812"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP34.WBP6"
                            "\nLoading TAP Instruction BP34_WIR_SEL" "\nsvf_cmd 813"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 814"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 815"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 816"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP34.WBP7"
                            "\nLoading TAP Instruction BP34_WIR_SEL" "\nsvf_cmd 817"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 818"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 819"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 820"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP34.WBP8"
                            "\nLoading TAP Instruction BP34_WIR_SEL" "\nsvf_cmd 821"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 822"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 823"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 824"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to BP34.WBP9"
         "\nLoading TAP Instruction BP34_WIR_SEL" "\nsvf_cmd 825"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 826"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 827"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 828"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP37.WBP0"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 829"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 830"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 831"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 832"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP37.WBP1"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 833"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 834"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 835"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 836"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP37.WBP2"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 837"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 838"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 839"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 840"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP37.WBP3"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 841"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 842"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 843"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 844"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP37.WBP4"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 845"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 846"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 847"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 848"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP37.WBP5"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 849"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 850"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 851"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 852"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP37.WBP6"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 853"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 854"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 855"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 856"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP37.WBP7"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 857"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 858"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 859"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 860"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP37.WBP8"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 861"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 862"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 863"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 864"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP37.WBP9"
                            "\nLoading TAP Instruction BP37_WIR_SEL" "\nsvf_cmd 865"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 866"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 867"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 868"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP38.WBP0"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 869"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 870"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 871"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 872"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP38.WBP1"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 873"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 874"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 875"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 876"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP38.WBP2"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 877"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 878"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 879"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 880"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP38.WBP3"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 881"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 882"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 883"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 884"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP38.WBP4"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 885"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 886"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 887"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 888"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP38.WBP5"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 889"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 890"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 891"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 892"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP38.WBP6"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 893"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 894"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 895"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 896"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP38.WBP7"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 897"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 898"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 899"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 900"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP38.WBP8"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 901"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 902"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 903"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 904"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP38.WBP9"
                            "\nLoading TAP Instruction BP38_WIR_SEL" "\nsvf_cmd 905"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP38 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 906"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 907"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 908"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eci_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP39.WBP0"
                            "\nLoading TAP Instruction BP39_WIR_SEL" "\nsvf_cmd 909"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP39 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 910"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 911"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 912"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eci_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP39.WBP1"
                            "\nLoading TAP Instruction BP39_WIR_SEL" "\nsvf_cmd 913"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP39 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 914"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 915"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 916"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP43.WBP0"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 917"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 918"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 919"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 920"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP43.WBP1"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 921"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 922"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 923"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 924"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP43.WBP2"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 925"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 926"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 927"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 928"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP43.WBP3"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 929"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 930"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 931"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 932"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP43.WBP4"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 933"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 934"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 935"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 936"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP43.WBP5"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 937"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 938"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 939"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 940"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP43.WBP6"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 941"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 942"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 943"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 944"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP43.WBP7"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 945"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 946"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 947"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 948"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP43.WBP8"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 949"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 950"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 951"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 952"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP43.WBP9"
                            "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 953"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 954"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 955"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 956"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP43.WBP10"
         "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 957"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 958"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 959"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 960"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP43.WBP11"
         "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 961"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 962"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 963"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 964"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP43.WBP12"
         "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 965"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 966"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 967"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 968"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP43.WBP13"
         "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 969"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 970"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 971"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 972"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP43.WBP14"
         "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 973"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 974"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 975"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 976"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP43.WBP15"
         "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 977"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 978"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 979"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 980"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP43.WBP16"
         "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 981"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 982"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 983"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 984"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP43.WBP17"
         "\nLoading TAP Instruction BP43_WIR_SEL" "\nsvf_cmd 985"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP43 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 986"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 987"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 988"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP44.WBP0"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 989"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 990"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 991"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 992"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP44.WBP1"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 993"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 994"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 995"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 996"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP44.WBP2"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 997"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 998"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 999"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1000"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP44.WBP3"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1001"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1002"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1003"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1004"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP44.WBP4"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1005"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1006"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1007"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1008"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP44.WBP5"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1009"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1010"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1011"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1012"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP44.WBP6"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1013"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1014"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1015"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1016"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP44.WBP7"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1017"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1018"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1019"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1020"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP44.WBP8"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1021"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1022"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1023"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1024"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP44.WBP9"
                            "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1025"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1026"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1027"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1028"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP44.WBP10"
         "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1029"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1030"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1031"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1032"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP44.WBP11"
         "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1033"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1034"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1035"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1036"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP44.WBP12"
         "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1037"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1038"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1039"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1040"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP44.WBP13"
         "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1041"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1042"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1043"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1044"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP44.WBP14"
         "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1045"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1046"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1047"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1048"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP44.WBP15"
         "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1049"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1050"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1051"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1052"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP44.WBP16"
         "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1053"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1054"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1055"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1056"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP44.WBP17"
         "\nLoading TAP Instruction BP44_WIR_SEL" "\nsvf_cmd 1057"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP44 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1058"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1059"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1060"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP45.WBP0"
                            "\nLoading TAP Instruction BP45_WIR_SEL" "\nsvf_cmd 1061"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP45 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1062"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1063"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1064"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP45.WBP1"
                            "\nLoading TAP Instruction BP45_WIR_SEL" "\nsvf_cmd 1065"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP45 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1066"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1067"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1068"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP46.WBP3"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1069"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1070"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1071"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1072"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP46.WBP5"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1073"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1074"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1075"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1076"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP46.WBP6"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1077"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1078"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1079"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1080"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP46.WBP19"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1081"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1082"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1083"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1084"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP46.WBP21"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1085"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1086"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1087"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1088"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP46.WBP22"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1089"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1090"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1091"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1092"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP46.WBP23"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1093"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP23_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1094"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1095"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1096"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP46.WBP25"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1097"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP25_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1098"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1099"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1100"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP46.WBP26"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1101"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP26_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1102"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1103"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1104"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP46.WBP28"
                            "\nLoading TAP Instruction BP46_WIR_SEL" "\nsvf_cmd 1105"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP46 Instruction WBP28_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1106"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1107"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1108"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP47.WBP3"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1109"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1110"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1111"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1112"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP47.WBP5"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1113"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1114"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1115"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1116"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP47.WBP6"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1117"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1118"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1119"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1120"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP47.WBP19"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1121"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1122"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1123"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1124"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP47.WBP21"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1125"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1126"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1127"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1128"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP47.WBP22"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1129"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1130"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1131"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1132"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP47.WBP23"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1133"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP23_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1134"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1135"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1136"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP47.WBP25"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1137"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP25_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1138"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1139"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1140"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP47.WBP26"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1141"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP26_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1142"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1143"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1144"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP47.WBP28"
                            "\nLoading TAP Instruction BP47_WIR_SEL" "\nsvf_cmd 1145"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP47 Instruction WBP28_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1146"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1147"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1148"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP49.WBP0"
                            "\nLoading TAP Instruction BP49_WIR_SEL" "\nsvf_cmd 1149"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP49 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1150"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1151"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1152"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP49.WBP1"
                            "\nLoading TAP Instruction BP49_WIR_SEL" "\nsvf_cmd 1153"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP49 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1154"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1155"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1156"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP50.WBP3"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1157"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1158"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1159"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1160"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP50.WBP5"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1161"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1162"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1163"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1164"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP50.WBP6"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1165"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1166"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1167"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1168"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP50.WBP19"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1169"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1170"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1171"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1172"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP50.WBP21"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1173"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1174"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1175"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1176"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP50.WBP22"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1177"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1178"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1179"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1180"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP50.WBP23"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1181"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP23_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1182"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1183"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1184"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP50.WBP25"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1185"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP25_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1186"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1187"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1188"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP50.WBP26"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1189"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP26_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1190"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1191"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1192"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP50.WBP28"
                            "\nLoading TAP Instruction BP50_WIR_SEL" "\nsvf_cmd 1193"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP28_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1194"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1195"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1196"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP51.WBP3"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1197"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1198"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1199"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1200"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP51.WBP5"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1201"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1202"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1203"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1204"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP51.WBP6"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1205"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1206"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1207"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1208"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP51.WBP19"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1209"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1210"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1211"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1212"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP51.WBP21"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1213"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1214"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1215"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1216"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP51.WBP22"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1217"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1218"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1219"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1220"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP51.WBP23"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1221"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP23_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1222"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1223"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1224"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP51.WBP25"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1225"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP25_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1226"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1227"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1228"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP51.WBP26"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1229"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP26_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1230"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1231"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1232"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP51.WBP28"
                            "\nLoading TAP Instruction BP51_WIR_SEL" "\nsvf_cmd 1233"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP28_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1234"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1235"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1236"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP53.WBP0"
                            "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1237"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1238"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1239"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1240"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP53.WBP1"
                            "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1241"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1242"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1243"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1244"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP53.WBP2"
                            "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1245"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1246"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1247"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1248"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP53.WBP3"
                            "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1249"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1250"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1251"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1252"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP53.WBP4"
                            "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1253"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1254"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1255"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1256"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP53.WBP5"
                            "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1257"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1258"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1259"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1260"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP53.WBP6"
                            "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1261"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1262"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1263"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1264"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP53.WBP7"
                            "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1265"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1266"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1267"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1268"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP53.WBP8"
                            "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1269"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1270"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1271"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1272"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP53.WBP9"
         "\nLoading TAP Instruction BP53_WIR_SEL" "\nsvf_cmd 1273"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1274"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1275"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1276"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP54.WBP0"
                            "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1277"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1278"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1279"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1280"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP54.WBP1"
                            "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1281"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1282"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1283"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1284"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP54.WBP2"
                            "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1285"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1286"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1287"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1288"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP54.WBP3"
                            "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1289"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1290"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1291"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1292"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP54.WBP4"
                            "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1293"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1294"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1295"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1296"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP54.WBP5"
                            "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1297"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1298"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1299"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1300"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP54.WBP6"
                            "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1301"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1302"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1303"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1304"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP54.WBP7"
                            "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1305"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1306"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1307"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1308"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP54.WBP8"
                            "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1309"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1310"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1311"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1312"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP54.WBP9"
         "\nLoading TAP Instruction BP54_WIR_SEL" "\nsvf_cmd 1313"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1314"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1315"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1316"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP55.WBP0"
                            "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1317"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1318"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1319"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1320"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP55.WBP1"
                            "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1321"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1322"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1323"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1324"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP55.WBP2"
                            "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1325"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1326"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1327"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1328"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP55.WBP3"
                            "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1329"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1330"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1331"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1332"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP55.WBP4"
                            "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1333"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1334"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1335"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1336"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP55.WBP5"
                            "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1337"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1338"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1339"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1340"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP55.WBP6"
                            "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1341"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1342"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1343"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1344"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP55.WBP7"
                            "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1345"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1346"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1347"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1348"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP55.WBP8"
                            "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1349"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1350"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1351"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1352"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP55.WBP9"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1353"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1354"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1355"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1356"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP55.WBP10"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1357"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1358"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1359"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1360"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP55.WBP11"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1361"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1362"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1363"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1364"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP55.WBP12"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1365"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1366"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1367"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1368"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP55.WBP13"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1369"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1370"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1371"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1372"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP55.WBP14"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1373"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1374"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1375"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1376"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP55.WBP15"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1377"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1378"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1379"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1380"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP55.WBP16"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1381"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1382"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1383"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1384"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP55.WBP17"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1385"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1386"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1387"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1388"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP55.WBP18"
         "\nLoading TAP Instruction BP55_WIR_SEL" "\nsvf_cmd 1389"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1390"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1391"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1392"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP56.WBP0"
                            "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1393"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1394"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1395"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1396"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP56.WBP1"
                            "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1397"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1398"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1399"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1400"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP56.WBP2"
                            "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1401"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1402"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1403"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1404"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP56.WBP3"
                            "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1405"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1406"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1407"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1408"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP56.WBP4"
                            "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1409"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1410"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1411"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1412"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP56.WBP5"
                            "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1413"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1414"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1415"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1416"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP56.WBP6"
                            "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1417"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1418"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1419"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1420"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP56.WBP7"
                            "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1421"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1422"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1423"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1424"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP56.WBP8"
                            "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1425"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1426"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1427"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1428"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP56.WBP9"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1429"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1430"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1431"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1432"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP56.WBP10"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1433"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1434"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1435"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1436"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP56.WBP11"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1437"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1438"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1439"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1440"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP56.WBP12"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1441"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1442"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1443"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1444"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP56.WBP13"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1445"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1446"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1447"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1448"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP56.WBP14"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1449"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1450"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1451"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1452"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP56.WBP15"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1453"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1454"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1455"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1456"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP56.WBP16"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1457"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1458"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1459"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1460"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP56.WBP17"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1461"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1462"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1463"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1464"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP56.WBP18"
         "\nLoading TAP Instruction BP56_WIR_SEL" "\nsvf_cmd 1465"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1466"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1467"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1468"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP57.WBP0"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1469"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1470"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1471"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1472"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP57.WBP1"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1473"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1474"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1475"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1476"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP57.WBP2"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1477"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1478"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1479"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1480"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP57.WBP3"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1481"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1482"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1483"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1484"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP57.WBP4"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1485"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1486"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1487"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1488"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP57.WBP5"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1489"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1490"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1491"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1492"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP57.WBP6"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1493"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1494"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1495"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1496"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP57.WBP7"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1497"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1498"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1499"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1500"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP57.WBP8"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1501"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1502"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1503"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1504"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP57.WBP9"
                            "\nLoading TAP Instruction BP57_WIR_SEL" "\nsvf_cmd 1505"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1506"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1507"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1508"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP58.WBP0"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1509"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1510"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1511"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1512"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP58.WBP1"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1513"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1514"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1515"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1516"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP58.WBP2"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1517"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1518"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1519"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1520"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP58.WBP3"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1521"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1522"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1523"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1524"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP58.WBP4"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1525"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1526"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1527"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1528"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP58.WBP5"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1529"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1530"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1531"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1532"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP58.WBP6"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1533"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1534"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1535"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1536"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP58.WBP7"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1537"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1538"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1539"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1540"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP58.WBP8"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1541"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1542"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1543"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1544"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP58.WBP9"
                            "\nLoading TAP Instruction BP58_WIR_SEL" "\nsvf_cmd 1545"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1546"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1547"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1548"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP59.WBP0"
                            "\nLoading TAP Instruction BP59_WIR_SEL" "\nsvf_cmd 1549"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1550"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1551"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1552"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP59.WBP1"
                            "\nLoading TAP Instruction BP59_WIR_SEL" "\nsvf_cmd 1553"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1554"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1555"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1556"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP59.WBP2"
                            "\nLoading TAP Instruction BP59_WIR_SEL" "\nsvf_cmd 1557"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1558"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1559"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1560"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP59.WBP3"
                            "\nLoading TAP Instruction BP59_WIR_SEL" "\nsvf_cmd 1561"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1562"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1563"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1564"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP59.WBP4"
                            "\nLoading TAP Instruction BP59_WIR_SEL" "\nsvf_cmd 1565"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1566"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1567"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1568"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP59.WBP5"
                            "\nLoading TAP Instruction BP59_WIR_SEL" "\nsvf_cmd 1569"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1570"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1571"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1572"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP60.WBP0"
                            "\nLoading TAP Instruction BP60_WIR_SEL" "\nsvf_cmd 1573"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1574"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1575"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1576"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP60.WBP1"
                            "\nLoading TAP Instruction BP60_WIR_SEL" "\nsvf_cmd 1577"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1578"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1579"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1580"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP60.WBP2"
                            "\nLoading TAP Instruction BP60_WIR_SEL" "\nsvf_cmd 1581"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1582"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1583"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1584"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP60.WBP3"
                            "\nLoading TAP Instruction BP60_WIR_SEL" "\nsvf_cmd 1585"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1586"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1587"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1588"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP60.WBP4"
                            "\nLoading TAP Instruction BP60_WIR_SEL" "\nsvf_cmd 1589"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1590"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1591"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1592"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP60.WBP5"
                            "\nLoading TAP Instruction BP60_WIR_SEL" "\nsvf_cmd 1593"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1594"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1595"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1596"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller esop_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP61.WBP0"
                            "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1597"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1598"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1599"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1600"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller esop_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP61.WBP1"
                            "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1601"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1602"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1603"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1604"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller esop_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP61.WBP2"
                            "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1605"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1606"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1607"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1608"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller esop_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP61.WBP3"
                            "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1609"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1610"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1611"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1612"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller esop_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP61.WBP4"
                            "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1613"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1614"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1615"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1616"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller esop_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP61.WBP5"
                            "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1617"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1618"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1619"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1620"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller esop_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP61.WBP6"
                            "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1621"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1622"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1623"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1624"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller esop_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP61.WBP7"
                            "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1625"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1626"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1627"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1628"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller esop_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP61.WBP8"
                            "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1629"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1630"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1631"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1632"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller esop_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP61.WBP9"
         "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1633"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1634"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1635"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1636"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller esop_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP61.WBP10"
         "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1637"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1638"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1639"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1640"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller esop_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP61.WBP11"
         "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1641"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1642"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1643"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1644"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller esop_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP61.WBP12"
         "\nLoading TAP Instruction BP61_WIR_SEL" "\nsvf_cmd 1645"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1646"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1647"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1648"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP62.WBP0"
         "\nLoading TAP Instruction BP62_WIR_SEL" "\nsvf_cmd 1649"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP62 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1650"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1651"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1652"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP62.WBP1"
         "\nLoading TAP Instruction BP62_WIR_SEL" "\nsvf_cmd 1653"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP62 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1654"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1655"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1656"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP62.WBP2"
         "\nLoading TAP Instruction BP62_WIR_SEL" "\nsvf_cmd 1657"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP62 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1658"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1659"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1660"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP62.WBP3"
         "\nLoading TAP Instruction BP62_WIR_SEL" "\nsvf_cmd 1661"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP62 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1662"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1663"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1664"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP62.WBP4"
         "\nLoading TAP Instruction BP62_WIR_SEL" "\nsvf_cmd 1665"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP62 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1666"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1667"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1668"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP62.WBP5"
         "\nLoading TAP Instruction BP62_WIR_SEL" "\nsvf_cmd 1669"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP62 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1670"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1671"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1672"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP62.WBP6"
         "\nLoading TAP Instruction BP62_WIR_SEL" "\nsvf_cmd 1673"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP62 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1674"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1675"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1676"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP63.WBP0"
         "\nLoading TAP Instruction BP63_WIR_SEL" "\nsvf_cmd 1677"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP63 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1678"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1679"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1680"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP63.WBP1"
         "\nLoading TAP Instruction BP63_WIR_SEL" "\nsvf_cmd 1681"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP63 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1682"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1683"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1684"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP63.WBP2"
         "\nLoading TAP Instruction BP63_WIR_SEL" "\nsvf_cmd 1685"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP63 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1686"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1687"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1688"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP63.WBP3"
         "\nLoading TAP Instruction BP63_WIR_SEL" "\nsvf_cmd 1689"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP63 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1690"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1691"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1692"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP63.WBP4"
         "\nLoading TAP Instruction BP63_WIR_SEL" "\nsvf_cmd 1693"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP63 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1694"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1695"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1696"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP63.WBP5"
         "\nLoading TAP Instruction BP63_WIR_SEL" "\nsvf_cmd 1697"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP63 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1698"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1699"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1700"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP63.WBP6"
         "\nLoading TAP Instruction BP63_WIR_SEL" "\nsvf_cmd 1701"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP63 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1702"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1703"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1704"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP64.WBP0"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1705"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1706"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1707"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1708"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP64.WBP1"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1709"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1710"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1711"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1712"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP64.WBP2"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1713"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1714"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1715"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1716"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP64.WBP3"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1717"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1718"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1719"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1720"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP64.WBP4"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1721"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1722"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1723"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1724"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP64.WBP5"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1725"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1726"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1727"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1728"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP64.WBP6"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1729"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1730"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1731"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1732"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP64.WBP7"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1733"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1734"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1735"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1736"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP64.WBP8"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1737"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1738"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1739"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1740"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP64.WBP9"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1741"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1742"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1743"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1744"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP64.WBP10"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1745"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1746"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1747"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1748"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP64.WBP11"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1749"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1750"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1751"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1752"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP64.WBP12"
         "\nLoading TAP Instruction BP64_WIR_SEL" "\nsvf_cmd 1753"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP64 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1754"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1755"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1756"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP65.WBP0"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1757"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1758"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1759"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1760"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP65.WBP1"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1761"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1762"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1763"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1764"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP65.WBP2"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1765"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1766"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1767"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1768"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP65.WBP3"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1769"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1770"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1771"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1772"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP65.WBP4"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1773"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1774"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1775"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1776"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP65.WBP5"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1777"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1778"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1779"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1780"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP65.WBP6"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1781"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1782"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1783"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1784"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP65.WBP7"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1785"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1786"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1787"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1788"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP65.WBP8"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1789"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1790"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1791"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1792"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP65.WBP9"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1793"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1794"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1795"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1796"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP65.WBP10"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1797"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1798"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1799"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1800"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP65.WBP11"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1801"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1802"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1803"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1804"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP65.WBP12"
         "\nLoading TAP Instruction BP65_WIR_SEL" "\nsvf_cmd 1805"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP65 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1806"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1807"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1808"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP66.WBP0"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1809"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1810"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1811"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1812"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP66.WBP1"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1813"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1814"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1815"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1816"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP66.WBP2"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1817"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1818"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1819"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1820"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP66.WBP3"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1821"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1822"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1823"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1824"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP66.WBP4"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1825"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1826"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1827"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1828"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP66.WBP5"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1829"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1830"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1831"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1832"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP66.WBP6"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1833"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1834"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1835"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1836"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP66.WBP7"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1837"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1838"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1839"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1840"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP66.WBP8"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1841"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1842"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1843"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1844"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP66.WBP9"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1845"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1846"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1847"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1848"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP66.WBP10"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1849"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1850"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1851"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1852"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP66.WBP11"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1853"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1854"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1855"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1856"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP66.WBP12"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1857"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1858"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1859"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1860"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP66.WBP13"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1861"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1862"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1863"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1864"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP66.WBP14"
         "\nLoading TAP Instruction BP66_WIR_SEL" "\nsvf_cmd 1865"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP66 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1866"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1867"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1868"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP67.WBP0"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1869"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1870"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1871"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1872"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP67.WBP1"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1873"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1874"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1875"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1876"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP67.WBP2"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1877"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1878"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1879"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1880"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP67.WBP3"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1881"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1882"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1883"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1884"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP67.WBP4"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1885"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1886"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1887"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1888"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP67.WBP5"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1889"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1890"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1891"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1892"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP67.WBP6"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1893"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1894"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1895"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1896"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP67.WBP7"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1897"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1898"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1899"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1900"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP67.WBP8"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1901"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1902"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1903"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1904"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP67.WBP9"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1905"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1906"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1907"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1908"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP67.WBP10"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1909"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1910"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1911"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1912"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP67.WBP11"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1913"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1914"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1915"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1916"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP67.WBP12"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1917"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1918"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1919"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1920"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP67.WBP13"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1921"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1922"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1923"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1924"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP67.WBP14"
         "\nLoading TAP Instruction BP67_WIR_SEL" "\nsvf_cmd 1925"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP67 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1926"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1927"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1928"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP68.WBP0"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1929"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1930"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1931"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1932"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP68.WBP1"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1933"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1934"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1935"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1936"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP68.WBP2"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1937"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1938"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1939"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1940"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP68.WBP3"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1941"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1942"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1943"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1944"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP68.WBP4"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1945"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1946"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1947"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1948"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP68.WBP5"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1949"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1950"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1951"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1952"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP68.WBP6"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1953"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1954"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1955"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1956"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP68.WBP7"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1957"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1958"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1959"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1960"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP68.WBP8"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1961"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1962"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1963"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1964"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP68.WBP9"
                            "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1965"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1966"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1967"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1968"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP68.WBP10"
         "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1969"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1970"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1971"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1972"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP68.WBP11"
         "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1973"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1974"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1975"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1976"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP68.WBP12"
         "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1977"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1978"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1979"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1980"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP68.WBP13"
         "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1981"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1982"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1983"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1984"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP68.WBP14"
         "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1985"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1986"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1987"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1988"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP68.WBP15"
         "\nLoading TAP Instruction BP68_WIR_SEL" "\nsvf_cmd 1989"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP68 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1990"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1991"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1992"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP69.WBP0"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 1993"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1994"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1995"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1996"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP69.WBP1"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 1997"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1998"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1999"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2000"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP69.WBP2"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2001"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2002"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2003"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2004"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP69.WBP3"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2005"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2006"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2007"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2008"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP69.WBP4"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2009"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2010"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2011"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2012"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP69.WBP5"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2013"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2014"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2015"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2016"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP69.WBP6"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2017"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2018"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2019"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2020"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP69.WBP7"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2021"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2022"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2023"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2024"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP69.WBP8"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2025"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2026"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2027"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2028"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP69.WBP9"
                            "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2029"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2030"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2031"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2032"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP69.WBP10"
         "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2033"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2034"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2035"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2036"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP69.WBP11"
         "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2037"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2038"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2039"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2040"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP69.WBP12"
         "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2041"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2042"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2043"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2044"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP69.WBP13"
         "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2045"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2046"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2047"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2048"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP69.WBP14"
         "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2049"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2050"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2051"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2052"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP69.WBP15"
         "\nLoading TAP Instruction BP69_WIR_SEL" "\nsvf_cmd 2053"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP69 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2054"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2055"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2056"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP70.WBP0"
                            "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2057"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2058"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2059"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2060"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP70.WBP1"
                            "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2061"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2062"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2063"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2064"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP70.WBP2"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2065"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2066"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2067"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2068"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP70.WBP3"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2069"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2070"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2071"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2072"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP70.WBP4"
                            "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2073"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2074"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2075"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2076"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP70.WBP5"
                            "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2077"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2078"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2079"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2080"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP70.WBP6"
                            "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2081"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2082"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2083"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2084"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP70.WBP7"
                            "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2085"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2086"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2087"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2088"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP70.WBP8"
                            "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2089"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2090"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2091"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2092"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP70.WBP9"
                            "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2093"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2094"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2095"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2096"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP70.WBP10"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2097"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2098"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2099"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2100"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP70.WBP11"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2101"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2102"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2103"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2104"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP70.WBP12"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2105"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2106"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2107"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2108"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP70.WBP13"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2109"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2110"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2111"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2112"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP70.WBP14"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2113"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2114"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2115"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2116"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP70.WBP15"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2117"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2118"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2119"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2120"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP70.WBP16"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2121"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2122"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2123"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2124"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP70.WBP17"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2125"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2126"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2127"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2128"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP70.WBP18"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2129"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2130"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2131"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2132"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP70.WBP19"
         "\nLoading TAP Instruction BP70_WIR_SEL" "\nsvf_cmd 2133"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP70 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2134"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2135"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2136"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP71.WBP0"
                            "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2137"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2138"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2139"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2140"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP71.WBP1"
                            "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2141"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2142"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2143"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2144"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP71.WBP2"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2145"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2146"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2147"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2148"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP71.WBP3"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2149"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2150"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2151"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2152"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP71.WBP4"
                            "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2153"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2154"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2155"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2156"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP71.WBP5"
                            "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2157"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2158"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2159"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2160"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP71.WBP6"
                            "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2161"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2162"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2163"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2164"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP71.WBP7"
                            "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2165"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2166"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2167"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2168"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP71.WBP8"
                            "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2169"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2170"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2171"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2172"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP71.WBP9"
                            "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2173"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2174"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2175"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2176"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP71.WBP10"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2177"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2178"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2179"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2180"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP71.WBP11"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2181"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2182"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2183"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2184"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP71.WBP12"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2185"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2186"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2187"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2188"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP71.WBP13"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2189"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2190"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2191"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2192"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP71.WBP14"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2193"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2194"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2195"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2196"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP71.WBP15"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2197"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2198"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2199"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2200"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP71.WBP16"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2201"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2202"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2203"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2204"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP71.WBP17"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2205"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2206"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2207"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2208"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP71.WBP18"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2209"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2210"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2211"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2212"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP71.WBP19"
         "\nLoading TAP Instruction BP71_WIR_SEL" "\nsvf_cmd 2213"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP71 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2214"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2215"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2216"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP72.WBP0"
                            "\nLoading TAP Instruction BP72_WIR_SEL" "\nsvf_cmd 2217"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP72 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2218"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2219"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2220"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP72.WBP1"
                            "\nLoading TAP Instruction BP72_WIR_SEL" "\nsvf_cmd 2221"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP72 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2222"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2223"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2224"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP72.WBP2"
                            "\nLoading TAP Instruction BP72_WIR_SEL" "\nsvf_cmd 2225"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP72 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2226"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2227"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2228"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP72.WBP3"
                            "\nLoading TAP Instruction BP72_WIR_SEL" "\nsvf_cmd 2229"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP72 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2230"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2231"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2232"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP73.WBP0"
                            "\nLoading TAP Instruction BP73_WIR_SEL" "\nsvf_cmd 2233"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP73 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2234"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2235"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2236"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP73.WBP1"
                            "\nLoading TAP Instruction BP73_WIR_SEL" "\nsvf_cmd 2237"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP73 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2238"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2239"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2240"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP73.WBP2"
                            "\nLoading TAP Instruction BP73_WIR_SEL" "\nsvf_cmd 2241"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP73 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2242"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2243"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2244"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP73.WBP3"
                            "\nLoading TAP Instruction BP73_WIR_SEL" "\nsvf_cmd 2245"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP73 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2246"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2247"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2248"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP74.WBP0"
                            "\nLoading TAP Instruction BP74_WIR_SEL" "\nsvf_cmd 2249"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP74 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2250"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2251"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2252"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP74.WBP1"
                            "\nLoading TAP Instruction BP74_WIR_SEL" "\nsvf_cmd 2253"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP74 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2254"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2255"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2256"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP74.WBP2"
                            "\nLoading TAP Instruction BP74_WIR_SEL" "\nsvf_cmd 2257"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP74 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2258"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2259"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2260"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP74.WBP3"
                            "\nLoading TAP Instruction BP74_WIR_SEL" "\nsvf_cmd 2261"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP74 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2262"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2263"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2264"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP75.WBP0"
                            "\nLoading TAP Instruction BP75_WIR_SEL" "\nsvf_cmd 2265"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP75 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2266"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2267"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2268"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP75.WBP1"
                            "\nLoading TAP Instruction BP75_WIR_SEL" "\nsvf_cmd 2269"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP75 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2270"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2271"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2272"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP75.WBP2"
                            "\nLoading TAP Instruction BP75_WIR_SEL" "\nsvf_cmd 2273"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP75 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2274"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2275"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2276"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP75.WBP3"
                            "\nLoading TAP Instruction BP75_WIR_SEL" "\nsvf_cmd 2277"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP75 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2278"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2279"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2280"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP76.WBP0"
                            "\nLoading TAP Instruction BP76_WIR_SEL" "\nsvf_cmd 2281"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP76 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2282"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2283"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2284"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP76.WBP1"
                            "\nLoading TAP Instruction BP76_WIR_SEL" "\nsvf_cmd 2285"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP76 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2286"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2287"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2288"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP76.WBP2"
                            "\nLoading TAP Instruction BP76_WIR_SEL" "\nsvf_cmd 2289"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP76 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2290"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2291"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2292"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP76.WBP3"
                            "\nLoading TAP Instruction BP76_WIR_SEL" "\nsvf_cmd 2293"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP76 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2294"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2295"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2296"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP76.WBP4"
                            "\nLoading TAP Instruction BP76_WIR_SEL" "\nsvf_cmd 2297"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP76 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2298"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2299"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2300"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP76.WBP5"
                            "\nLoading TAP Instruction BP76_WIR_SEL" "\nsvf_cmd 2301"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP76 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2302"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2303"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2304"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP76.WBP6"
                            "\nLoading TAP Instruction BP76_WIR_SEL" "\nsvf_cmd 2305"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP76 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2306"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2307"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2308"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP76.WBP7"
                            "\nLoading TAP Instruction BP76_WIR_SEL" "\nsvf_cmd 2309"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP76 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2310"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2311"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2312"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP76.WBP8"
                            "\nLoading TAP Instruction BP76_WIR_SEL" "\nsvf_cmd 2313"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP76 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2314"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2315"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2316"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP77.WBP0"
                            "\nLoading TAP Instruction BP77_WIR_SEL" "\nsvf_cmd 2317"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP77 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2318"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2319"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2320"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP77.WBP1"
                            "\nLoading TAP Instruction BP77_WIR_SEL" "\nsvf_cmd 2321"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP77 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2322"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2323"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2324"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP77.WBP2"
                            "\nLoading TAP Instruction BP77_WIR_SEL" "\nsvf_cmd 2325"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP77 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2326"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2327"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2328"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP77.WBP3"
                            "\nLoading TAP Instruction BP77_WIR_SEL" "\nsvf_cmd 2329"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP77 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2330"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2331"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2332"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP77.WBP4"
                            "\nLoading TAP Instruction BP77_WIR_SEL" "\nsvf_cmd 2333"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP77 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2334"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2335"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2336"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP77.WBP5"
                            "\nLoading TAP Instruction BP77_WIR_SEL" "\nsvf_cmd 2337"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP77 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2338"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2339"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2340"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP77.WBP6"
                            "\nLoading TAP Instruction BP77_WIR_SEL" "\nsvf_cmd 2341"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP77 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2342"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2343"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2344"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP77.WBP7"
                            "\nLoading TAP Instruction BP77_WIR_SEL" "\nsvf_cmd 2345"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP77 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2346"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2347"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2348"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP77.WBP8"
                            "\nLoading TAP Instruction BP77_WIR_SEL" "\nsvf_cmd 2349"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP77 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2350"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2351"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2352"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP78.WBP0"
                            "\nLoading TAP Instruction BP78_WIR_SEL" "\nsvf_cmd 2353"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP78 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2354"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2355"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2356"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP78.WBP1"
                            "\nLoading TAP Instruction BP78_WIR_SEL" "\nsvf_cmd 2357"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP78 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2358"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2359"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2360"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP78.WBP2"
                            "\nLoading TAP Instruction BP78_WIR_SEL" "\nsvf_cmd 2361"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP78 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2362"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2363"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2364"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP78.WBP3"
                            "\nLoading TAP Instruction BP78_WIR_SEL" "\nsvf_cmd 2365"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP78 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2366"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2367"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2368"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP78.WBP4"
                            "\nLoading TAP Instruction BP78_WIR_SEL" "\nsvf_cmd 2369"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP78 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2370"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2371"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2372"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP78.WBP5"
                            "\nLoading TAP Instruction BP78_WIR_SEL" "\nsvf_cmd 2373"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP78 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2374"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2375"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2376"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP78.WBP6"
                            "\nLoading TAP Instruction BP78_WIR_SEL" "\nsvf_cmd 2377"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP78 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2378"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2379"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2380"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP78.WBP7"
                            "\nLoading TAP Instruction BP78_WIR_SEL" "\nsvf_cmd 2381"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP78 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2382"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2383"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2384"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP78.WBP8"
                            "\nLoading TAP Instruction BP78_WIR_SEL" "\nsvf_cmd 2385"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP78 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2386"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2387"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2388"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP79.WBP0"
                            "\nLoading TAP Instruction BP79_WIR_SEL" "\nsvf_cmd 2389"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP79 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2390"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2391"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2392"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP79.WBP1"
                            "\nLoading TAP Instruction BP79_WIR_SEL" "\nsvf_cmd 2393"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP79 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2394"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2395"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2396"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP79.WBP2"
                            "\nLoading TAP Instruction BP79_WIR_SEL" "\nsvf_cmd 2397"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP79 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2398"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2399"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2400"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP79.WBP3"
                            "\nLoading TAP Instruction BP79_WIR_SEL" "\nsvf_cmd 2401"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP79 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2402"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2403"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2404"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP79.WBP4"
                            "\nLoading TAP Instruction BP79_WIR_SEL" "\nsvf_cmd 2405"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP79 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2406"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2407"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2408"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP79.WBP5"
                            "\nLoading TAP Instruction BP79_WIR_SEL" "\nsvf_cmd 2409"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP79 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2410"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2411"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2412"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP79.WBP6"
                            "\nLoading TAP Instruction BP79_WIR_SEL" "\nsvf_cmd 2413"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP79 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2414"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2415"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2416"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP79.WBP7"
                            "\nLoading TAP Instruction BP79_WIR_SEL" "\nsvf_cmd 2417"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP79 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2418"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2419"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2420"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP79.WBP8"
                            "\nLoading TAP Instruction BP79_WIR_SEL" "\nsvf_cmd 2421"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP79 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2422"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2423"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2424"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP80.WBP0"
                            "\nLoading TAP Instruction BP80_WIR_SEL" "\nsvf_cmd 2425"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP80 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2426"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2427"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2428"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP80.WBP1"
                            "\nLoading TAP Instruction BP80_WIR_SEL" "\nsvf_cmd 2429"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP80 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2430"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2431"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2432"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP80.WBP2"
                            "\nLoading TAP Instruction BP80_WIR_SEL" "\nsvf_cmd 2433"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP80 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2434"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2435"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2436"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP80.WBP3"
                            "\nLoading TAP Instruction BP80_WIR_SEL" "\nsvf_cmd 2437"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP80 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2438"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2439"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2440"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP80.WBP4"
                            "\nLoading TAP Instruction BP80_WIR_SEL" "\nsvf_cmd 2441"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP80 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2442"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2443"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2444"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP80.WBP5"
                            "\nLoading TAP Instruction BP80_WIR_SEL" "\nsvf_cmd 2445"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP80 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2446"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2447"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2448"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP80.WBP6"
                            "\nLoading TAP Instruction BP80_WIR_SEL" "\nsvf_cmd 2449"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP80 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2450"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2451"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2452"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP80.WBP7"
                            "\nLoading TAP Instruction BP80_WIR_SEL" "\nsvf_cmd 2453"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP80 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2454"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2455"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2456"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP80.WBP8"
                            "\nLoading TAP Instruction BP80_WIR_SEL" "\nsvf_cmd 2457"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP80 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2458"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2459"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2460"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP81.WBP0"
                            "\nLoading TAP Instruction BP81_WIR_SEL" "\nsvf_cmd 2461"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP81 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2462"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2463"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2464"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP81.WBP1"
                            "\nLoading TAP Instruction BP81_WIR_SEL" "\nsvf_cmd 2465"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP81 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2466"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2467"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2468"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP81.WBP2"
                            "\nLoading TAP Instruction BP81_WIR_SEL" "\nsvf_cmd 2469"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP81 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2470"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2471"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2472"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP81.WBP3"
                            "\nLoading TAP Instruction BP81_WIR_SEL" "\nsvf_cmd 2473"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP81 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2474"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2475"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2476"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP81.WBP4"
                            "\nLoading TAP Instruction BP81_WIR_SEL" "\nsvf_cmd 2477"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP81 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2478"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2479"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2480"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP81.WBP5"
                            "\nLoading TAP Instruction BP81_WIR_SEL" "\nsvf_cmd 2481"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP81 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2482"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2483"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2484"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP81.WBP6"
                            "\nLoading TAP Instruction BP81_WIR_SEL" "\nsvf_cmd 2485"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP81 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2486"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2487"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2488"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP81.WBP7"
                            "\nLoading TAP Instruction BP81_WIR_SEL" "\nsvf_cmd 2489"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP81 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2490"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2491"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2492"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP81.WBP8"
                            "\nLoading TAP Instruction BP81_WIR_SEL" "\nsvf_cmd 2493"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP81 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2494"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2495"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2496"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP82.WBP0"
                            "\nLoading TAP Instruction BP82_WIR_SEL" "\nsvf_cmd 2497"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP82 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2498"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2499"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2500"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP82.WBP1"
                            "\nLoading TAP Instruction BP82_WIR_SEL" "\nsvf_cmd 2501"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP82 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2502"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2503"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2504"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP82.WBP2"
                            "\nLoading TAP Instruction BP82_WIR_SEL" "\nsvf_cmd 2505"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP82 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2506"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2507"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2508"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP82.WBP3"
                            "\nLoading TAP Instruction BP82_WIR_SEL" "\nsvf_cmd 2509"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP82 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2510"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2511"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2512"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP82.WBP4"
                            "\nLoading TAP Instruction BP82_WIR_SEL" "\nsvf_cmd 2513"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP82 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2514"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2515"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2516"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP82.WBP5"
                            "\nLoading TAP Instruction BP82_WIR_SEL" "\nsvf_cmd 2517"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP82 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2518"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2519"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2520"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP82.WBP6"
                            "\nLoading TAP Instruction BP82_WIR_SEL" "\nsvf_cmd 2521"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP82 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2522"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2523"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2524"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP82.WBP7"
                            "\nLoading TAP Instruction BP82_WIR_SEL" "\nsvf_cmd 2525"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP82 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2526"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2527"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2528"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP82.WBP8"
                            "\nLoading TAP Instruction BP82_WIR_SEL" "\nsvf_cmd 2529"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP82 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2530"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2531"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2532"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP83.WBP0"
                            "\nLoading TAP Instruction BP83_WIR_SEL" "\nsvf_cmd 2533"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP83 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2534"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2535"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2536"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP83.WBP1"
                            "\nLoading TAP Instruction BP83_WIR_SEL" "\nsvf_cmd 2537"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP83 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2538"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2539"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2540"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP83.WBP2"
                            "\nLoading TAP Instruction BP83_WIR_SEL" "\nsvf_cmd 2541"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP83 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2542"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2543"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2544"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP83.WBP3"
                            "\nLoading TAP Instruction BP83_WIR_SEL" "\nsvf_cmd 2545"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP83 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2546"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2547"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2548"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP83.WBP4"
                            "\nLoading TAP Instruction BP83_WIR_SEL" "\nsvf_cmd 2549"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP83 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2550"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2551"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2552"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP83.WBP5"
                            "\nLoading TAP Instruction BP83_WIR_SEL" "\nsvf_cmd 2553"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP83 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2554"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2555"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2556"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP83.WBP6"
                            "\nLoading TAP Instruction BP83_WIR_SEL" "\nsvf_cmd 2557"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP83 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2558"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2559"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2560"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP83.WBP7"
                            "\nLoading TAP Instruction BP83_WIR_SEL" "\nsvf_cmd 2561"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP83 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2562"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2563"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2564"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP83.WBP8"
                            "\nLoading TAP Instruction BP83_WIR_SEL" "\nsvf_cmd 2565"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP83 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2566"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2567"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2568"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nsvf_cmd 2569"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nsvf_cmd 2570"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2571"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nsvf_cmd 2572"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nsvf_cmd 2573"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2574"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2575"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2576"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2577"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2578"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2579"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2580"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2581"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2582"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2583"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2584"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2585"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2586"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2587"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2588"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2589"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2590"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2591"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2592"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2593"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2594"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2595"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2596"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2597"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2598"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2599"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2600"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2601"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2602"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2603"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2604"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2605"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2606"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2607"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2608"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2609"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2610"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller eci_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller eci_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nsvf_cmd 2611"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nsvf_cmd 2612"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2613"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nsvf_cmd 2614"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nsvf_cmd 2615"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2616"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nsvf_cmd 2617"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nsvf_cmd 2618"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2619"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nsvf_cmd 2620"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nsvf_cmd 2621"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2622"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP23"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP25"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP26"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP28"
                            "\nsvf_cmd 2623"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
                            "\nsvf_cmd 2624"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2625"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP23"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP25"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP26"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP28"
                            "\nsvf_cmd 2626"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
                            "\nsvf_cmd 2627"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2628"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nsvf_cmd 2629"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nsvf_cmd 2630"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2631"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP23"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP25"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP26"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP28"
                            "\nsvf_cmd 2632"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
                            "\nsvf_cmd 2633"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2634"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP23"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP25"
                            "\nStarting Controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP26"
                            "\nStarting Controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP28"
                            "\nsvf_cmd 2635"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
                            "\nsvf_cmd 2636"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2637"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2638"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2639"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2640"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2641"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2642"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2643"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nsvf_cmd 2644"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nsvf_cmd 2645"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2646"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nsvf_cmd 2647"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nsvf_cmd 2648"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2649"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2650"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2651"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2652"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 2653"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 2654"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2655"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 2656"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 2657"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2658"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 2659"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 2660"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2661"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller esop_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller esop_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller esop_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller esop_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller esop_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller esop_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller esop_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller esop_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller esop_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller esop_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller esop_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller esop_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller esop_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nsvf_cmd 2662"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nsvf_cmd 2663"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2664"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 2665"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 2666"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2667"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 2668"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 2669"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2670"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nsvf_cmd 2671"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nsvf_cmd 2672"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2673"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nsvf_cmd 2674"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nsvf_cmd 2675"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2676"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nsvf_cmd 2677"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nsvf_cmd 2678"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2679"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nsvf_cmd 2680"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nsvf_cmd 2681"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2682"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nsvf_cmd 2683"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nsvf_cmd 2684"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2685"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nsvf_cmd 2686"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nsvf_cmd 2687"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2688"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nsvf_cmd 2689"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nsvf_cmd 2690"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2691"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nsvf_cmd 2692"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nsvf_cmd 2693"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2694"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nsvf_cmd 2695"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nsvf_cmd 2696"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2697"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nsvf_cmd 2698"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nsvf_cmd 2699"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2700"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nsvf_cmd 2701"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nsvf_cmd 2702"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2703"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nsvf_cmd 2704"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nsvf_cmd 2705"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2706"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 2707"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 2708"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2709"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 2710"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 2711"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2712"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 2713"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 2714"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2715"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 2716"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 2717"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2718"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 2719"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 2720"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2721"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 2722"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 2723"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2724"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 2725"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 2726"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2727"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 2728"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 2729"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2730"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2731"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2732"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2733"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2734"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2735"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdum_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller cdum_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdum_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdum_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdum_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdum_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdum_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdum_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller cdum_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller cdum_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2736"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2737"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2738"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2739"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2740"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2741"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2742"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2743"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2744"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2745"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2746"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2747"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2748"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2749"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2750"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2751"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2752"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2753"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2754"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2755"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2756"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2757"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2758"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2759"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2760"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2761"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2762"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2763"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2764"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2765"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cdu_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cdu_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cdu_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cdu_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cdu_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cdu_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cdu_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cdu_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cdu_dft_tsc0_clk_from_bh_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2766"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2767"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2768"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2769"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2770"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2771"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dbf_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dbf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dbf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dbf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dbf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dbf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dbf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller dbf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2772"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2773"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2774"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller eci_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller eci_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller eci_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller eci_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2775"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2776"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2777"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2778"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2779"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2780"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2781"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2782"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2783"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2784"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2785"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2786"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS47 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS46 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS51 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS50 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS53 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS52 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS57 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS56 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2787"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2788"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2789"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS47 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS46 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS51 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS50 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS53 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS52 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS57 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS56 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2790"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2791"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2792"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller emi_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller emi_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2793"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2794"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2795"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS47 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS46 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS51 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS50 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS53 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS52 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS57 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS56 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2796"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2797"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2798"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller hbc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS47 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS46 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS51 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS50 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS53 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS52 for controller hbc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS57 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS56 for controller hbc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2799"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2800"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2801"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2802"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2803"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2804"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller epni_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller epni_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller epni_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller epni_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller epni_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller epni_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller epni_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller epni_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller epni_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller epni_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2805"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2806"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2807"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2808"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2809"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2810"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller epre_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller epre_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller epre_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller epre_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller epre_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller epre_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller epre_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller epre_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller epre_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller epre_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller epre_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller epre_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller epre_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller epre_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller epre_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller epre_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller epre_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller epre_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller epre_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2811"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2812"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2813"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2814"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2815"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2816"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller eqp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller eqp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller eqp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller eqp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller eqp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller eqp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller eqp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller eqp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller eqp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller eqp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2817"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2818"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2819"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2820"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2821"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2822"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller erpp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller erpp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller erpp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller erpp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller erpp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller erpp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2823"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2824"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2825"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller esop_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller esop_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller esop_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller esop_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller esop_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller esop_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller esop_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller esop_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller esop_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller esop_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller esop_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller esop_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller esop_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller esop_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller esop_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller esop_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller esop_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller esop_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller esop_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller esop_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller esop_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller esop_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller esop_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller esop_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller esop_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller esop_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2826"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2827"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2828"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2829"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2830"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2831"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller etppa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller etppa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller etppa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller etppa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller etppa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller etppa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller etppa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2832"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2833"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2834"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2835"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2836"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2837"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller etppb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller etppb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller etppb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller etppb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller etppb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller etppb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller etppb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller etppb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller etppb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller etppb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller etppb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller etppb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller etppb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2838"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2839"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2840"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2841"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2842"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2843"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller etppc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller etppc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller etppc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller etppc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller etppc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller etppc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller etppc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller etppc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller etppc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller etppc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller etppc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller etppc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller etppc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller etppc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller etppc_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2844"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2845"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2846"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2847"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2848"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2849"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller cgm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller cgm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller cgm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller cgm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller cgm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller cgm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller cgm_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller cgm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller cgm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller cgm_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller cgm_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller cgm_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller cgm_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller cgm_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller cgm_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller cgm_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2850"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2851"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2852"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2853"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2854"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2855"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ddha_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ddha_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ddha_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller ddha_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2856"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2857"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2858"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2859"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2860"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2861"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2862"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2863"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2864"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2865"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2866"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2867"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ddhb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ddhb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ddhb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ddhb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2868"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2869"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2870"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2871"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2872"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2873"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2874"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2875"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2876"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2877"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2878"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2879"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2880"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2881"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2882"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2883"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2884"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2885"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2886"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2887"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2888"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2889"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2890"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2891"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller dhc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller dhc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller dhc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller dhc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller dhc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller dhc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller dhc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller dhc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 2892"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2893"),
    SAND_MBIST_COMMENT_TEXT("End Test Program")
};

const sand_mbist_script_t jr2_mbist_postrep_half1_090318_script = {
    jr2_mbist_postrep_half1_090318_commands,
    jr2_mbist_postrep_half1_090318_comments,
    sizeof(jr2_mbist_postrep_half1_090318_commands),
    2882,
    "jr2_mbist_postrep_half1_090318",
    40
};

const uint8 jr2_mbist_postrep_half2_090318_commands[] = {

    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x3b7ffffe + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x24000000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 200),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x40020 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x40000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7aff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x8000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(10 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(1 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(1 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(1 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 57),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 57),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 63),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040020 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 59),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 59),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 49),
    SAND_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x402 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 53),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 53),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 69),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 69),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 55),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 55),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 47),
    SAND_MBIST_WRITE(0x804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 61),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 61),
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x201000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7aff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 42),
    SAND_MBIST_WRITE(0x1008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x4020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040060 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x180 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x180 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1804 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 43),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x601000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7aff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xc020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 40),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000080 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000080 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080001 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080002 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080004 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080008 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080010 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080080 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080100 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4080800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4081000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4082000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4084000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4088000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x4090000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x40a0000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x40c0000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x18000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x18000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x600 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000040 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000080 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000040 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000080 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10201000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10202000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10204000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10208000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10210000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10220000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10240000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10280000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x18000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10300000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10201000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10202000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10204000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10208000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10210000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10220000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10240000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10280000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x18000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10300000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x60000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cfff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x60000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x60000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cffe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x60000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x180000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x300000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x60000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1800 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x300000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x60000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x300000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbfe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x300000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7c7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7c7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7c7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7c7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7c7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7c7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7c7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 64),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000080 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000100 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000200 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10001000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10002000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10004000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10008000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10010000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010200 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010201 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010202 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010204 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 66),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3ff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3ff0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3fe0 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010208 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010210 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010220 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010240 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010280 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010300 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bfff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bffe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbfec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbfe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3ffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3fec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3ff8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040880 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040900 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040a00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c040c00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3fe8 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x4000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701022 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701024 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701028 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701030 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afffc + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7aff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7aff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7afff4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x300000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affec + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10020000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10040000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 62),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x300000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10800000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x12000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x14000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 52),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x18000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7affe4 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x2000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 70),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 73),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 61),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 81),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 61),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 81),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fe00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 95),
    SAND_MBIST_WRITE(0x417ffff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fe00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x437ffff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 79),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 79),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 55),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5fffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 69),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdfffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 55),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5fffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 69),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdfffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ffffe0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 79),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdffffe0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 60),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ffffe0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 79),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdffffe0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x105ffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40000001, 61),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10dffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 53),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x105ffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40000001, 61),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10dffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 58),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5fffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 71),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdfffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5fffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 71),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdfffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 48),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000001, 55),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000001, 55),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x6ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 59),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 73),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 57),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 73),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffc000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 67),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffc000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffc000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 67),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffc000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 72),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 99),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 37),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 68),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 99),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 37),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_READ(0x40000003, 0x40000000, 34),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 71),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 56),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 71),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 69),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fffffc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 97),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fffffc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 69),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fffffc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 97),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fffffc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7c7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xbc00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 47),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1bc00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7c7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xbc00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 47),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1bc00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 51),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 57),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xdff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffff, 0x40000001, 63),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 54),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffff, 0x40000001, 63),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 63),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 81),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 63),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 85),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 63),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 85),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010dff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000001, 49),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 45),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000001, 49),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010df0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c043780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 50),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 59),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x7010df + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 46),
    SAND_MBIST_WRITE(0x3b7aff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xbc00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 47),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1bc00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 53),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40000001, 61),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 53),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40000001, 61),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe021 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(87171 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 44),
    SAND_MBIST_WRITE(0x3b7d7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff800 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 73),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x4000003f, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 81),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003fff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 81),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003fff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fe00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 95),
    SAND_MBIST_WRITE(0x417ffff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4fffffff, 0x4fffffff, 34),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x4100000 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x1040070 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 79),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000fff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 79),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000fff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5fffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 69),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000003, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5fffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 69),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000003, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7d3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ffffe0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 79),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000fff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ffffe0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 79),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000fff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x105ffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40fffffd, 61),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x105ffc00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40fffffd, 61),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x10400000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c0 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5fffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 71),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x4000000f, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5fffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 71),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x4000000f, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x4003fffd, 55),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x4003fffd, 55),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe02 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cff82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 73),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x4000003f, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ffff00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 73),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000003f, 0x4000003f, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffc000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 67),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffc000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 67),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 99),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_READ(0x40000003, 0x40000003, 34),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 37),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 99),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_READ(0x40000003, 0x40000003, 34),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 37),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 71),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x4000000f, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffff000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 71),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x4000000f, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7cbf82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fffffc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 97),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fffffc0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 97),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xbc00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x400003fd, 47),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xbc00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x400003fd, 47),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x5ff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400fffff, 0x400ffffd, 57),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x1c04 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffff, 0x43fffffd, 63),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x43ffffff, 0x43fffffd, 63),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c7f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2fffff80 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 81),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003fff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 85),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x4003ffff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3fff0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x7fffffff, 0x7ffffffd, 85),
    SAND_MBIST_WRITE(0x70105ff + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x4003ffff, 34),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7c3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f92 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7c3f82 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f8 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40003fff, 0x40003ffd, 51),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000ffd, 49),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x70105f0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000fff, 0x40000ffd, 49),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x7010400 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bff8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbf9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbf8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbf9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7bbf8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b7f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3f9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3f8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3f9a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7b3f8a + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041780 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000ff03, 0x4000ff01, 47),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x1c041000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 39),
    SAND_MBIST_WRITE(0x3b7aff9e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x403fffff, 0x403ffffd, 59),
    SAND_MBIST_WRITE(0x70105f + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x701040 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7aff96 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0xbc00000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x400003ff, 0x400003fd, 47),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3808 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7aff8e + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40fffffd, 61),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0x3b7aff86 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x2ffe0000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40ffffff, 0x40fffffd, 61),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 41),
    SAND_MBIST_WRITE(0xe020 + MBIST_toPauseDR),
    SAND_MBIST_WRITE(0x408000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT
};

const char *jr2_mbist_postrep_half2_090318_comments[] = {

    SAND_MBIST_COMMENT_TEXT("Begin Test Program"
                            "\nsvf_cmd 0"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3"
                            "\nEnabling BISR Preserve Mode"
                            "\nAsynchronous Clock Information:"
                            "\npad_cmpll_refclkp              40.0 ns ( 25.0 MHz )"
                            "\npad_cmpll_refclkn              40.0 ns ( 25.0 MHz )"
                            "\npad_clk25                      40.0 ns ( 25.0 MHz )"
                            "\npad_atpg17                     40.0 ns ( 25.0 MHz )"
                            "\nSetting pad_test0            to 0"
                            "\nSetting pad_test1            to 0"
                            "\nSetting pad_test2            to 0"
                            "\nSetting pad_test3            to 0"
                            "\nSetting pad_test4            to 0"
                            "\nSetting pad_jtce             to 1"
                            "\nSetting pad_scan_mode        to 0"
                            "\nSetting pad_puc29            to 0"
                            "\nSetting pad_puc28            to 0"
                            "\nSetting pad_puc27            to 0"
                            "\nsvf_cmd 4"
                            "\nsvf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nsvf_cmd 7"
                            "\nsvf_cmd 8"
                            "\nsvf_cmd 9"
                            "\nsvf_cmd 10"
                            "\nsvf_cmd 11"
                            "\nsvf_cmd 12"
                            "\nEnabling the High-Z instruction of the TAP"
                            "\nSetting UserIRBit2 to ON"
                            "\nSetting UserDRBit646 to ON"
                            "\nSetting UserDRBit452 to ON" "\nSetting UserDRBit455 to ON" "\nsvf_cmd 13"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 14"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP84_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP84_WIR.UserIRBit31 to ON" "\nsvf_cmd 15"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 16"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP85_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP85_WIR.UserIRBit31 to ON" "\nsvf_cmd 17"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 18"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP86_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP86_WIR.UserIRBit31 to ON" "\nsvf_cmd 19"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 20"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP87_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP87_WIR.UserIRBit13 to ON" "\nsvf_cmd 21"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 22"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP88_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP88_WIR.UserIRBit31 to ON" "\nsvf_cmd 23"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 24"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP89_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP89_WIR.UserIRBit31 to ON" "\nsvf_cmd 25"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 26"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP90_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP90_WIR.UserIRBit34 to ON" "\nsvf_cmd 27"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 28"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP91_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP91_WIR.UserIRBit34 to ON" "\nsvf_cmd 29"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 30"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP92_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP92_WIR.UserIRBit34 to ON" "\nsvf_cmd 31"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 32"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP93_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP93_WIR.UserIRBit34 to ON" "\nsvf_cmd 33"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 34"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP94_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP94_WIR.UserIRBit38 to ON" "\nsvf_cmd 35"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 36"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP95_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP95_WIR.UserIRBit38 to ON" "\nsvf_cmd 37"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 38"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP96_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP96_WIR.UserIRBit34 to ON" "\nsvf_cmd 39"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 40"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP97_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP97_WIR.UserIRBit34 to ON" "\nsvf_cmd 41"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 42"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP98_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP98_WIR.UserIRBit35 to ON" "\nsvf_cmd 43"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 44"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP99_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP99_WIR.UserIRBit35 to ON" "\nsvf_cmd 45"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 46"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP100_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP100_WIR.UserIRBit34 to ON" "\nsvf_cmd 47"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 48"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP101_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP101_WIR.UserIRBit34 to ON" "\nsvf_cmd 49"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 50"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP102_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP102_WIR.UserIRBit31 to ON" "\nsvf_cmd 51"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 52"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP103_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP103_WIR.UserIRBit31 to ON" "\nsvf_cmd 53"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 54"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP104_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP104_WIR.UserIRBit20 to ON" "\nsvf_cmd 55"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 56"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP105_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP105_WIR.UserIRBit20 to ON" "\nsvf_cmd 57"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 58"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP106_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP106_WIR.UserIRBit31 to ON" "\nsvf_cmd 59"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 60"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP107_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP107_WIR.UserIRBit31 to ON" "\nsvf_cmd 61"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 62"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP108_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP108_WIR.UserIRBit24 to ON" "\nsvf_cmd 63"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 64"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP109_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP109_WIR.UserIRBit24 to ON" "\nsvf_cmd 65"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 66"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP110_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP110_WIR.UserIRBit33 to ON" "\nsvf_cmd 67"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 68"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP111_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP111_WIR.UserIRBit33 to ON" "\nsvf_cmd 69"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 70"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP112_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP112_WIR.UserIRBit34 to ON" "\nsvf_cmd 71"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 72"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP113_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP113_WIR.UserIRBit34 to ON" "\nsvf_cmd 73"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 74"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP114_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP114_WIR.UserIRBit31 to ON" "\nsvf_cmd 75"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 76"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP115_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP115_WIR.UserIRBit31 to ON" "\nsvf_cmd 77"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 78"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP116_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP116_WIR.UserIRBit31 to ON" "\nsvf_cmd 79"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 80"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP117_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP117_WIR.UserIRBit20 to ON" "\nsvf_cmd 81"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 82"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP118_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP118_WIR.UserIRBit20 to ON" "\nsvf_cmd 83"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 84"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP119_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP119_WIR.UserIRBit20 to ON" "\nsvf_cmd 85"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 86"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP120_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP120_WIR.UserIRBit20 to ON" "\nsvf_cmd 87"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 88"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP121_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP121_WIR.UserIRBit20 to ON" "\nsvf_cmd 89"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 90"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP122_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP122_WIR.UserIRBit20 to ON" "\nsvf_cmd 91"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 92"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP123_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP123_WIR.UserIRBit20 to ON" "\nsvf_cmd 93"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 94"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP124_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP124_WIR.UserIRBit20 to ON" "\nsvf_cmd 95"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 96"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP125_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP125_WIR.UserIRBit20 to ON" "\nsvf_cmd 97"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 98"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP126_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP126_WIR.UserIRBit20 to ON" "\nsvf_cmd 99"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 100"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP127_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP127_WIR.UserIRBit20 to ON" "\nsvf_cmd 101"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 102"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP128_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP128_WIR.UserIRBit20 to ON" "\nsvf_cmd 103"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 104"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP129_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP129_WIR.UserIRBit21 to ON" "\nsvf_cmd 105"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 106"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP131_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP131_WIR.UserIRBit21 to ON" "\nsvf_cmd 107"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 108"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP133_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP133_WIR.UserIRBit21 to ON" "\nsvf_cmd 109"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 110"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP135_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP135_WIR.UserIRBit21 to ON" "\nsvf_cmd 111"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 112"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP137_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP137_WIR.UserIRBit21 to ON" "\nsvf_cmd 113"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 114"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP139_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP139_WIR.UserIRBit21 to ON" "\nsvf_cmd 115"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 116"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP141_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP141_WIR.UserIRBit21 to ON" "\nsvf_cmd 117"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 118"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP143_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP143_WIR.UserIRBit21 to ON" "\nsvf_cmd 119"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 120"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP145_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP145_WIR.UserIRBit21 to ON" "\nsvf_cmd 121"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 122"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP147_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP147_WIR.UserIRBit21 to ON" "\nsvf_cmd 123"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 124"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP149_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP149_WIR.UserIRBit21 to ON" "\nsvf_cmd 125"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 126"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP151_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP151_WIR.UserIRBit21 to ON" "\nsvf_cmd 127"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 128"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP153_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP153_WIR.UserIRBit21 to ON" "\nsvf_cmd 129"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 130"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP155_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP155_WIR.UserIRBit21 to ON" "\nsvf_cmd 131"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 132"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP157_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP157_WIR.UserIRBit24 to ON" "\nsvf_cmd 133"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 134"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP158_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP158_WIR.UserIRBit33 to ON" "\nsvf_cmd 135"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 136"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP159_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP159_WIR.UserIRBit31 to ON" "\nsvf_cmd 137"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 138"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP160_WIR.UserIRBit0 to ON"
                            "\nSetting UserIR bit BP160_WIR.UserIRBit31 to ON" "\nsvf_cmd 139"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 140"),
    SAND_MBIST_COMMENT_TEXT("Pausing for 1000.0 ns, (10 clock cycles)" "\nsvf_cmd 141"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 142"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 143"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 144"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 145"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP84 USER_IR_BIT38 to 1"
         "\nsvf_cmd 146"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 147"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP85 USER_IR_BIT38 to 1"
         "\nsvf_cmd 148"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 149"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP86 USER_IR_BIT38 to 1"
         "\nsvf_cmd 150"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 151"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nDisabling Asynchronous Reset for controller fdtl_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP87 USER_IR_BIT19 to 1"
         "\nsvf_cmd 152"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 153"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP88 USER_IR_BIT38 to 1"
         "\nsvf_cmd 154"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 155"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP89 USER_IR_BIT38 to 1"
         "\nsvf_cmd 156"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 157"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP90 USER_IR_BIT41 to 1"
         "\nsvf_cmd 158"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 159"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP91 USER_IR_BIT41 to 1"
         "\nsvf_cmd 160"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 161"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP92 USER_IR_BIT41 to 1"
         "\nsvf_cmd 162"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 163"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP93 USER_IR_BIT41 to 1"
         "\nsvf_cmd 164"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 165"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP94 USER_IR_BIT45 to 1"
         "\nsvf_cmd 166"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 167"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nDisabling Asynchronous Reset for controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP95 USER_IR_BIT45 to 1"
         "\nsvf_cmd 168"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 169"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP96 USER_IR_BIT41 to 1"
         "\nsvf_cmd 170"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 171"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP97 USER_IR_BIT41 to 1"
         "\nsvf_cmd 172"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 173"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP98 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP98 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP98 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP98 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP98 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP98 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP98 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP98 USER_IR_BIT42 to 1"
         "\nsvf_cmd 174"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 175"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP99 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP99 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP99 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP99 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP99 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP99 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP99 USER_IR_BIT42 to 1"
         "\nDisabling Asynchronous Reset for controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP99 USER_IR_BIT42 to 1"
         "\nsvf_cmd 176"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 177"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP100 USER_IR_BIT41 to 1"
         "\nsvf_cmd 178"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 179"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP101 USER_IR_BIT41 to 1"
         "\nsvf_cmd 180"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 181"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP102 USER_IR_BIT38 to 1"
         "\nsvf_cmd 182"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 183"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP103 USER_IR_BIT38 to 1"
         "\nsvf_cmd 184"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 185"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP104 USER_IR_BIT27 to 1"
         "\nsvf_cmd 186"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 187"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP105 USER_IR_BIT27 to 1"
         "\nsvf_cmd 188"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 189"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP106 USER_IR_BIT38 to 1"
         "\nsvf_cmd 190"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 191"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP107 USER_IR_BIT38 to 1"
         "\nsvf_cmd 192"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 193"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP108 USER_IR_BIT31 to 1"
         "\nsvf_cmd 194"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 195"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP109 USER_IR_BIT31 to 1"
         "\nsvf_cmd 196"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 197"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP110 USER_IR_BIT40 to 1"
         "\nDisabling Asynchronous Reset for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP110 USER_IR_BIT40 to 1"
         "\nsvf_cmd 198"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 199"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP111 USER_IR_BIT40 to 1"
         "\nDisabling Asynchronous Reset for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP111 USER_IR_BIT40 to 1"
         "\nsvf_cmd 200"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 201"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP112 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP112 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP112 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP112 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP112 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP112 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP112 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP112 USER_IR_BIT41 to 1"
         "\nsvf_cmd 202"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 203"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP113 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP113 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP113 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP113 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP113 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP113 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP113 USER_IR_BIT41 to 1"
         "\nDisabling Asynchronous Reset for controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP113 USER_IR_BIT41 to 1"
         "\nsvf_cmd 204"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 205"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP114 USER_IR_BIT38 to 1"
         "\nsvf_cmd 206"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 207"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP115 USER_IR_BIT38 to 1"
         "\nsvf_cmd 208"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 209"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller mdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP116 USER_IR_BIT38 to 1"
         "\nsvf_cmd 210"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 211"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP117 USER_IR_BIT27 to 1"
         "\nsvf_cmd 212"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 213"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP118 USER_IR_BIT27 to 1"
         "\nsvf_cmd 214"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 215"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP119 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP119 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP119 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP119 USER_IR_BIT27 to 1"
         "\nsvf_cmd 216"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 217"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP120 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP120 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP120 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP120 USER_IR_BIT27 to 1"
         "\nsvf_cmd 218"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 219"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP121 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP121 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP121 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP121 USER_IR_BIT27 to 1"
         "\nsvf_cmd 220"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 221"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP122 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP122 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP122 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP122 USER_IR_BIT27 to 1"
         "\nsvf_cmd 222"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 223"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP123 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP123 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP123 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP123 USER_IR_BIT27 to 1"
         "\nsvf_cmd 224"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 225"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP124 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP124 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP124 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP124 USER_IR_BIT27 to 1"
         "\nsvf_cmd 226"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 227"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP125 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP125 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP125 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP125 USER_IR_BIT27 to 1"
         "\nsvf_cmd 228"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 229"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP126 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP126 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP126 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP126 USER_IR_BIT27 to 1"
         "\nsvf_cmd 230"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 231"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP127 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP127 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP127 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP127 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP127 USER_IR_BIT27 to 1"
         "\nsvf_cmd 232"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 233"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP128 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP128 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP128 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP128 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP128 USER_IR_BIT27 to 1"
         "\nsvf_cmd 234"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 235"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP129 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP129 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP129 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP129 USER_IR_BIT27 to 1"
         "\nsvf_cmd 236"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 237"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP131 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP131 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP131 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP131 USER_IR_BIT27 to 1"
         "\nsvf_cmd 238"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 239"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP133 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP133 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP133 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP133 USER_IR_BIT27 to 1"
         "\nsvf_cmd 240"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 241"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP135 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP135 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP135 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP135 USER_IR_BIT27 to 1"
         "\nsvf_cmd 242"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 243"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP137 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP137 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP137 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP137 USER_IR_BIT27 to 1"
         "\nsvf_cmd 244"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 245"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP139 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP139 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP139 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP139 USER_IR_BIT27 to 1"
         "\nsvf_cmd 246"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 247"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP141 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP141 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP141 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP141 USER_IR_BIT27 to 1"
         "\nsvf_cmd 248"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 249"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP143 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP143 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP143 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP143 USER_IR_BIT27 to 1"
         "\nsvf_cmd 250"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 251"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP145 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP145 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP145 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP145 USER_IR_BIT27 to 1"
         "\nsvf_cmd 252"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 253"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP147 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP147 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP147 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP147 USER_IR_BIT27 to 1"
         "\nsvf_cmd 254"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 255"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP149 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP149 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP149 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP149 USER_IR_BIT27 to 1"
         "\nsvf_cmd 256"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 257"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP151 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP151 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP151 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP151 USER_IR_BIT27 to 1"
         "\nsvf_cmd 258"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 259"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP153 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP153 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP153 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP153 USER_IR_BIT27 to 1"
         "\nsvf_cmd 260"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 261"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP155 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP155 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP155 USER_IR_BIT27 to 1"
         "\nDisabling Asynchronous Reset for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP155 USER_IR_BIT27 to 1"
         "\nsvf_cmd 262"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 263"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller mtm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP157 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller mtm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP157 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller mtm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP157 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP157 USER_IR_BIT31 to 1"
         "\nDisabling Asynchronous Reset for controller mtm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP157 USER_IR_BIT31 to 1"
         "\nsvf_cmd 264"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 265"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller pads_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP158 USER_IR_BIT40 to 1"
         "\nDisabling Asynchronous Reset for controller pads_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP158 USER_IR_BIT40 to 1"
         "\nDisabling Asynchronous Reset for controller pads_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP158 USER_IR_BIT40 to 1"
         "\nsvf_cmd 266"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 267"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP159 USER_IR_BIT38 to 1"
         "\nsvf_cmd 268"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 269"),
    SAND_MBIST_COMMENT_TEXT
        ("Disabling Asynchronous Reset for controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nDisabling Asynchronous Reset for controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP160 USER_IR_BIT38 to 1"
         "\nsvf_cmd 270"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 84deassert_iso   *******"
                            "\nSetting UserIR bit BP84_WIR.UserIRBit1 to ON" "\nsvf_cmd 271"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 272"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 85deassert_iso   *******"
                            "\nSetting UserIR bit BP85_WIR.UserIRBit1 to ON" "\nsvf_cmd 273"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 274"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 86deassert_iso   *******"
                            "\nSetting UserIR bit BP86_WIR.UserIRBit1 to ON" "\nsvf_cmd 275"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 276"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 87deassert_iso   *******"
                            "\nSetting UserIR bit BP87_WIR.UserIRBit1 to ON" "\nsvf_cmd 277"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 278"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 88deassert_iso   *******"
                            "\nSetting UserIR bit BP88_WIR.UserIRBit1 to ON" "\nsvf_cmd 279"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 280"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 89deassert_iso   *******"
                            "\nSetting UserIR bit BP89_WIR.UserIRBit1 to ON" "\nsvf_cmd 281"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 282"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 90deassert_iso   *******"
                            "\nSetting UserIR bit BP90_WIR.UserIRBit1 to ON" "\nsvf_cmd 283"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 284"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 91deassert_iso   *******"
                            "\nSetting UserIR bit BP91_WIR.UserIRBit1 to ON" "\nsvf_cmd 285"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 286"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 92deassert_iso   *******"
                            "\nSetting UserIR bit BP92_WIR.UserIRBit1 to ON" "\nsvf_cmd 287"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 288"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 93deassert_iso   *******"
                            "\nSetting UserIR bit BP93_WIR.UserIRBit1 to ON" "\nsvf_cmd 289"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 290"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 94deassert_iso   *******"
                            "\nSetting UserIR bit BP94_WIR.UserIRBit1 to ON" "\nsvf_cmd 291"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 292"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 95deassert_iso   *******"
                            "\nSetting UserIR bit BP95_WIR.UserIRBit1 to ON" "\nsvf_cmd 293"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 294"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 96deassert_iso   *******"
                            "\nSetting UserIR bit BP96_WIR.UserIRBit1 to ON" "\nsvf_cmd 295"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 296"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 97deassert_iso   *******"
                            "\nSetting UserIR bit BP97_WIR.UserIRBit1 to ON" "\nsvf_cmd 297"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 298"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 98deassert_iso   *******"
                            "\nSetting UserIR bit BP98_WIR.UserIRBit1 to ON" "\nsvf_cmd 299"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 300"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 99deassert_iso   *******"
                            "\nSetting UserIR bit BP99_WIR.UserIRBit1 to ON" "\nsvf_cmd 301"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 302"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 100deassert_iso   *******"
                            "\nSetting UserIR bit BP100_WIR.UserIRBit1 to ON" "\nsvf_cmd 303"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 304"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 101deassert_iso   *******"
                            "\nSetting UserIR bit BP101_WIR.UserIRBit1 to ON" "\nsvf_cmd 305"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 306"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 102deassert_iso   *******"
                            "\nSetting UserIR bit BP102_WIR.UserIRBit1 to ON" "\nsvf_cmd 307"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 308"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 103deassert_iso   *******"
                            "\nSetting UserIR bit BP103_WIR.UserIRBit1 to ON" "\nsvf_cmd 309"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 310"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 104deassert_iso   *******"
                            "\nSetting UserIR bit BP104_WIR.UserIRBit1 to ON" "\nsvf_cmd 311"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 312"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 105deassert_iso   *******"
                            "\nSetting UserIR bit BP105_WIR.UserIRBit1 to ON" "\nsvf_cmd 313"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 314"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 106deassert_iso   *******"
                            "\nSetting UserIR bit BP106_WIR.UserIRBit1 to ON" "\nsvf_cmd 315"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 316"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 107deassert_iso   *******"
                            "\nSetting UserIR bit BP107_WIR.UserIRBit1 to ON" "\nsvf_cmd 317"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 318"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 108deassert_iso   *******"
                            "\nSetting UserIR bit BP108_WIR.UserIRBit1 to ON" "\nsvf_cmd 319"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 320"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 109deassert_iso   *******"
                            "\nSetting UserIR bit BP109_WIR.UserIRBit1 to ON" "\nsvf_cmd 321"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 322"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 110deassert_iso   *******"
                            "\nSetting UserIR bit BP110_WIR.UserIRBit1 to ON" "\nsvf_cmd 323"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 324"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 111deassert_iso   *******"
                            "\nSetting UserIR bit BP111_WIR.UserIRBit1 to ON" "\nsvf_cmd 325"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 326"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 112deassert_iso   *******"
                            "\nSetting UserIR bit BP112_WIR.UserIRBit1 to ON" "\nsvf_cmd 327"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 328"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 113deassert_iso   *******"
                            "\nSetting UserIR bit BP113_WIR.UserIRBit1 to ON" "\nsvf_cmd 329"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 330"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 114deassert_iso   *******"
                            "\nSetting UserIR bit BP114_WIR.UserIRBit1 to ON" "\nsvf_cmd 331"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 332"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 115deassert_iso   *******"
                            "\nSetting UserIR bit BP115_WIR.UserIRBit1 to ON" "\nsvf_cmd 333"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 334"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 116deassert_iso   *******"
                            "\nSetting UserIR bit BP116_WIR.UserIRBit1 to ON" "\nsvf_cmd 335"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 336"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 117deassert_iso   *******"
                            "\nSetting UserIR bit BP117_WIR.UserIRBit1 to ON" "\nsvf_cmd 337"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 338"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 118deassert_iso   *******"
                            "\nSetting UserIR bit BP118_WIR.UserIRBit1 to ON" "\nsvf_cmd 339"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 340"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 119deassert_iso   *******"
                            "\nSetting UserIR bit BP119_WIR.UserIRBit1 to ON" "\nsvf_cmd 341"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 342"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 120deassert_iso   *******"
                            "\nSetting UserIR bit BP120_WIR.UserIRBit1 to ON" "\nsvf_cmd 343"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 344"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 121deassert_iso   *******"
                            "\nSetting UserIR bit BP121_WIR.UserIRBit1 to ON" "\nsvf_cmd 345"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 346"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 122deassert_iso   *******"
                            "\nSetting UserIR bit BP122_WIR.UserIRBit1 to ON" "\nsvf_cmd 347"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 348"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 123deassert_iso   *******"
                            "\nSetting UserIR bit BP123_WIR.UserIRBit1 to ON" "\nsvf_cmd 349"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 350"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 124deassert_iso   *******"
                            "\nSetting UserIR bit BP124_WIR.UserIRBit1 to ON" "\nsvf_cmd 351"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 352"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 125deassert_iso   *******"
                            "\nSetting UserIR bit BP125_WIR.UserIRBit1 to ON" "\nsvf_cmd 353"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 354"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 126deassert_iso   *******"
                            "\nSetting UserIR bit BP126_WIR.UserIRBit1 to ON" "\nsvf_cmd 355"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 356"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 127deassert_iso   *******"
                            "\nSetting UserIR bit BP127_WIR.UserIRBit1 to ON" "\nsvf_cmd 357"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 358"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 128deassert_iso   *******"
                            "\nSetting UserIR bit BP128_WIR.UserIRBit1 to ON" "\nsvf_cmd 359"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 360"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 129deassert_iso   *******"
                            "\nSetting UserIR bit BP129_WIR.UserIRBit1 to ON" "\nsvf_cmd 361"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 362"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 131deassert_iso   *******"
                            "\nSetting UserIR bit BP131_WIR.UserIRBit1 to ON" "\nsvf_cmd 363"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 364"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 133deassert_iso   *******"
                            "\nSetting UserIR bit BP133_WIR.UserIRBit1 to ON" "\nsvf_cmd 365"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 366"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 135deassert_iso   *******"
                            "\nSetting UserIR bit BP135_WIR.UserIRBit1 to ON" "\nsvf_cmd 367"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 368"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 137deassert_iso   *******"
                            "\nSetting UserIR bit BP137_WIR.UserIRBit1 to ON" "\nsvf_cmd 369"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 370"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 139deassert_iso   *******"
                            "\nSetting UserIR bit BP139_WIR.UserIRBit1 to ON" "\nsvf_cmd 371"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 372"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 141deassert_iso   *******"
                            "\nSetting UserIR bit BP141_WIR.UserIRBit1 to ON" "\nsvf_cmd 373"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 374"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 143deassert_iso   *******"
                            "\nSetting UserIR bit BP143_WIR.UserIRBit1 to ON" "\nsvf_cmd 375"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 376"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 145deassert_iso   *******"
                            "\nSetting UserIR bit BP145_WIR.UserIRBit1 to ON" "\nsvf_cmd 377"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 378"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 147deassert_iso   *******"
                            "\nSetting UserIR bit BP147_WIR.UserIRBit1 to ON" "\nsvf_cmd 379"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 380"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 149deassert_iso   *******"
                            "\nSetting UserIR bit BP149_WIR.UserIRBit1 to ON" "\nsvf_cmd 381"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 382"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 151deassert_iso   *******"
                            "\nSetting UserIR bit BP151_WIR.UserIRBit1 to ON" "\nsvf_cmd 383"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 384"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 153deassert_iso   *******"
                            "\nSetting UserIR bit BP153_WIR.UserIRBit1 to ON" "\nsvf_cmd 385"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 386"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 155deassert_iso   *******"
                            "\nSetting UserIR bit BP155_WIR.UserIRBit1 to ON" "\nsvf_cmd 387"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 388"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 157deassert_iso   *******"
                            "\nSetting UserIR bit BP157_WIR.UserIRBit1 to ON" "\nsvf_cmd 389"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 390"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 158deassert_iso   *******"
                            "\nSetting UserIR bit BP158_WIR.UserIRBit1 to ON" "\nsvf_cmd 391"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 392"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 159deassert_iso   *******"
                            "\nSetting UserIR bit BP159_WIR.UserIRBit1 to ON" "\nsvf_cmd 393"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 394"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep 160deassert_iso   *******"
                            "\nSetting UserIR bit BP160_WIR.UserIRBit1 to ON" "\nsvf_cmd 395"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 396"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep configure_blocks_clock_en   *******"
                            "\nSetting UserIR bit BP129_WIR.UserIRBit21 to ON" "\nsvf_cmd 397"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 398"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP131_WIR.UserIRBit21 to ON" "\nsvf_cmd 399"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 400"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP133_WIR.UserIRBit21 to ON" "\nsvf_cmd 401"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 402"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP135_WIR.UserIRBit21 to ON" "\nsvf_cmd 403"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 404"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP137_WIR.UserIRBit21 to ON" "\nsvf_cmd 405"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 406"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP139_WIR.UserIRBit21 to ON" "\nsvf_cmd 407"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 408"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP141_WIR.UserIRBit21 to ON" "\nsvf_cmd 409"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 410"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP143_WIR.UserIRBit21 to ON" "\nsvf_cmd 411"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 412"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP145_WIR.UserIRBit21 to ON" "\nsvf_cmd 413"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 414"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP147_WIR.UserIRBit21 to ON" "\nsvf_cmd 415"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 416"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP149_WIR.UserIRBit21 to ON" "\nsvf_cmd 417"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 418"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP151_WIR.UserIRBit21 to ON" "\nsvf_cmd 419"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 420"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP153_WIR.UserIRBit21 to ON" "\nsvf_cmd 421"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 422"),
    SAND_MBIST_COMMENT_TEXT("Setting UserIR bit BP155_WIR.UserIRBit21 to ON" "\nsvf_cmd 423"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 424"),
    SAND_MBIST_COMMENT_TEXT("*******    TestStep run_controllers   *******"
                            "\nSetting up Controller fdc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP84.WBP0"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 425"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 426"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 427"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 428"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP84.WBP1"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 429"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 430"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 431"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 432"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP84.WBP2"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 433"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 434"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 435"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 436"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP84.WBP3"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 437"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 438"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 439"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 440"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP84.WBP4"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 441"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 442"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 443"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 444"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP84.WBP5"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 445"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 446"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 447"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 448"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP84.WBP6"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 449"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 450"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 451"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 452"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP84.WBP7"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 453"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 454"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 455"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 456"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP84.WBP8"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 457"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 458"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 459"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 460"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP84.WBP9"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 461"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 462"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 463"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 464"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP84.WBP10"
         "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 465"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 466"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 467"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 468"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP84.WBP11"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 469"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 470"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 471"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 472"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP84.WBP12"
                            "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 473"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 474"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 475"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 476"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP84.WBP13"
         "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 477"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 478"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 479"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 480"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP84.WBP14"
         "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 481"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 482"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 483"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 484"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP84.WBP15"
         "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 485"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 486"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 487"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 488"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP84.WBP16"
         "\nLoading TAP Instruction BP84_WIR_SEL" "\nsvf_cmd 489"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP84 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 490"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 491"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 492"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP85.WBP0"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 493"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 494"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 495"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 496"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP85.WBP1"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 497"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 498"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 499"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 500"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP85.WBP2"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 501"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 502"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 503"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 504"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP85.WBP3"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 505"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 506"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 507"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 508"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP85.WBP4"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 509"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 510"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 511"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 512"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP85.WBP5"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 513"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 514"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 515"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 516"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP85.WBP6"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 517"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 518"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 519"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 520"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP85.WBP7"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 521"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 522"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 523"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 524"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP85.WBP8"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 525"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 526"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 527"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 528"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP85.WBP9"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 529"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 530"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 531"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 532"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP85.WBP10"
         "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 533"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 534"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 535"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 536"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP85.WBP11"
         "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 537"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 538"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 539"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 540"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP85.WBP12"
         "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 541"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 542"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 543"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 544"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP85.WBP13"
         "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 545"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 546"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 547"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 548"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP85.WBP14"
         "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 549"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 550"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 551"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 552"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP85.WBP15"
         "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 553"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 554"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 555"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 556"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP85.WBP16"
         "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 557"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 558"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 559"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 560"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP85.WBP17"
         "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 561"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 562"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 563"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 564"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP85.WBP18"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 565"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 566"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 567"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 568"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP85.WBP19"
                            "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 569"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 570"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 571"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 572"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP85.WBP20"
         "\nLoading TAP Instruction BP85_WIR_SEL" "\nsvf_cmd 573"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP85 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 574"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 575"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 576"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP86.WBP0"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 577"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 578"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 579"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 580"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP86.WBP1"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 581"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 582"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 583"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 584"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP86.WBP2"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 585"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 586"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 587"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 588"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP86.WBP3"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 589"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 590"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 591"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 592"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP86.WBP4"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 593"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 594"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 595"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 596"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP86.WBP5"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 597"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 598"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 599"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 600"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP86.WBP6"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 601"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 602"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 603"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 604"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP86.WBP7"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 605"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 606"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 607"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 608"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP86.WBP8"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 609"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 610"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 611"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 612"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP86.WBP9"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 613"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 614"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 615"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 616"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP86.WBP10"
         "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 617"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 618"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 619"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 620"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP86.WBP11"
         "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 621"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 622"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 623"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 624"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP86.WBP12"
         "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 625"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 626"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 627"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 628"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP86.WBP13"
         "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 629"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 630"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 631"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 632"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP86.WBP14"
         "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 633"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 634"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 635"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 636"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP86.WBP15"
         "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 637"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 638"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 639"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 640"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP86.WBP16"
         "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 641"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 642"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 643"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 644"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP86.WBP17"
         "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 645"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 646"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 647"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 648"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP86.WBP18"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 649"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 650"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 651"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 652"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP86.WBP19"
                            "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 653"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 654"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 655"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 656"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP86.WBP20"
         "\nLoading TAP Instruction BP86_WIR_SEL" "\nsvf_cmd 657"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP86 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 658"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 659"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 660"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP87.WBP0"
                            "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 661"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 662"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 663"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 664"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP87.WBP1"
                            "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 665"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 666"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 667"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 668"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdtl_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP87.WBP2"
                            "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 669"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 670"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 671"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 672"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdtl_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP87.WBP3"
                            "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 673"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 674"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 675"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 676"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdtl_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP87.WBP4"
                            "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 677"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 678"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 679"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 680"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdtl_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP87.WBP5"
                            "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 681"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 682"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 683"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 684"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdtl_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP87.WBP6"
                            "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 685"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 686"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 687"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 688"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdtl_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP87.WBP7"
                            "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 689"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 690"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 691"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 692"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller fdtl_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP87.WBP8"
                            "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 693"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 694"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 695"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 696"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP87.WBP9"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 697"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 698"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 699"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 700"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP87.WBP10"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 701"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 702"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 703"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 704"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP87.WBP11"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 705"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 706"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 707"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 708"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP87.WBP12"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 709"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 710"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 711"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 712"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP87.WBP13"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 713"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 714"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 715"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 716"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP87.WBP14"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 717"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 718"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 719"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 720"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP87.WBP15"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 721"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 722"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 723"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 724"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP87.WBP16"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 725"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 726"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 727"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 728"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP87.WBP17"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 729"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 730"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 731"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 732"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP87.WBP18"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 733"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 734"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 735"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 736"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP87.WBP19"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 737"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 738"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 739"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 740"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP87.WBP20"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 741"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 742"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 743"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 744"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP87.WBP21"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 745"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 746"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 747"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 748"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP87.WBP22"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 749"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 750"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 751"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 752"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP87.WBP23"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 753"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP23_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 754"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 755"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 756"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP87.WBP24"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 757"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP24_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 758"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 759"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 760"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP87.WBP25"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 761"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP25_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 762"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 763"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 764"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP87.WBP26"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 765"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP26_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 766"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 767"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 768"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP87.WBP27"
         "\nLoading TAP Instruction BP87_WIR_SEL" "\nsvf_cmd 769"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP87 Instruction WBP27_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 770"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 771"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 772"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP88.WBP0"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 773"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 774"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 775"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 776"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP88.WBP1"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 777"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 778"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 779"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 780"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP88.WBP2"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 781"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 782"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 783"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 784"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP88.WBP3"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 785"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 786"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 787"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 788"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP88.WBP4"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 789"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 790"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 791"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 792"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP88.WBP5"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 793"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 794"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 795"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 796"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP88.WBP6"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 797"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 798"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 799"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 800"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP88.WBP7"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 801"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 802"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 803"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 804"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP88.WBP8"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 805"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 806"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 807"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 808"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP88.WBP9"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 809"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 810"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 811"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 812"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP88.WBP10"
         "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 813"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 814"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 815"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 816"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP88.WBP11"
         "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 817"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 818"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 819"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 820"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP88.WBP12"
         "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 821"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 822"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 823"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 824"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP88.WBP13"
         "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 825"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 826"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 827"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 828"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP88.WBP14"
         "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 829"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 830"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 831"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 832"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP88.WBP15"
         "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 833"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 834"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 835"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 836"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP88.WBP16"
         "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 837"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 838"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 839"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 840"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP88.WBP17"
         "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 841"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 842"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 843"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 844"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP88.WBP18"
         "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 845"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 846"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 847"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 848"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP88.WBP19"
                            "\nLoading TAP Instruction BP88_WIR_SEL" "\nsvf_cmd 849"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP88 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 850"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 851"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 852"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP89.WBP0"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 853"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 854"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 855"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 856"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP89.WBP1"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 857"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 858"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 859"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 860"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP89.WBP2"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 861"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 862"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 863"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 864"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP89.WBP3"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 865"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 866"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 867"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 868"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP89.WBP4"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 869"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 870"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 871"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 872"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP89.WBP5"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 873"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 874"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 875"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 876"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP89.WBP6"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 877"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 878"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 879"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 880"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP89.WBP7"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 881"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 882"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 883"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 884"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP89.WBP8"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 885"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 886"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 887"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 888"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP89.WBP9"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 889"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 890"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 891"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 892"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP89.WBP10"
         "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 893"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 894"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 895"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 896"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP89.WBP11"
         "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 897"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 898"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 899"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 900"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP89.WBP12"
         "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 901"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 902"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 903"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 904"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP89.WBP13"
         "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 905"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 906"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 907"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 908"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP89.WBP14"
         "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 909"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 910"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 911"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 912"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP89.WBP15"
         "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 913"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 914"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 915"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 916"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP89.WBP16"
         "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 917"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 918"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 919"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 920"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP89.WBP17"
         "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 921"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 922"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 923"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 924"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP89.WBP18"
         "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 925"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 926"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 927"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 928"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP89.WBP19"
                            "\nLoading TAP Instruction BP89_WIR_SEL" "\nsvf_cmd 929"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP89 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 930"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 931"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 932"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP90.WBP0"
                            "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 933"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 934"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 935"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 936"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP90.WBP1"
                            "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 937"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 938"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 939"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 940"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP90.WBP2"
                            "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 941"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 942"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 943"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 944"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP90.WBP3"
                            "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 945"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 946"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 947"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 948"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP90.WBP4"
                            "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 949"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 950"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 951"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 952"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP90.WBP5"
                            "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 953"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 954"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 955"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 956"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP90.WBP6"
                            "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 957"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 958"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 959"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 960"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP90.WBP7"
                            "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 961"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 962"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 963"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 964"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP90.WBP8"
                            "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 965"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 966"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 967"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 968"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP90.WBP9"
         "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 969"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 970"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 971"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 972"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP90.WBP10"
         "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 973"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 974"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 975"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 976"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP90.WBP11"
         "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 977"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 978"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 979"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 980"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP90.WBP12"
         "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 981"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 982"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 983"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 984"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP90.WBP13"
         "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 985"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 986"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 987"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 988"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP90.WBP14"
         "\nLoading TAP Instruction BP90_WIR_SEL" "\nsvf_cmd 989"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP90 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 990"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 991"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 992"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP91.WBP0"
                            "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 993"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 994"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 995"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 996"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP91.WBP1"
                            "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 997"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 998"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 999"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1000"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP91.WBP2"
                            "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1001"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1002"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1003"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1004"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP91.WBP3"
                            "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1005"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1006"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1007"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1008"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP91.WBP4"
                            "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1009"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1010"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1011"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1012"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP91.WBP5"
                            "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1013"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1014"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1015"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1016"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP91.WBP6"
                            "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1017"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1018"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1019"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1020"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP91.WBP7"
                            "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1021"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1022"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1023"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1024"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP91.WBP8"
                            "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1025"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1026"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1027"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1028"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP91.WBP9"
         "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1029"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1030"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1031"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1032"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP91.WBP10"
         "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1033"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1034"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1035"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1036"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP91.WBP11"
         "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1037"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1038"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1039"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1040"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP91.WBP12"
         "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1041"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1042"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1043"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1044"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP91.WBP13"
         "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1045"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1046"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1047"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1048"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP91.WBP14"
         "\nLoading TAP Instruction BP91_WIR_SEL" "\nsvf_cmd 1049"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP91 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1050"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1051"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1052"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP92.WBP0"
                            "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1053"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1054"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1055"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1056"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP92.WBP1"
                            "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1057"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1058"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1059"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1060"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP92.WBP2"
                            "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1061"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1062"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1063"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1064"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP92.WBP3"
                            "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1065"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1066"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1067"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1068"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP92.WBP4"
                            "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1069"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1070"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1071"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1072"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP92.WBP5"
                            "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1073"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1074"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1075"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1076"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP92.WBP6"
                            "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1077"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1078"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1079"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1080"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP92.WBP7"
                            "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1081"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1082"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1083"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1084"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP92.WBP8"
                            "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1085"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1086"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1087"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1088"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP92.WBP9"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1089"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1090"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1091"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1092"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP92.WBP10"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1093"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1094"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1095"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1096"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP92.WBP11"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1097"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1098"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1099"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1100"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP92.WBP12"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1101"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1102"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1103"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1104"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP92.WBP13"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1105"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1106"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1107"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1108"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP92.WBP14"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1109"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1110"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1111"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1112"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP92.WBP15"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1113"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1114"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1115"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1116"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP92.WBP16"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1117"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1118"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1119"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1120"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP92.WBP17"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1121"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1122"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1123"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1124"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP92.WBP18"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1125"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1126"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1127"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1128"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP92.WBP19"
         "\nLoading TAP Instruction BP92_WIR_SEL" "\nsvf_cmd 1129"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP92 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1130"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1131"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1132"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP93.WBP0"
                            "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1133"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1134"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1135"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1136"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP93.WBP1"
                            "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1137"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1138"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1139"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1140"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP93.WBP2"
                            "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1141"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1142"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1143"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1144"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP93.WBP3"
                            "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1145"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1146"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1147"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1148"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP93.WBP4"
                            "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1149"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1150"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1151"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1152"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP93.WBP5"
                            "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1153"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1154"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1155"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1156"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP93.WBP6"
                            "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1157"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1158"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1159"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1160"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP93.WBP7"
                            "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1161"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1162"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1163"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1164"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP93.WBP8"
                            "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1165"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1166"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1167"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1168"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP93.WBP9"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1169"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1170"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1171"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1172"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP93.WBP10"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1173"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1174"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1175"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1176"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP93.WBP11"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1177"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1178"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1179"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1180"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP93.WBP12"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1181"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1182"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1183"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1184"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP93.WBP13"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1185"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1186"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1187"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1188"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP93.WBP14"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1189"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1190"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1191"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1192"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP93.WBP15"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1193"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1194"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1195"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1196"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP93.WBP16"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1197"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1198"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1199"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1200"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP93.WBP17"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1201"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1202"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1203"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1204"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP93.WBP18"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1205"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1206"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1207"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1208"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP93.WBP19"
         "\nLoading TAP Instruction BP93_WIR_SEL" "\nsvf_cmd 1209"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP93 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1210"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1211"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1212"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP94.WBP0"
                            "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1213"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1214"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1215"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1216"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP94.WBP1"
                            "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1217"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1218"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1219"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1220"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP94.WBP2"
                            "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1221"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1222"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1223"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1224"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP94.WBP3"
                            "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1225"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1226"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1227"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1228"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP94.WBP4"
                            "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1229"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1230"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1231"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1232"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP94.WBP5"
                            "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1233"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1234"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1235"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1236"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP94.WBP6"
                            "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1237"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1238"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1239"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1240"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP94.WBP7"
                            "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1241"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1242"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1243"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1244"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP94.WBP8"
         "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1245"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1246"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1247"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1248"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP94.WBP9"
         "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1249"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1250"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1251"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1252"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP94.WBP10"
         "\nLoading TAP Instruction BP94_WIR_SEL" "\nsvf_cmd 1253"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP94 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1254"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1255"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1256"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP95.WBP0"
                            "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1257"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1258"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1259"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1260"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP95.WBP1"
                            "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1261"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1262"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1263"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1264"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP95.WBP2"
                            "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1265"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1266"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1267"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1268"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP95.WBP3"
                            "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1269"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1270"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1271"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1272"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP95.WBP4"
                            "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1273"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1274"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1275"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1276"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP95.WBP5"
                            "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1277"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1278"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1279"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1280"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP95.WBP6"
                            "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1281"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1282"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1283"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1284"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP95.WBP7"
                            "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1285"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1286"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1287"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1288"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP95.WBP8"
         "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1289"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1290"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1291"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1292"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP95.WBP9"
         "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1293"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1294"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1295"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1296"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP95.WBP10"
         "\nLoading TAP Instruction BP95_WIR_SEL" "\nsvf_cmd 1297"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP95 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1298"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1299"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1300"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP96.WBP0"
                            "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1301"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1302"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1303"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1304"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP96.WBP1"
                            "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1305"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1306"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1307"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1308"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP96.WBP2"
                            "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1309"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1310"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1311"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1312"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP96.WBP3"
                            "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1313"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1314"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1315"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1316"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP96.WBP4"
                            "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1317"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1318"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1319"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1320"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP96.WBP5"
                            "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1321"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1322"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1323"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1324"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP96.WBP6"
                            "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1325"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1326"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1327"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1328"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP96.WBP7"
                            "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1329"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1330"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1331"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1332"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP96.WBP8"
         "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1333"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1334"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1335"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1336"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP96.WBP9"
         "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1337"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1338"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1339"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1340"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP96.WBP10"
         "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1341"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1342"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1343"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1344"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP96.WBP11"
         "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1345"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1346"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1347"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1348"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP96.WBP12"
         "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1349"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1350"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1351"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1352"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP96.WBP13"
         "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1353"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1354"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1355"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1356"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP96.WBP14"
         "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1357"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1358"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1359"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1360"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP96.WBP15"
         "\nLoading TAP Instruction BP96_WIR_SEL" "\nsvf_cmd 1361"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP96 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1362"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1363"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1364"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP97.WBP0"
                            "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1365"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1366"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1367"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1368"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP97.WBP1"
                            "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1369"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1370"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1371"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1372"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP97.WBP2"
                            "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1373"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1374"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1375"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1376"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP97.WBP3"
                            "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1377"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1378"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1379"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1380"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP97.WBP4"
                            "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1381"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1382"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1383"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1384"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP97.WBP5"
                            "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1385"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1386"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1387"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1388"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP97.WBP6"
                            "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1389"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1390"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1391"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1392"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP97.WBP7"
                            "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1393"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1394"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1395"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1396"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP97.WBP8"
         "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1397"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1398"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1399"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1400"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP97.WBP9"
         "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1401"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1402"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1403"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1404"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP97.WBP10"
         "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1405"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1406"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1407"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1408"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP97.WBP11"
         "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1409"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1410"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1411"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1412"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP97.WBP12"
         "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1413"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1414"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1415"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1416"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP97.WBP13"
         "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1417"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1418"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1419"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1420"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP97.WBP14"
         "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1421"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1422"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1423"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1424"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP97.WBP15"
         "\nLoading TAP Instruction BP97_WIR_SEL" "\nsvf_cmd 1425"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP97 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1426"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1427"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1428"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP98.WBP0"
                            "\nLoading TAP Instruction BP98_WIR_SEL" "\nsvf_cmd 1429"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP98 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1430"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1431"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1432"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP98.WBP1"
                            "\nLoading TAP Instruction BP98_WIR_SEL" "\nsvf_cmd 1433"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP98 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1434"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1435"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1436"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP98.WBP2"
                            "\nLoading TAP Instruction BP98_WIR_SEL" "\nsvf_cmd 1437"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP98 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1438"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1439"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1440"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP98.WBP3"
                            "\nLoading TAP Instruction BP98_WIR_SEL" "\nsvf_cmd 1441"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP98 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1442"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1443"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1444"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP98.WBP4"
                            "\nLoading TAP Instruction BP98_WIR_SEL" "\nsvf_cmd 1445"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP98 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1446"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1447"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1448"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP98.WBP5"
                            "\nLoading TAP Instruction BP98_WIR_SEL" "\nsvf_cmd 1449"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP98 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1450"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1451"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1452"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP98.WBP6"
                            "\nLoading TAP Instruction BP98_WIR_SEL" "\nsvf_cmd 1453"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP98 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1454"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1455"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1456"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP98.WBP7"
                            "\nLoading TAP Instruction BP98_WIR_SEL" "\nsvf_cmd 1457"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP98 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1458"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1459"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1460"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP99.WBP0"
                            "\nLoading TAP Instruction BP99_WIR_SEL" "\nsvf_cmd 1461"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP99 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1462"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1463"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1464"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP99.WBP1"
                            "\nLoading TAP Instruction BP99_WIR_SEL" "\nsvf_cmd 1465"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP99 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1466"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1467"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1468"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP99.WBP2"
                            "\nLoading TAP Instruction BP99_WIR_SEL" "\nsvf_cmd 1469"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP99 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1470"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1471"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1472"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP99.WBP3"
                            "\nLoading TAP Instruction BP99_WIR_SEL" "\nsvf_cmd 1473"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP99 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1474"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1475"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1476"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP99.WBP4"
                            "\nLoading TAP Instruction BP99_WIR_SEL" "\nsvf_cmd 1477"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP99 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1478"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1479"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1480"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP99.WBP5"
                            "\nLoading TAP Instruction BP99_WIR_SEL" "\nsvf_cmd 1481"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP99 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1482"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1483"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1484"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP99.WBP6"
                            "\nLoading TAP Instruction BP99_WIR_SEL" "\nsvf_cmd 1485"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP99 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1486"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1487"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1488"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP99.WBP7"
                            "\nLoading TAP Instruction BP99_WIR_SEL" "\nsvf_cmd 1489"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP99 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1490"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1491"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1492"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP100.WBP0"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1493"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1494"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1495"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1496"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP100.WBP1"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1497"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1498"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1499"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1500"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP100.WBP2"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1501"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1502"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1503"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1504"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP100.WBP3"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1505"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1506"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1507"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1508"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP100.WBP4"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1509"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1510"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1511"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1512"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP100.WBP5"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1513"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1514"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1515"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1516"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP100.WBP6"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1517"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1518"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1519"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1520"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP100.WBP7"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1521"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1522"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1523"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1524"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP100.WBP8"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1525"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1526"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1527"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1528"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP100.WBP9"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1529"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1530"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1531"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1532"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP100.WBP10"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1533"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1534"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1535"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1536"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP100.WBP11"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1537"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1538"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1539"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1540"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP100.WBP12"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1541"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1542"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1543"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1544"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP100.WBP13"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1545"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1546"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1547"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1548"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP100.WBP14"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1549"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1550"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1551"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1552"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP100.WBP15"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1553"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1554"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1555"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1556"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP100.WBP16"
         "\nLoading TAP Instruction BP100_WIR_SEL" "\nsvf_cmd 1557"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP100 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1558"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1559"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1560"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP101.WBP0"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1561"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1562"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1563"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1564"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP101.WBP1"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1565"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1566"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1567"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1568"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP101.WBP2"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1569"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1570"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1571"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1572"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP101.WBP3"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1573"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1574"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1575"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1576"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP101.WBP4"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1577"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1578"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1579"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1580"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP101.WBP5"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1581"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1582"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1583"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1584"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP101.WBP6"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1585"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1586"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1587"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1588"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP101.WBP7"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1589"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1590"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1591"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1592"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP101.WBP8"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1593"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1594"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1595"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1596"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP101.WBP9"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1597"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1598"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1599"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1600"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP101.WBP10"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1601"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1602"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1603"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1604"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP101.WBP11"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1605"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1606"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1607"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1608"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP101.WBP12"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1609"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1610"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1611"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1612"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP101.WBP13"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1613"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1614"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1615"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1616"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP101.WBP14"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1617"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1618"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1619"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1620"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP101.WBP15"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1621"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1622"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1623"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1624"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP101.WBP16"
         "\nLoading TAP Instruction BP101_WIR_SEL" "\nsvf_cmd 1625"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP101 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1626"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1627"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1628"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP102.WBP0"
                            "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1629"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1630"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1631"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1632"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP102.WBP1"
                            "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1633"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1634"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1635"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1636"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP102.WBP2"
                            "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1637"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1638"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1639"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1640"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP102.WBP3"
                            "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1641"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1642"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1643"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1644"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP102.WBP4"
                            "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1645"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1646"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1647"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1648"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP102.WBP5"
                            "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1649"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1650"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1651"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1652"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP102.WBP6"
                            "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1653"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1654"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1655"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1656"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP102.WBP7"
                            "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1657"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1658"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1659"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1660"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP102.WBP8"
                            "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1661"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1662"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1663"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1664"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP102.WBP9"
         "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1665"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1666"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1667"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1668"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP102.WBP10"
         "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1669"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1670"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1671"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1672"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP102.WBP11"
         "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1673"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1674"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1675"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1676"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP102.WBP12"
         "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1677"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1678"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1679"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1680"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP102.WBP13"
         "\nLoading TAP Instruction BP102_WIR_SEL" "\nsvf_cmd 1681"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP102 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1682"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1683"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1684"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP103.WBP0"
                            "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1685"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1686"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1687"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1688"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP103.WBP1"
                            "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1689"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1690"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1691"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1692"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP103.WBP2"
                            "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1693"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1694"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1695"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1696"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP103.WBP3"
                            "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1697"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1698"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1699"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1700"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP103.WBP4"
                            "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1701"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1702"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1703"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1704"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP103.WBP5"
                            "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1705"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1706"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1707"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1708"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP103.WBP6"
                            "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1709"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1710"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1711"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1712"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP103.WBP7"
                            "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1713"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1714"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1715"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1716"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP103.WBP8"
                            "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1717"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1718"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1719"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1720"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP103.WBP9"
         "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1721"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1722"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1723"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1724"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP103.WBP10"
         "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1725"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1726"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1727"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1728"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP103.WBP11"
         "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1729"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1730"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1731"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1732"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP103.WBP12"
         "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1733"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1734"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1735"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1736"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP103.WBP13"
         "\nLoading TAP Instruction BP103_WIR_SEL" "\nsvf_cmd 1737"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP103 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1738"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1739"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1740"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP104.WBP0"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1741"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1742"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1743"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1744"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP104.WBP1"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1745"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1746"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1747"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1748"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP104.WBP2"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1749"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1750"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1751"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1752"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP104.WBP3"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1753"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1754"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1755"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1756"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP104.WBP4"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1757"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1758"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1759"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1760"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP104.WBP5"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1761"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1762"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1763"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1764"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP104.WBP6"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1765"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1766"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1767"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1768"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP104.WBP7"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1769"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1770"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1771"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1772"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP104.WBP8"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1773"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1774"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1775"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1776"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP104.WBP9"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1777"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1778"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1779"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1780"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP104.WBP10"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1781"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1782"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1783"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1784"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP104.WBP11"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1785"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1786"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1787"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1788"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP104.WBP12"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1789"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1790"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1791"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1792"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP104.WBP13"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1793"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1794"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1795"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1796"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP104.WBP14"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1797"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1798"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1799"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1800"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP104.WBP15"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1801"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1802"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1803"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1804"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP104.WBP16"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1805"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1806"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1807"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1808"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP104.WBP17"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1809"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1810"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1811"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1812"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP104.WBP18"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1813"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1814"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1815"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1816"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP104.WBP19"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1817"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1818"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1819"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1820"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP104.WBP20"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1821"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1822"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1823"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1824"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP104.WBP21"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1825"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1826"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1827"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1828"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP104.WBP22"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1829"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1830"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1831"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1832"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP104.WBP23"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1833"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP23_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1834"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1835"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1836"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP104.WBP24"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1837"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP24_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1838"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1839"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1840"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP104.WBP25"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1841"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP25_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1842"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1843"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1844"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP104.WBP26"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1845"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP26_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1846"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1847"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1848"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP104.WBP27"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1849"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP27_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1850"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1851"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1852"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL connected to BP104.WBP28"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1853"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP28_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1854"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1855"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1856"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL connected to BP104.WBP29"
         "\nLoading TAP Instruction BP104_WIR_SEL" "\nsvf_cmd 1857"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP104 Instruction WBP29_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1858"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1859"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1860"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP105.WBP0"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1861"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1862"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1863"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1864"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP105.WBP1"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1865"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1866"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1867"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1868"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP105.WBP2"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1869"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1870"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1871"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1872"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP105.WBP3"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1873"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1874"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1875"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1876"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP105.WBP4"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1877"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1878"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1879"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1880"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP105.WBP5"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1881"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1882"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1883"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1884"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP105.WBP6"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1885"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1886"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1887"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1888"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP105.WBP7"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1889"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1890"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1891"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1892"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP105.WBP8"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1893"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1894"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1895"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1896"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP105.WBP9"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1897"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1898"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1899"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1900"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP105.WBP10"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1901"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1902"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1903"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1904"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP105.WBP11"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1905"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1906"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1907"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1908"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP105.WBP12"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1909"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1910"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1911"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1912"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP105.WBP13"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1913"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1914"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1915"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1916"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP105.WBP14"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1917"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1918"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1919"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1920"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP105.WBP15"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1921"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1922"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1923"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1924"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP105.WBP16"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1925"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1926"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1927"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1928"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP105.WBP17"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1929"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1930"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1931"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1932"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP105.WBP18"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1933"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1934"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1935"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1936"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP105.WBP19"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1937"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1938"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1939"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1940"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP105.WBP20"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1941"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1942"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1943"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1944"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP105.WBP21"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1945"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1946"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1947"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1948"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP105.WBP22"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1949"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1950"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1951"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1952"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP105.WBP23"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1953"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP23_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1954"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1955"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1956"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP105.WBP24"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1957"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP24_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1958"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1959"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1960"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP105.WBP25"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1961"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP25_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1962"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1963"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1964"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP105.WBP26"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1965"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP26_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1966"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1967"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1968"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP105.WBP27"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1969"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP27_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1970"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1971"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1972"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL connected to BP105.WBP28"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1973"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP28_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1974"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1975"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1976"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL connected to BP105.WBP29"
         "\nLoading TAP Instruction BP105_WIR_SEL" "\nsvf_cmd 1977"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP105 Instruction WBP29_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1978"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1979"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1980"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP106.WBP0"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 1981"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1982"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1983"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1984"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP106.WBP1"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 1985"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1986"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1987"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1988"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP106.WBP2"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 1989"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1990"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1991"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1992"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP106.WBP3"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 1993"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1994"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1995"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1996"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP106.WBP4"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 1997"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 1998"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 1999"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2000"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP106.WBP5"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2001"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2002"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2003"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2004"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP106.WBP6"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2005"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2006"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2007"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2008"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP106.WBP7"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2009"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2010"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2011"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2012"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP106.WBP8"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2013"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2014"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2015"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2016"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP106.WBP9"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2017"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2018"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2019"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2020"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP106.WBP10"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2021"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2022"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2023"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2024"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP106.WBP11"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2025"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2026"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2027"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2028"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP106.WBP12"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2029"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2030"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2031"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2032"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP106.WBP13"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2033"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2034"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2035"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2036"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP106.WBP14"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2037"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2038"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2039"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2040"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP106.WBP15"
         "\nLoading TAP Instruction BP106_WIR_SEL" "\nsvf_cmd 2041"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP106 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2042"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2043"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2044"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP107.WBP0"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2045"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2046"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2047"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2048"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP107.WBP1"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2049"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2050"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2051"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2052"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP107.WBP2"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2053"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2054"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2055"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2056"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP107.WBP3"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2057"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2058"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2059"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2060"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP107.WBP4"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2061"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2062"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2063"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2064"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP107.WBP5"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2065"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2066"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2067"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2068"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP107.WBP6"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2069"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2070"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2071"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2072"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP107.WBP7"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2073"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2074"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2075"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2076"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP107.WBP8"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2077"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2078"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2079"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2080"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP107.WBP9"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2081"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2082"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2083"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2084"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP107.WBP10"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2085"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2086"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2087"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2088"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP107.WBP11"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2089"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2090"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2091"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2092"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP107.WBP12"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2093"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2094"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2095"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2096"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP107.WBP13"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2097"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2098"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2099"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2100"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP107.WBP14"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2101"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2102"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2103"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2104"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP107.WBP15"
         "\nLoading TAP Instruction BP107_WIR_SEL" "\nsvf_cmd 2105"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP107 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2106"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2107"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2108"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP108.WBP0"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2109"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2110"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2111"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2112"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP108.WBP1"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2113"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2114"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2115"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2116"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP108.WBP2"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2117"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2118"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2119"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2120"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP108.WBP3"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2121"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2122"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2123"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2124"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP108.WBP4"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2125"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2126"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2127"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2128"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP108.WBP5"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2129"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2130"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2131"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2132"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP108.WBP6"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2133"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2134"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2135"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2136"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP108.WBP7"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2137"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2138"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2139"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2140"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP108.WBP8"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2141"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2142"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2143"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2144"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP108.WBP9"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2145"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2146"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2147"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2148"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP108.WBP10"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2149"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2150"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2151"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2152"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP108.WBP11"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2153"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2154"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2155"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2156"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP108.WBP12"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2157"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2158"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2159"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2160"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP108.WBP13"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2161"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2162"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2163"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2164"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP108.WBP14"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2165"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2166"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2167"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2168"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP108.WBP15"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2169"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2170"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2171"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2172"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP108.WBP16"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2173"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2174"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2175"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2176"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP108.WBP17"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2177"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2178"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2179"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2180"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP108.WBP18"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2181"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2182"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2183"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2184"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP108.WBP19"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2185"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2186"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2187"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2188"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP108.WBP20"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2189"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2190"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2191"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2192"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP108.WBP21"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2193"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2194"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2195"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2196"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP108.WBP22"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2197"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2198"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2199"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2200"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP108.WBP23"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2201"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP23_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2202"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2203"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2204"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP108.WBP24"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2205"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP24_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2206"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2207"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2208"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP108.WBP25"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2209"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP25_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2210"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2211"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2212"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP108.WBP26"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2213"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP26_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2214"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2215"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2216"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP108.WBP27"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2217"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP27_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2218"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2219"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2220"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL connected to BP108.WBP28"
         "\nLoading TAP Instruction BP108_WIR_SEL" "\nsvf_cmd 2221"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP108 Instruction WBP28_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2222"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2223"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2224"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP109.WBP0"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2225"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2226"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2227"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2228"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP109.WBP1"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2229"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2230"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2231"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2232"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP109.WBP2"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2233"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2234"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2235"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2236"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP109.WBP3"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2237"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2238"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2239"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2240"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP109.WBP4"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2241"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2242"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2243"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2244"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP109.WBP5"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2245"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2246"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2247"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2248"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP109.WBP6"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2249"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2250"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2251"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2252"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP109.WBP7"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2253"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2254"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2255"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2256"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP109.WBP8"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2257"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2258"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2259"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2260"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP109.WBP9"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2261"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2262"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2263"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2264"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP109.WBP10"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2265"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2266"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2267"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2268"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP109.WBP11"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2269"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2270"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2271"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2272"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP109.WBP12"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2273"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2274"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2275"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2276"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP109.WBP13"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2277"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2278"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2279"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2280"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP109.WBP14"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2281"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2282"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2283"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2284"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP109.WBP15"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2285"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2286"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2287"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2288"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP109.WBP16"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2289"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2290"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2291"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2292"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP109.WBP17"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2293"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2294"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2295"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2296"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP109.WBP18"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2297"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2298"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2299"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2300"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP109.WBP19"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2301"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2302"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2303"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2304"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP109.WBP20"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2305"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2306"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2307"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2308"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP109.WBP21"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2309"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2310"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2311"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2312"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP109.WBP22"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2313"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2314"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2315"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2316"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP109.WBP23"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2317"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP23_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2318"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2319"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2320"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP109.WBP24"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2321"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP24_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2322"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2323"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2324"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP109.WBP25"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2325"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP25_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2326"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2327"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2328"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP109.WBP26"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2329"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP26_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2330"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2331"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2332"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP109.WBP27"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2333"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP27_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2334"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2335"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2336"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL connected to BP109.WBP28"
         "\nLoading TAP Instruction BP109_WIR_SEL" "\nsvf_cmd 2337"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP109 Instruction WBP28_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2338"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2339"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2340"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP110.WBP0"
         "\nLoading TAP Instruction BP110_WIR_SEL" "\nsvf_cmd 2341"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP110 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2342"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2343"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2344"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP110.WBP1"
         "\nLoading TAP Instruction BP110_WIR_SEL" "\nsvf_cmd 2345"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP110 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2346"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2347"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2348"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP110.WBP2"
         "\nLoading TAP Instruction BP110_WIR_SEL" "\nsvf_cmd 2349"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP110 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2350"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2351"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2352"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP110.WBP3"
         "\nLoading TAP Instruction BP110_WIR_SEL" "\nsvf_cmd 2353"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP110 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2354"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2355"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2356"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP111.WBP0"
         "\nLoading TAP Instruction BP111_WIR_SEL" "\nsvf_cmd 2357"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP111 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2358"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2359"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2360"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP111.WBP1"
         "\nLoading TAP Instruction BP111_WIR_SEL" "\nsvf_cmd 2361"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP111 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2362"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2363"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2364"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP111.WBP2"
         "\nLoading TAP Instruction BP111_WIR_SEL" "\nsvf_cmd 2365"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP111 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2366"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2367"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2368"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP111.WBP3"
         "\nLoading TAP Instruction BP111_WIR_SEL" "\nsvf_cmd 2369"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP111 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2370"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2371"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2372"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP112.WBP0"
                            "\nLoading TAP Instruction BP112_WIR_SEL" "\nsvf_cmd 2373"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP112 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2374"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2375"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2376"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP112.WBP1"
                            "\nLoading TAP Instruction BP112_WIR_SEL" "\nsvf_cmd 2377"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP112 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2378"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2379"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2380"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP112.WBP2"
                            "\nLoading TAP Instruction BP112_WIR_SEL" "\nsvf_cmd 2381"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP112 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2382"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2383"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2384"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP112.WBP3"
                            "\nLoading TAP Instruction BP112_WIR_SEL" "\nsvf_cmd 2385"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP112 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2386"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2387"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2388"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP112.WBP4"
                            "\nLoading TAP Instruction BP112_WIR_SEL" "\nsvf_cmd 2389"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP112 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2390"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2391"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2392"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP112.WBP5"
                            "\nLoading TAP Instruction BP112_WIR_SEL" "\nsvf_cmd 2393"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP112 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2394"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2395"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2396"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP112.WBP6"
                            "\nLoading TAP Instruction BP112_WIR_SEL" "\nsvf_cmd 2397"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP112 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2398"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2399"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2400"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP112.WBP7"
                            "\nLoading TAP Instruction BP112_WIR_SEL" "\nsvf_cmd 2401"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP112 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2402"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2403"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2404"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP112.WBP8"
                            "\nLoading TAP Instruction BP112_WIR_SEL" "\nsvf_cmd 2405"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP112 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2406"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2407"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2408"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP113.WBP0"
                            "\nLoading TAP Instruction BP113_WIR_SEL" "\nsvf_cmd 2409"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP113 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2410"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2411"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2412"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP113.WBP1"
                            "\nLoading TAP Instruction BP113_WIR_SEL" "\nsvf_cmd 2413"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP113 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2414"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2415"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2416"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP113.WBP2"
                            "\nLoading TAP Instruction BP113_WIR_SEL" "\nsvf_cmd 2417"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP113 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2418"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2419"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2420"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP113.WBP3"
                            "\nLoading TAP Instruction BP113_WIR_SEL" "\nsvf_cmd 2421"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP113 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2422"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2423"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2424"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP113.WBP4"
                            "\nLoading TAP Instruction BP113_WIR_SEL" "\nsvf_cmd 2425"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP113 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2426"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2427"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2428"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP113.WBP5"
                            "\nLoading TAP Instruction BP113_WIR_SEL" "\nsvf_cmd 2429"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP113 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2430"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2431"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2432"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP113.WBP6"
                            "\nLoading TAP Instruction BP113_WIR_SEL" "\nsvf_cmd 2433"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP113 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2434"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2435"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2436"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP113.WBP7"
                            "\nLoading TAP Instruction BP113_WIR_SEL" "\nsvf_cmd 2437"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP113 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2438"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2439"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2440"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP113.WBP8"
                            "\nLoading TAP Instruction BP113_WIR_SEL" "\nsvf_cmd 2441"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP113 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2442"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2443"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2444"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP114.WBP0"
                            "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2445"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2446"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2447"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2448"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP114.WBP1"
                            "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2449"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2450"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2451"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2452"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP114.WBP2"
                            "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2453"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2454"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2455"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2456"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP114.WBP3"
                            "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2457"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2458"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2459"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2460"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP114.WBP4"
                            "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2461"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2462"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2463"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2464"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP114.WBP5"
                            "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2465"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2466"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2467"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2468"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP114.WBP6"
                            "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2469"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2470"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2471"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2472"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP114.WBP7"
                            "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2473"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2474"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2475"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2476"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP114.WBP8"
                            "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2477"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2478"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2479"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2480"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP114.WBP9"
         "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2481"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2482"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2483"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2484"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP114.WBP10"
         "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2485"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2486"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2487"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2488"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP114.WBP11"
         "\nLoading TAP Instruction BP114_WIR_SEL" "\nsvf_cmd 2489"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP114 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2490"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2491"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2492"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP115.WBP0"
                            "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2493"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2494"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2495"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2496"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP115.WBP1"
                            "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2497"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2498"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2499"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2500"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP115.WBP2"
                            "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2501"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2502"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2503"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2504"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP115.WBP3"
                            "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2505"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2506"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2507"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2508"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP115.WBP4"
                            "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2509"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2510"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2511"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2512"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP115.WBP5"
                            "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2513"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2514"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2515"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2516"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP115.WBP6"
                            "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2517"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2518"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2519"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2520"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP115.WBP7"
                            "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2521"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2522"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2523"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2524"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP115.WBP8"
                            "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2525"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2526"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2527"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2528"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP115.WBP9"
         "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2529"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2530"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2531"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2532"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP115.WBP10"
         "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2533"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2534"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2535"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2536"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP115.WBP11"
         "\nLoading TAP Instruction BP115_WIR_SEL" "\nsvf_cmd 2537"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP115 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2538"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2539"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2540"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP116.WBP0"
                            "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2541"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2542"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2543"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2544"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP116.WBP1"
                            "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2545"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2546"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2547"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2548"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP116.WBP2"
                            "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2549"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2550"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2551"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2552"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP116.WBP3"
                            "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2553"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2554"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2555"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2556"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP116.WBP4"
                            "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2557"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2558"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2559"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2560"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP116.WBP5"
                            "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2561"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2562"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2563"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2564"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP116.WBP6"
                            "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2565"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2566"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2567"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2568"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP116.WBP7"
                            "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2569"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2570"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2571"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2572"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP116.WBP8"
                            "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2573"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2574"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2575"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2576"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP116.WBP9"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2577"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2578"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2579"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2580"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP116.WBP10"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2581"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2582"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2583"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2584"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP116.WBP11"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2585"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2586"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2587"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2588"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP116.WBP12"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2589"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2590"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2591"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2592"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP116.WBP13"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2593"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2594"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2595"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2596"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP116.WBP14"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2597"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2598"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2599"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2600"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP116.WBP15"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2601"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2602"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2603"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2604"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP116.WBP16"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2605"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2606"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2607"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2608"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP116.WBP17"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2609"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2610"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2611"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2612"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP116.WBP18"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2613"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2614"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2615"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2616"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP116.WBP19"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2617"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2618"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2619"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2620"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP116.WBP20"
         "\nLoading TAP Instruction BP116_WIR_SEL" "\nsvf_cmd 2621"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP116 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2622"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2623"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2624"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP117.WBP0"
                            "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2625"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2626"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2627"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2628"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP117.WBP1"
                            "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2629"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2630"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2631"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2632"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP117.WBP2"
                            "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2633"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2634"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2635"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2636"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP117.WBP3"
                            "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2637"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2638"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2639"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2640"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP117.WBP4"
                            "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2641"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2642"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2643"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2644"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP117.WBP5"
                            "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2645"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2646"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2647"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2648"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP117.WBP6"
                            "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2649"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2650"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2651"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2652"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP117.WBP7"
                            "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2653"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2654"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2655"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2656"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP117.WBP8"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2657"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2658"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2659"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2660"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP117.WBP9"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2661"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2662"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2663"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2664"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP117.WBP10"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2665"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2666"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2667"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2668"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP117.WBP11"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2669"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2670"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2671"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2672"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP117.WBP12"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2673"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2674"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2675"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2676"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP117.WBP13"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2677"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2678"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2679"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2680"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP117.WBP14"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2681"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2682"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2683"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2684"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP117.WBP15"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2685"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2686"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2687"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2688"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP117.WBP16"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2689"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2690"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2691"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2692"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP117.WBP17"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2693"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2694"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2695"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2696"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP117.WBP18"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2697"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2698"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2699"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2700"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP117.WBP19"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2701"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2702"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2703"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2704"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP117.WBP20"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2705"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2706"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2707"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2708"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP117.WBP21"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2709"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2710"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2711"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2712"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP117.WBP22"
         "\nLoading TAP Instruction BP117_WIR_SEL" "\nsvf_cmd 2713"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP117 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2714"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2715"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2716"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP118.WBP0"
                            "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2717"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2718"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2719"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2720"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP118.WBP1"
                            "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2721"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2722"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2723"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2724"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP118.WBP2"
                            "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2725"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2726"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2727"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2728"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP118.WBP3"
                            "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2729"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2730"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2731"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2732"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP118.WBP4"
                            "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2733"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2734"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2735"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2736"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP118.WBP5"
                            "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2737"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2738"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2739"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2740"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP118.WBP6"
                            "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2741"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2742"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2743"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2744"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP118.WBP7"
                            "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2745"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2746"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2747"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2748"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP118.WBP8"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2749"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2750"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2751"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2752"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP118.WBP9"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2753"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2754"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2755"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2756"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP118.WBP10"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2757"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2758"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2759"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2760"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP118.WBP11"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2761"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP11_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2762"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2763"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2764"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP118.WBP12"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2765"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP12_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2766"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2767"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2768"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP118.WBP13"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2769"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP13_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2770"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2771"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2772"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP118.WBP14"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2773"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP14_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2774"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2775"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2776"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP118.WBP15"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2777"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP15_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2778"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2779"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2780"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP118.WBP16"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2781"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP16_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2782"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2783"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2784"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP118.WBP17"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2785"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP17_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2786"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2787"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2788"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP118.WBP18"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2789"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP18_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2790"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2791"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2792"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP118.WBP19"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2793"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP19_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2794"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2795"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2796"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP118.WBP20"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2797"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP20_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2798"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2799"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2800"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP118.WBP21"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2801"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP21_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2802"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2803"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2804"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP118.WBP22"
         "\nLoading TAP Instruction BP118_WIR_SEL" "\nsvf_cmd 2805"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP118 Instruction WBP22_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2806"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2807"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2808"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP119.WBP0"
                            "\nLoading TAP Instruction BP119_WIR_SEL" "\nsvf_cmd 2809"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP119 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2810"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2811"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2812"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP119.WBP1"
                            "\nLoading TAP Instruction BP119_WIR_SEL" "\nsvf_cmd 2813"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP119 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2814"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2815"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2816"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP119.WBP2"
                            "\nLoading TAP Instruction BP119_WIR_SEL" "\nsvf_cmd 2817"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP119 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2818"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2819"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2820"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP119.WBP3"
                            "\nLoading TAP Instruction BP119_WIR_SEL" "\nsvf_cmd 2821"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP119 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2822"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2823"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2824"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP119.WBP4"
                            "\nLoading TAP Instruction BP119_WIR_SEL" "\nsvf_cmd 2825"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP119 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2826"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2827"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2828"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP119.WBP5"
                            "\nLoading TAP Instruction BP119_WIR_SEL" "\nsvf_cmd 2829"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP119 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2830"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2831"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2832"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP120.WBP0"
                            "\nLoading TAP Instruction BP120_WIR_SEL" "\nsvf_cmd 2833"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP120 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2834"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2835"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2836"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP120.WBP1"
                            "\nLoading TAP Instruction BP120_WIR_SEL" "\nsvf_cmd 2837"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP120 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2838"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2839"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2840"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP120.WBP2"
                            "\nLoading TAP Instruction BP120_WIR_SEL" "\nsvf_cmd 2841"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP120 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2842"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2843"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2844"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP120.WBP3"
                            "\nLoading TAP Instruction BP120_WIR_SEL" "\nsvf_cmd 2845"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP120 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2846"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2847"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2848"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP120.WBP4"
                            "\nLoading TAP Instruction BP120_WIR_SEL" "\nsvf_cmd 2849"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP120 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2850"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2851"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2852"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP120.WBP5"
                            "\nLoading TAP Instruction BP120_WIR_SEL" "\nsvf_cmd 2853"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP120 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2854"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2855"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2856"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP121.WBP0"
                            "\nLoading TAP Instruction BP121_WIR_SEL" "\nsvf_cmd 2857"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP121 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2858"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2859"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2860"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP121.WBP1"
                            "\nLoading TAP Instruction BP121_WIR_SEL" "\nsvf_cmd 2861"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP121 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2862"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2863"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2864"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP121.WBP2"
                            "\nLoading TAP Instruction BP121_WIR_SEL" "\nsvf_cmd 2865"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP121 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2866"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2867"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2868"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP121.WBP3"
                            "\nLoading TAP Instruction BP121_WIR_SEL" "\nsvf_cmd 2869"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP121 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2870"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2871"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2872"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP121.WBP4"
                            "\nLoading TAP Instruction BP121_WIR_SEL" "\nsvf_cmd 2873"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP121 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2874"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2875"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2876"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP121.WBP5"
                            "\nLoading TAP Instruction BP121_WIR_SEL" "\nsvf_cmd 2877"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP121 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2878"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2879"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2880"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP122.WBP0"
                            "\nLoading TAP Instruction BP122_WIR_SEL" "\nsvf_cmd 2881"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP122 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2882"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2883"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2884"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP122.WBP1"
                            "\nLoading TAP Instruction BP122_WIR_SEL" "\nsvf_cmd 2885"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP122 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2886"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2887"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2888"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP122.WBP2"
                            "\nLoading TAP Instruction BP122_WIR_SEL" "\nsvf_cmd 2889"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP122 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2890"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2891"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2892"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP122.WBP3"
                            "\nLoading TAP Instruction BP122_WIR_SEL" "\nsvf_cmd 2893"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP122 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2894"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2895"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2896"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP122.WBP4"
                            "\nLoading TAP Instruction BP122_WIR_SEL" "\nsvf_cmd 2897"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP122 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2898"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2899"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2900"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP122.WBP5"
                            "\nLoading TAP Instruction BP122_WIR_SEL" "\nsvf_cmd 2901"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP122 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2902"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2903"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2904"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP123.WBP0"
                            "\nLoading TAP Instruction BP123_WIR_SEL" "\nsvf_cmd 2905"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP123 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2906"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2907"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2908"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP123.WBP1"
                            "\nLoading TAP Instruction BP123_WIR_SEL" "\nsvf_cmd 2909"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP123 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2910"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2911"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2912"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP123.WBP2"
                            "\nLoading TAP Instruction BP123_WIR_SEL" "\nsvf_cmd 2913"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP123 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2914"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2915"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2916"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP123.WBP3"
                            "\nLoading TAP Instruction BP123_WIR_SEL" "\nsvf_cmd 2917"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP123 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2918"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2919"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2920"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP123.WBP4"
                            "\nLoading TAP Instruction BP123_WIR_SEL" "\nsvf_cmd 2921"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP123 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2922"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2923"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2924"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP123.WBP5"
                            "\nLoading TAP Instruction BP123_WIR_SEL" "\nsvf_cmd 2925"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP123 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2926"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2927"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2928"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP124.WBP0"
                            "\nLoading TAP Instruction BP124_WIR_SEL" "\nsvf_cmd 2929"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP124 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2930"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2931"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2932"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP124.WBP1"
                            "\nLoading TAP Instruction BP124_WIR_SEL" "\nsvf_cmd 2933"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP124 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2934"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2935"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2936"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP124.WBP2"
                            "\nLoading TAP Instruction BP124_WIR_SEL" "\nsvf_cmd 2937"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP124 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2938"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2939"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2940"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP124.WBP3"
                            "\nLoading TAP Instruction BP124_WIR_SEL" "\nsvf_cmd 2941"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP124 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2942"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2943"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2944"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP124.WBP4"
                            "\nLoading TAP Instruction BP124_WIR_SEL" "\nsvf_cmd 2945"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP124 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2946"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2947"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2948"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP124.WBP5"
                            "\nLoading TAP Instruction BP124_WIR_SEL" "\nsvf_cmd 2949"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP124 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2950"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2951"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2952"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP125.WBP0"
                            "\nLoading TAP Instruction BP125_WIR_SEL" "\nsvf_cmd 2953"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP125 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2954"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2955"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2956"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP125.WBP1"
                            "\nLoading TAP Instruction BP125_WIR_SEL" "\nsvf_cmd 2957"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP125 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2958"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2959"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2960"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP125.WBP2"
                            "\nLoading TAP Instruction BP125_WIR_SEL" "\nsvf_cmd 2961"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP125 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2962"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2963"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2964"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP125.WBP3"
                            "\nLoading TAP Instruction BP125_WIR_SEL" "\nsvf_cmd 2965"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP125 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2966"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2967"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2968"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP125.WBP4"
                            "\nLoading TAP Instruction BP125_WIR_SEL" "\nsvf_cmd 2969"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP125 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2970"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2971"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2972"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP125.WBP5"
                            "\nLoading TAP Instruction BP125_WIR_SEL" "\nsvf_cmd 2973"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP125 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2974"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2975"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2976"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP126.WBP0"
                            "\nLoading TAP Instruction BP126_WIR_SEL" "\nsvf_cmd 2977"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP126 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2978"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2979"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2980"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP126.WBP1"
                            "\nLoading TAP Instruction BP126_WIR_SEL" "\nsvf_cmd 2981"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP126 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2982"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2983"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2984"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP126.WBP2"
                            "\nLoading TAP Instruction BP126_WIR_SEL" "\nsvf_cmd 2985"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP126 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2986"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2987"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2988"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP126.WBP3"
                            "\nLoading TAP Instruction BP126_WIR_SEL" "\nsvf_cmd 2989"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP126 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2990"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2991"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2992"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP126.WBP4"
                            "\nLoading TAP Instruction BP126_WIR_SEL" "\nsvf_cmd 2993"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP126 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2994"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2995"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2996"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP126.WBP5"
                            "\nLoading TAP Instruction BP126_WIR_SEL" "\nsvf_cmd 2997"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP126 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 2998"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 2999"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3000"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP127.WBP0"
                            "\nLoading TAP Instruction BP127_WIR_SEL" "\nsvf_cmd 3001"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP127 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3002"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3003"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3004"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP127.WBP1"
                            "\nLoading TAP Instruction BP127_WIR_SEL" "\nsvf_cmd 3005"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP127 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3006"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3007"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3008"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP127.WBP2"
                            "\nLoading TAP Instruction BP127_WIR_SEL" "\nsvf_cmd 3009"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP127 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3010"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3011"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3012"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP127.WBP3"
                            "\nLoading TAP Instruction BP127_WIR_SEL" "\nsvf_cmd 3013"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP127 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3014"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3015"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3016"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP127.WBP4"
                            "\nLoading TAP Instruction BP127_WIR_SEL" "\nsvf_cmd 3017"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP127 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3018"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3019"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3020"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP128.WBP0"
                            "\nLoading TAP Instruction BP128_WIR_SEL" "\nsvf_cmd 3021"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP128 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3022"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3023"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3024"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP128.WBP1"
                            "\nLoading TAP Instruction BP128_WIR_SEL" "\nsvf_cmd 3025"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP128 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3026"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3027"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3028"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP128.WBP2"
                            "\nLoading TAP Instruction BP128_WIR_SEL" "\nsvf_cmd 3029"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP128 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3030"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3031"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3032"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP128.WBP3"
                            "\nLoading TAP Instruction BP128_WIR_SEL" "\nsvf_cmd 3033"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP128 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3034"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3035"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3036"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP128.WBP4"
                            "\nLoading TAP Instruction BP128_WIR_SEL" "\nsvf_cmd 3037"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP128 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3038"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3039"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3040"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP129.WBP3"
         "\nLoading TAP Instruction BP129_WIR_SEL" "\nsvf_cmd 3041"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP129 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3042"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3043"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3044"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP129.WBP4"
         "\nLoading TAP Instruction BP129_WIR_SEL" "\nsvf_cmd 3045"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP129 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3046"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3047"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3048"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP129.WBP5"
         "\nLoading TAP Instruction BP129_WIR_SEL" "\nsvf_cmd 3049"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP129 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3050"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3051"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3052"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP129.WBP6"
         "\nLoading TAP Instruction BP129_WIR_SEL" "\nsvf_cmd 3053"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP129 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3054"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3055"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3056"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP131.WBP3"
         "\nLoading TAP Instruction BP131_WIR_SEL" "\nsvf_cmd 3057"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP131 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3058"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3059"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3060"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP131.WBP4"
         "\nLoading TAP Instruction BP131_WIR_SEL" "\nsvf_cmd 3061"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP131 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3062"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3063"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3064"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP131.WBP5"
         "\nLoading TAP Instruction BP131_WIR_SEL" "\nsvf_cmd 3065"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP131 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3066"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3067"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3068"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP131.WBP6"
         "\nLoading TAP Instruction BP131_WIR_SEL" "\nsvf_cmd 3069"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP131 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3070"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3071"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3072"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP133.WBP3"
         "\nLoading TAP Instruction BP133_WIR_SEL" "\nsvf_cmd 3073"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP133 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3074"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3075"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3076"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP133.WBP4"
         "\nLoading TAP Instruction BP133_WIR_SEL" "\nsvf_cmd 3077"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP133 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3078"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3079"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3080"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP133.WBP5"
         "\nLoading TAP Instruction BP133_WIR_SEL" "\nsvf_cmd 3081"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP133 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3082"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3083"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3084"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP133.WBP6"
         "\nLoading TAP Instruction BP133_WIR_SEL" "\nsvf_cmd 3085"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP133 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3086"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3087"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3088"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP135.WBP3"
         "\nLoading TAP Instruction BP135_WIR_SEL" "\nsvf_cmd 3089"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP135 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3090"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3091"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3092"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP135.WBP4"
         "\nLoading TAP Instruction BP135_WIR_SEL" "\nsvf_cmd 3093"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP135 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3094"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3095"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3096"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP135.WBP5"
         "\nLoading TAP Instruction BP135_WIR_SEL" "\nsvf_cmd 3097"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP135 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3098"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3099"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3100"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP135.WBP6"
         "\nLoading TAP Instruction BP135_WIR_SEL" "\nsvf_cmd 3101"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP135 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3102"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3103"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3104"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP137.WBP3"
         "\nLoading TAP Instruction BP137_WIR_SEL" "\nsvf_cmd 3105"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP137 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3106"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3107"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3108"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP137.WBP4"
         "\nLoading TAP Instruction BP137_WIR_SEL" "\nsvf_cmd 3109"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP137 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3110"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3111"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3112"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP137.WBP5"
         "\nLoading TAP Instruction BP137_WIR_SEL" "\nsvf_cmd 3113"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP137 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3114"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3115"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3116"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP137.WBP6"
         "\nLoading TAP Instruction BP137_WIR_SEL" "\nsvf_cmd 3117"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP137 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3118"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3119"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3120"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP139.WBP3"
         "\nLoading TAP Instruction BP139_WIR_SEL" "\nsvf_cmd 3121"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP139 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3122"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3123"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3124"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP139.WBP4"
         "\nLoading TAP Instruction BP139_WIR_SEL" "\nsvf_cmd 3125"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP139 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3126"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3127"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3128"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP139.WBP5"
         "\nLoading TAP Instruction BP139_WIR_SEL" "\nsvf_cmd 3129"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP139 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3130"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3131"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3132"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP139.WBP6"
         "\nLoading TAP Instruction BP139_WIR_SEL" "\nsvf_cmd 3133"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP139 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3134"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3135"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3136"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP141.WBP3"
         "\nLoading TAP Instruction BP141_WIR_SEL" "\nsvf_cmd 3137"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP141 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3138"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3139"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3140"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP141.WBP4"
         "\nLoading TAP Instruction BP141_WIR_SEL" "\nsvf_cmd 3141"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP141 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3142"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3143"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3144"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP141.WBP5"
         "\nLoading TAP Instruction BP141_WIR_SEL" "\nsvf_cmd 3145"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP141 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3146"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3147"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3148"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP141.WBP6"
         "\nLoading TAP Instruction BP141_WIR_SEL" "\nsvf_cmd 3149"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP141 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3150"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3151"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3152"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP143.WBP3"
         "\nLoading TAP Instruction BP143_WIR_SEL" "\nsvf_cmd 3153"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP143 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3154"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3155"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3156"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP143.WBP4"
         "\nLoading TAP Instruction BP143_WIR_SEL" "\nsvf_cmd 3157"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP143 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3158"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3159"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3160"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP143.WBP5"
         "\nLoading TAP Instruction BP143_WIR_SEL" "\nsvf_cmd 3161"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP143 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3162"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3163"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3164"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP143.WBP6"
         "\nLoading TAP Instruction BP143_WIR_SEL" "\nsvf_cmd 3165"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP143 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3166"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3167"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3168"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP145.WBP3"
         "\nLoading TAP Instruction BP145_WIR_SEL" "\nsvf_cmd 3169"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP145 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3170"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3171"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3172"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP145.WBP4"
         "\nLoading TAP Instruction BP145_WIR_SEL" "\nsvf_cmd 3173"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP145 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3174"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3175"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3176"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP145.WBP5"
         "\nLoading TAP Instruction BP145_WIR_SEL" "\nsvf_cmd 3177"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP145 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3178"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3179"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3180"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP145.WBP6"
         "\nLoading TAP Instruction BP145_WIR_SEL" "\nsvf_cmd 3181"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP145 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3182"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3183"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3184"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP147.WBP3"
         "\nLoading TAP Instruction BP147_WIR_SEL" "\nsvf_cmd 3185"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP147 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3186"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3187"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3188"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP147.WBP4"
         "\nLoading TAP Instruction BP147_WIR_SEL" "\nsvf_cmd 3189"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP147 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3190"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3191"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3192"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP147.WBP5"
         "\nLoading TAP Instruction BP147_WIR_SEL" "\nsvf_cmd 3193"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP147 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3194"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3195"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3196"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP147.WBP6"
         "\nLoading TAP Instruction BP147_WIR_SEL" "\nsvf_cmd 3197"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP147 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3198"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3199"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3200"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP149.WBP3"
         "\nLoading TAP Instruction BP149_WIR_SEL" "\nsvf_cmd 3201"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP149 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3202"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3203"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3204"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP149.WBP4"
         "\nLoading TAP Instruction BP149_WIR_SEL" "\nsvf_cmd 3205"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP149 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3206"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3207"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3208"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP149.WBP5"
         "\nLoading TAP Instruction BP149_WIR_SEL" "\nsvf_cmd 3209"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP149 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3210"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3211"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3212"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP149.WBP6"
         "\nLoading TAP Instruction BP149_WIR_SEL" "\nsvf_cmd 3213"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP149 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3214"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3215"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3216"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP151.WBP3"
         "\nLoading TAP Instruction BP151_WIR_SEL" "\nsvf_cmd 3217"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP151 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3218"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3219"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3220"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP151.WBP4"
         "\nLoading TAP Instruction BP151_WIR_SEL" "\nsvf_cmd 3221"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP151 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3222"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3223"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3224"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP151.WBP5"
         "\nLoading TAP Instruction BP151_WIR_SEL" "\nsvf_cmd 3225"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP151 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3226"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3227"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3228"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP151.WBP6"
         "\nLoading TAP Instruction BP151_WIR_SEL" "\nsvf_cmd 3229"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP151 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3230"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3231"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3232"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP153.WBP3"
         "\nLoading TAP Instruction BP153_WIR_SEL" "\nsvf_cmd 3233"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP153 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3234"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3235"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3236"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP153.WBP4"
         "\nLoading TAP Instruction BP153_WIR_SEL" "\nsvf_cmd 3237"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP153 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3238"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3239"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3240"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP153.WBP5"
         "\nLoading TAP Instruction BP153_WIR_SEL" "\nsvf_cmd 3241"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP153 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3242"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3243"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3244"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP153.WBP6"
         "\nLoading TAP Instruction BP153_WIR_SEL" "\nsvf_cmd 3245"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP153 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3246"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3247"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3248"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP155.WBP3"
         "\nLoading TAP Instruction BP155_WIR_SEL" "\nsvf_cmd 3249"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP155 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3250"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3251"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3252"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP155.WBP4"
         "\nLoading TAP Instruction BP155_WIR_SEL" "\nsvf_cmd 3253"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP155 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3254"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3255"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3256"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP155.WBP5"
         "\nLoading TAP Instruction BP155_WIR_SEL" "\nsvf_cmd 3257"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP155 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3258"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3259"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3260"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP155.WBP6"
         "\nLoading TAP Instruction BP155_WIR_SEL" "\nsvf_cmd 3261"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP155 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3262"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3263"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3264"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP157.WBP0"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3265"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3266"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3267"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3268"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP157.WBP1"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3269"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3270"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3271"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3272"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP157.WBP2"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3273"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3274"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3275"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3276"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP157.WBP3"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3277"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3278"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3279"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3280"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP157.WBP4"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3281"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3282"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3283"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3284"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP157.WBP5"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3285"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3286"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3287"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3288"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP157.WBP6"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3289"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3290"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3291"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3292"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP157.WBP7"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3293"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3294"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3295"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3296"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP157.WBP8"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3297"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3298"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3299"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3300"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP157.WBP9"
                            "\nLoading TAP Instruction BP157_WIR_SEL" "\nsvf_cmd 3301"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP157 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3302"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3303"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3304"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pads_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP158.WBP0"
                            "\nLoading TAP Instruction BP158_WIR_SEL" "\nsvf_cmd 3305"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP158 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3306"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3307"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3308"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pads_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP158.WBP1"
                            "\nLoading TAP Instruction BP158_WIR_SEL" "\nsvf_cmd 3309"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP158 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3310"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3311"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3312"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pads_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP158.WBP2"
                            "\nLoading TAP Instruction BP158_WIR_SEL" "\nsvf_cmd 3313"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP158 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3314"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3315"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3316"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller pads_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP158.WBP3"
                            "\nLoading TAP Instruction BP158_WIR_SEL" "\nsvf_cmd 3317"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP158 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3318"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3319"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3320"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP159.WBP0"
                            "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3321"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3322"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3323"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3324"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP159.WBP1"
                            "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3325"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3326"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3327"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3328"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP159.WBP2"
                            "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3329"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3330"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3331"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3332"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP159.WBP3"
                            "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3333"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3334"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3335"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3336"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP159.WBP4"
                            "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3337"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3338"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3339"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3340"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP159.WBP5"
                            "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3341"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3342"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3343"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3344"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP159.WBP6"
                            "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3345"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3346"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3347"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3348"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP159.WBP7"
                            "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3349"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3350"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3351"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3352"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP159.WBP8"
                            "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3353"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3354"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3355"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3356"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP159.WBP9"
         "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3357"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3358"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3359"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3360"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP159.WBP10"
         "\nLoading TAP Instruction BP159_WIR_SEL" "\nsvf_cmd 3361"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP159 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3362"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3363"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3364"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP160.WBP0"
                            "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3365"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP0_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3366"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3367"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3368"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP160.WBP1"
                            "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3369"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP1_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3370"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3371"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3372"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP160.WBP2"
                            "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3373"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP2_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3374"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3375"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3376"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP160.WBP3"
                            "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3377"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP3_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3378"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3379"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3380"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP160.WBP4"
                            "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3381"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP4_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3382"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3383"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3384"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP160.WBP5"
                            "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3385"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP5_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3386"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3387"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3388"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP160.WBP6"
                            "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3389"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP6_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3390"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3391"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3392"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP160.WBP7"
                            "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3393"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP7_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3394"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3395"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3396"),
    SAND_MBIST_COMMENT_TEXT("Setting up Controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP160.WBP8"
                            "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3397"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP8_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3398"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3399"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3400"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP160.WBP9"
         "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3401"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP9_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3402"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3403"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3404"),
    SAND_MBIST_COMMENT_TEXT
        ("Setting up Controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP160.WBP10"
         "\nLoading TAP Instruction BP160_WIR_SEL" "\nsvf_cmd 3405"),
    SAND_MBIST_COMMENT_TEXT("Loading WTAP BP160 Instruction WBP10_SHORT_SETUP"
                            "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (100.0) is higher or equal to 8."
                            "\nsvf_cmd 3406"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3407"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3408"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller fdc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller fdc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller fdc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller fdc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller fdc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller fdc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller fdc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller fdc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller fdc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller fdc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller fdc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller fdc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller fdc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nsvf_cmd 3409"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nsvf_cmd 3410"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3411"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nsvf_cmd 3412"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nsvf_cmd 3413"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3414"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nsvf_cmd 3415"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nsvf_cmd 3416"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3417"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP23"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP24"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP25"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP26"
                            "\nStarting Controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP27"
                            "\nsvf_cmd 3418"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
                            "\nsvf_cmd 3419"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3420"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nsvf_cmd 3421"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nsvf_cmd 3422"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3423"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nsvf_cmd 3424"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nsvf_cmd 3425"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3426"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nsvf_cmd 3427"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nsvf_cmd 3428"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3429"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nsvf_cmd 3430"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nsvf_cmd 3431"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3432"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nsvf_cmd 3433"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nsvf_cmd 3434"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3435"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nsvf_cmd 3436"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nsvf_cmd 3437"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3438"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nsvf_cmd 3439"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nsvf_cmd 3440"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3441"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nsvf_cmd 3442"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nsvf_cmd 3443"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3444"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nsvf_cmd 3445"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nsvf_cmd 3446"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3447"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nsvf_cmd 3448"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nsvf_cmd 3449"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3450"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nsvf_cmd 3451"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nsvf_cmd 3452"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3453"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nsvf_cmd 3454"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nsvf_cmd 3455"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3456"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nsvf_cmd 3457"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nsvf_cmd 3458"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3459"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nsvf_cmd 3460"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nsvf_cmd 3461"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3462"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nsvf_cmd 3463"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nsvf_cmd 3464"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3465"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nsvf_cmd 3466"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nsvf_cmd 3467"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3468"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nStarting Controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nStarting Controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
                            "\nStarting Controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
                            "\nStarting Controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
                            "\nStarting Controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
                            "\nStarting Controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
                            "\nStarting Controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
                            "\nStarting Controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
                            "\nsvf_cmd 3469"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
                            "\nsvf_cmd 3470"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3471"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nStarting Controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nStarting Controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
                            "\nStarting Controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
                            "\nStarting Controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
                            "\nStarting Controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
                            "\nStarting Controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
                            "\nStarting Controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
                            "\nStarting Controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
                            "\nsvf_cmd 3472"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
                            "\nsvf_cmd 3473"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3474"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nsvf_cmd 3475"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nsvf_cmd 3476"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3477"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nsvf_cmd 3478"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nsvf_cmd 3479"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3480"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nStarting Controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nStarting Controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
                            "\nStarting Controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
                            "\nStarting Controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
                            "\nStarting Controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
                            "\nStarting Controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
                            "\nStarting Controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
                            "\nsvf_cmd 3481"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
                            "\nsvf_cmd 3482"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3483"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nStarting Controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nStarting Controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
                            "\nStarting Controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
                            "\nStarting Controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
                            "\nStarting Controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
                            "\nStarting Controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
                            "\nStarting Controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
                            "\nsvf_cmd 3484"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
                            "\nsvf_cmd 3485"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3486"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nsvf_cmd 3487"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nsvf_cmd 3488"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3489"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nsvf_cmd 3490"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nsvf_cmd 3491"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3492"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 3493"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 3494"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3495"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nsvf_cmd 3496"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nsvf_cmd 3497"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3498"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nsvf_cmd 3499"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nsvf_cmd 3500"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3501"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nsvf_cmd 3502"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nsvf_cmd 3503"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3504"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller mdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller mdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller mdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller mdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller mdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller mdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller mdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller mdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller mdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller mdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller mdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller mdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller mdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller mdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller mdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller mdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller mdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nsvf_cmd 3505"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nsvf_cmd 3506"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3507"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nStarting Controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nsvf_cmd 3508"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nsvf_cmd 3509"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3510"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nStarting Controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP11"
                            "\nStarting Controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP12"
                            "\nStarting Controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP13"
                            "\nStarting Controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP14"
                            "\nStarting Controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP15"
                            "\nStarting Controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP16"
                            "\nStarting Controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP17"
                            "\nStarting Controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP18"
                            "\nStarting Controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP19"
                            "\nStarting Controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP20"
                            "\nStarting Controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP21"
                            "\nStarting Controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP22"
                            "\nsvf_cmd 3511"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
                            "\nsvf_cmd 3512"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3513"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 3514"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 3515"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3516"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 3517"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 3518"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3519"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 3520"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 3521"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3522"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 3523"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 3524"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3525"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 3526"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 3527"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3528"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 3529"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 3530"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3531"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 3532"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 3533"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3534"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nsvf_cmd 3535"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nsvf_cmd 3536"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3537"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nsvf_cmd 3538"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nsvf_cmd 3539"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3540"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nsvf_cmd 3541"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nsvf_cmd 3542"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3543"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3544"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3545"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3546"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3547"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3548"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3549"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3550"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3551"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3552"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3553"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3554"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3555"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3556"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3557"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3558"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3559"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3560"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3561"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3562"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3563"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3564"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3565"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3566"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3567"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3568"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3569"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3570"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3571"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3572"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3573"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3574"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3575"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3576"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3577"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3578"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3579"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3580"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3581"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3582"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nsvf_cmd 3583"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nsvf_cmd 3584"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3585"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller mtm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller mtm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller mtm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller mtm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nsvf_cmd 3586"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nsvf_cmd 3587"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3588"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller pads_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller pads_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller pads_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller pads_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nsvf_cmd 3589"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nsvf_cmd 3590"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3591"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nsvf_cmd 3592"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nsvf_cmd 3593"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3594"),
    SAND_MBIST_COMMENT_TEXT("Starting Controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
                            "\nStarting Controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
                            "\nStarting Controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
                            "\nStarting Controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
                            "\nStarting Controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
                            "\nStarting Controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
                            "\nStarting Controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
                            "\nStarting Controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
                            "\nStarting Controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
                            "\nStarting Controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
                            "\nStarting Controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
                            "\nsvf_cmd 3595"),
    SAND_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
                            "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
                            "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
                            "\nsvf_cmd 3596"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3597"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3598"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3599"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller fdc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller fdc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdc_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdc_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdc_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller fdc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller fdc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller fdc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller fdc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller fdc_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3600"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3601"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3602"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3603"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3604"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3605"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdr_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdr_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdr_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdr_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdr_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdr_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdr_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdr_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdr_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdr_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdr_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller fdr_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller fdr_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller fdr_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller fdr_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller fdr_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller fdr_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller fdr_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3606"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3607"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3608"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller fdtl_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdtl_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdtl_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdtl_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdtl_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdtl_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdtl_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdtl_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdtl_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdtl_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdtl_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdtl_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdtl_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdtl_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdtl_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdtl_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdtl_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdtl_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdtl_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdtl_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller fdtl_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller fdtl_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller fdtl_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller fdtl_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller fdtl_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller fdtl_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller fdtl_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller fdtl_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller fdtl_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller fdtl_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller fdtl_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller fdtl_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller fdtl_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller fdtl_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller fdtl_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller fdtl_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller fdtl_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller fdtl_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller fdtl_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller fdtl_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller fdtl_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller fdtl_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS47 for controller fdtl_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS46 for controller fdtl_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS49 for controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS48 for controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS51 for controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS50 for controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS53 for controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS52 for controller fdtl_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS55 for controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS54 for controller fdtl_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3609"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3610"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3611"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3612"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3613"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3614"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller idb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller idb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller idb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller idb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller idb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller idb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller idb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller idb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller idb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller idb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller idb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller idb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller idb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller idb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller idb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller idb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller idb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller idb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller idb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3615"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3616"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3617"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3618"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3619"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3620"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippa_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippa_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippa_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippa_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippa_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippa_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippa_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippa_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippa_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippa_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippa_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ippa_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ippa_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ippa_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ippa_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3621"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3622"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3623"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3624"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3625"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3626"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ippb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ippb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ippb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ippb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ippb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller ippb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller ippb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller ippb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller ippb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3627"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3628"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3629"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3630"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3631"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3632"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippc_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippc_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippc_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippc_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippc_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippc_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippc_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippc_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippc_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippc_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3633"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3634"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3635"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3636"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3637"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3638"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippd_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippd_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippd_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippd_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippd_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippd_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippd_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippd_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippd_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippd_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ippd_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ippd_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ippd_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ippd_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ippd_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3639"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3640"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3641"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3642"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3643"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3644"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippe_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippe_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippe_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippe_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippe_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippe_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippe_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippe_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3645"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3646"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3647"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3648"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3649"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3650"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ippf_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ippf_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ippf_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ippf_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ippf_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ippf_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ippf_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ippf_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ippf_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ippf_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ippf_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ippf_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ippf_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ippf_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller ippf_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3651"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3652"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3653"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3654"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3655"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3656"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller iqs_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller iqs_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller iqs_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller iqs_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller iqs_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller iqs_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller iqs_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller iqs_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller iqs_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller iqs_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller iqs_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller iqs_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller iqs_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller iqs_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3657"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3658"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3659"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS47 for controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS46 for controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS49 for controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS48 for controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS51 for controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS50 for controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS53 for controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS52 for controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS55 for controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS54 for controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS57 for controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS56 for controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS59 for controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS58 for controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3660"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3661"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3662"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller irdp_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller irdp_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller irdp_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller irdp_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller irdp_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller irdp_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller irdp_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS47 for controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS46 for controller irdp_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS49 for controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS48 for controller irdp_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS51 for controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS50 for controller irdp_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS53 for controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS52 for controller irdp_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS55 for controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS54 for controller irdp_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS57 for controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS56 for controller irdp_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS59 for controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS58 for controller irdp_dft_core_clk_MBIST30_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3663"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3664"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3665"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3666"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3667"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3668"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller itda_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller itda_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller itda_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller itda_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller itda_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller itda_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller itda_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller itda_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller itda_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller itda_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller itda_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller itda_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller itda_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller itda_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller itda_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller itda_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3669"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3670"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3671"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS47 for controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS46 for controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS49 for controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS48 for controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS51 for controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS50 for controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS53 for controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS52 for controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS55 for controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS54 for controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS57 for controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS56 for controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3672"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3673"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3674"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller itdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller itdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller itdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller itdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller itdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller itdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller itdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller itdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller itdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller itdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller itdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller itdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller itdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller itdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller itdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller itdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller itdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller itdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller itdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller itdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller itdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller itdb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller itdb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS47 for controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS46 for controller itdb_dft_core_clk_MBIST24_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS49 for controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS48 for controller itdb_dft_core_clk_MBIST25_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS51 for controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS50 for controller itdb_dft_core_clk_MBIST26_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS53 for controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS52 for controller itdb_dft_core_clk_MBIST27_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS55 for controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS54 for controller itdb_dft_core_clk_MBIST28_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS57 for controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS56 for controller itdb_dft_core_clk_MBIST29_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3675"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3676"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3677"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3678"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3679"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3680"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller kaps_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller kaps_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3681"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3682"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3683"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3684"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3685"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3686"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ktm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ktm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ktm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ktm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ktm_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ktm_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ktm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ktm_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3687"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3688"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3689"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3690"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3691"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3692"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller mcp_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller mcp_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller mcp_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mcp_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mcp_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mcp_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mcp_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller mcp_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller mcp_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller mcp_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller mcp_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller mcp_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3693"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3694"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3695"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller mdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller mdb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller mdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller mdb_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller mdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller mdb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller mdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mdb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mdb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mdb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mdb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller mdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller mdb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller mdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller mdb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller mdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller mdb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller mdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller mdb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller mdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller mdb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller mdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller mdb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller mdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller mdb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller mdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller mdb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller mdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller mdb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller mdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller mdb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller mdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller mdb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller mdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller mdb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller mdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller mdb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller mdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller mdb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3696"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3697"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3698"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3699"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3700"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3701"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ocb_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ocb_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ocb_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller ocb_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller ocb_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller ocb_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller ocb_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller ocb_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller ocb_dft_core_clk_MBIST12_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS23 for controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS22 for controller ocb_dft_core_clk_MBIST13_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS25 for controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS24 for controller ocb_dft_core_clk_MBIST14_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS27 for controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS26 for controller ocb_dft_core_clk_MBIST15_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS29 for controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS28 for controller ocb_dft_core_clk_MBIST16_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS31 for controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS30 for controller ocb_dft_core_clk_MBIST17_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS33 for controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS32 for controller ocb_dft_core_clk_MBIST18_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS35 for controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS34 for controller ocb_dft_core_clk_MBIST19_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS37 for controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS36 for controller ocb_dft_core_clk_MBIST20_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS39 for controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS38 for controller ocb_dft_core_clk_MBIST21_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS41 for controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS40 for controller ocb_dft_core_clk_MBIST22_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS43 for controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS42 for controller ocb_dft_core_clk_MBIST23_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS45 for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS44 for controller ocb_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3702"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3703"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3704"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3705"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3706"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3707"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3708"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3709"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3710"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3711"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3712"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3713"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3714"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3715"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3716"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3717"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3718"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3719"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3720"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3721"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3722"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3723"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3724"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3725"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller pem_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller pem_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller pem_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller pem_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3726"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3727"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3728"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3729"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3730"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3731"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller ile_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller ile_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller ile_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller ile_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller ile_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3732"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3733"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3734"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3735"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3736"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3737"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3738"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3739"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3740"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3741"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3742"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3743"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3744"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3745"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3746"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3747"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3748"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3749"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3750"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3751"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3752"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3753"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3754"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3755"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3756"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3757"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3758"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3759"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3760"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3761"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3762"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3763"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3764"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3765"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3766"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3767"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3768"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3769"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3770"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3771"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3772"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3773"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS7 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mac_v_dft_main_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mac_v_dft_main_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mac_v_dft_main_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mac_v_dft_main_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3774"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3775"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3776"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller mtm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller mtm_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller mtm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller mtm_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller mtm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller mtm_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller mtm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller mtm_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller mtm_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3777"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3778"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3779"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller pads_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller pads_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller pads_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller pads_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller pads_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller pads_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller pads_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller pads_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3780"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3781"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3782"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3783"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3784"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3785"),
    SAND_MBIST_COMMENT_TEXT
        ("Checking that signal GO is PASS on IR_STATUS1 for controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_dft_core_clk_MBIST1_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS3 for controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_dft_core_clk_MBIST2_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS5 for controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_dft_core_clk_MBIST3_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS7 for controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_dft_core_clk_MBIST4_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS9 for controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_dft_core_clk_MBIST5_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS11 for controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_dft_core_clk_MBIST6_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS13 for controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_dft_core_clk_MBIST7_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS15 for controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_dft_core_clk_MBIST8_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS17 for controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_dft_core_clk_MBIST9_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS19 for controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_dft_core_clk_MBIST10_LVISION_MBISTPG_CTRL"
         "\nChecking that signal GO is PASS on IR_STATUS21 for controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_dft_core_clk_MBIST11_LVISION_MBISTPG_CTRL"
         "\nsvf_cmd 3786"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 3787"),
    SAND_MBIST_COMMENT_TEXT("End Test Program")
};

const sand_mbist_script_t jr2_mbist_postrep_half2_090318_script = {
    jr2_mbist_postrep_half2_090318_commands,
    jr2_mbist_postrep_half2_090318_comments,
    sizeof(jr2_mbist_postrep_half2_090318_commands),
    3776,
    "jr2_mbist_postrep_half2_090318",
    40
};

const uint8 emi0_HBM_TEMPERATURE_no_init_cv_fixed_commands[] = {

    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 34),
    SAND_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_WRITE(0x3bf4bfb7 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(6000 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 95),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 81),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1810000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40fc003f, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1007800 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1010000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_RETURN_VALUE(0xc0000000, 0x7fffffff, 84),
    SAND_MBIST_WRITE(0x4000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT
};

const char *emi0_HBM_TEMPERATURE_no_init_cv_fixed_comments[] = {

    SAND_MBIST_COMMENT_TEXT("Begin Test Program"
                            "\nsvf_cmd 0"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3"
                            "\nEnabling BISR Preserve Mode"
                            "\nSetting pad_test0            to 0"
                            "\nSetting pad_test1            to 0"
                            "\nSetting pad_test2            to 0"
                            "\nSetting pad_test3            to 0"
                            "\nSetting pad_test4            to 0"
                            "\nSetting pad_jtce             to 1"
                            "\nSetting pad_scan_mode        to 0"
                            "\nSetting pad_puc29            to 0"
                            "\nSetting pad_puc28            to 0"
                            "\nSetting pad_puc27            to 0"
                            "\nsvf_cmd 4"
                            "\nsvf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nsvf_cmd 7"
                            "\nEnabling the High-Z instruction of the TAP" "\nSetting UserIRBit2 to ON" "\nsvf_cmd 8"),
    SAND_MBIST_COMMENT_TEXT("UserDefinedSequence(emi0_HBM_TEMPERATURE_no_init_uds)"
                            "\nApplying tests from SVF file jericho2.lvdb_manufacturing/SVFFiles/emi0_HBM_TEMPERATURE_no_init.svf"
                            "\n** access BP358" "\nsvf_cmd 9"),
    SAND_MBIST_COMMENT_TEXT("TESSENT_PRAGMA icl_checksum 54399914b434b38687c2720fa6c945a7_1"
                            "\nTESSENT_PRAGMA clock -pin pad_ext_refclk_p -period 10ns"
                            "\nTESSENT_PRAGMA clock -pin pad_ext_refclk_n -period 10ns -off_state 1"
                            "\nsvf_cmd 0"
                            "\nTESSENT_PRAGMA pattern_set HBM_TEMPERATURE"
                            "\nTESSENT_PRAGMA tester_period 100ns"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3" "\nHBM initialization sequence - BEGIN" "\nsvf_cmd 4" "\nsvf_cmd 10"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 7"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 8"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 9"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 10"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 11"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 12"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 13"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 14"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 15"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 16"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 17"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 18" "\nsvf_cmd 19" "\nsvf_cmd 20" "\nsvf_cmd 11"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 21"
                            "\nsvf_cmd 22"
                            "\nsvf_cmd 23"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 24"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 25"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 26"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 27"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 28"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 29"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 30"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 31"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 32"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 33"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 34"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 35"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 36"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 37"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 38"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 39"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 40"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 41" "\nsvf_cmd 42" "\nsvf_cmd 43" "\nsvf_cmd 12"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 44"
                            "\nHBM temperature read initialization sequence - COMPLETE"
                            "\nsvf_cmd 45"
                            "\nsvf_cmd 46"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 47"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 48"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 49"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 50"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 51"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 52"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 53"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 54"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 55"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 56"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 57"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 58"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 59"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 60"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 61"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 62"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 63"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 64" "\nsvf_cmd 65" "\nsvf_cmd 66" "\nsvf_cmd 13"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 67"
                            "\nsvf_cmd 68"
                            "\nsvf_cmd 69"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 70"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 71"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 72"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 73"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 74"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 75"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 76"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 77"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 78"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 79"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 80"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 81"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 82"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 83"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 84"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 85"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 86"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 87" "\nsvf_cmd 88" "\nsvf_cmd 89" "\nsvf_cmd 14"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 90"
                            "\nsvf_cmd 91"
                            "\nsvf_cmd 92"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 93"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 94"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 95"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 96"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 97"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 98"
                            "\nsvf_cmd 99"
                            "\nsvf_cmd 100"
                            "\nsvf_cmd 101"
                            "\nsvf_cmd 102"
                            "\nsvf_cmd 103"
                            "\nsvf_cmd 104"
                            "\nsvf_cmd 105"
                            "\nsvf_cmd 106"
                            "\nsvf_cmd 107"
                            "\nsvf_cmd 108"
                            "\nsvf_cmd 109"
                            "\nsvf_cmd 110"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 111"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 112"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 113"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 114"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 115"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 116" "\nsvf_cmd 117" "\nsvf_cmd 118" "\nsvf_cmd 15"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 119"
                            "\nsvf_cmd 120"
                            "\nsvf_cmd 121"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 122"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 123"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 124"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 125"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 126"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 127"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 128"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 129"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 130"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 131"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 132"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 133"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 134"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 135"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 136"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 137"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 138"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 139" "\nsvf_cmd 140" "\nsvf_cmd 141" "\nsvf_cmd 16"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 142"
                            "\nsvf_cmd 143"
                            "\nsvf_cmd 144"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 145"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 146"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 147"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 148"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 149"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 150"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {0} -var_length 8 -pin ijtag_so"
                            "\nsvf_cmd 151"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 152"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 153"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 154"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 155"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 156"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {6} -pin ijtag_so"
                            "\nsvf_cmd 157"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {7} -pin ijtag_so"
                            "\nsvf_cmd 158"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 159"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 160"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 161"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 162"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 163"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 164" "\nsvf_cmd 165" "\nsvf_cmd 166" "\nsvf_cmd 17"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 167" "\nEnd of PostTAPUserDefinedSequence" "\nEnd Test Program")
};

const sand_mbist_script_t emi0_HBM_TEMPERATURE_no_init_cv_fixed_script = {
    emi0_HBM_TEMPERATURE_no_init_cv_fixed_commands,
    emi0_HBM_TEMPERATURE_no_init_cv_fixed_comments,
    sizeof(emi0_HBM_TEMPERATURE_no_init_cv_fixed_commands),
    11,
    "emi0_HBM_TEMPERATURE_no_init_cv_fixed",
    40
};

const uint8 emi1_HBM_TEMPERATURE_no_init_cv_fixed_commands[] = {

    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 34),
    SAND_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_WRITE(0x3bf4bfaf + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(6000 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 95),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 81),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1810000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40fc003f, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1007800 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1010000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_RETURN_VALUE(0xc0000000, 0x7fffffff, 84),
    SAND_MBIST_WRITE(0x4000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT
};

const char *emi1_HBM_TEMPERATURE_no_init_cv_fixed_comments[] = {

    SAND_MBIST_COMMENT_TEXT("Begin Test Program"
                            "\nsvf_cmd 0"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3"
                            "\nEnabling BISR Preserve Mode"
                            "\nSetting pad_test0            to 0"
                            "\nSetting pad_test1            to 0"
                            "\nSetting pad_test2            to 0"
                            "\nSetting pad_test3            to 0"
                            "\nSetting pad_test4            to 0"
                            "\nSetting pad_jtce             to 1"
                            "\nSetting pad_scan_mode        to 0"
                            "\nSetting pad_puc29            to 0"
                            "\nSetting pad_puc28            to 0"
                            "\nSetting pad_puc27            to 0"
                            "\nsvf_cmd 4"
                            "\nsvf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nsvf_cmd 7"
                            "\nEnabling the High-Z instruction of the TAP" "\nSetting UserIRBit2 to ON" "\nsvf_cmd 8"),
    SAND_MBIST_COMMENT_TEXT("UserDefinedSequence(emi1_HBM_TEMPERATURE_no_init_uds)"
                            "\nApplying tests from SVF file jericho2.lvdb_manufacturing/SVFFiles/emi1_HBM_TEMPERATURE_no_init.svf"
                            "\n** access BP359" "\nsvf_cmd 9"),
    SAND_MBIST_COMMENT_TEXT("TESSENT_PRAGMA icl_checksum 54399914b434b38687c2720fa6c945a7_1"
                            "\nTESSENT_PRAGMA clock -pin pad_ext_refclk_p -period 10ns"
                            "\nTESSENT_PRAGMA clock -pin pad_ext_refclk_n -period 10ns -off_state 1"
                            "\nsvf_cmd 0"
                            "\nTESSENT_PRAGMA pattern_set HBM_TEMPERATURE"
                            "\nTESSENT_PRAGMA tester_period 100ns"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3" "\nHBM initialization sequence - BEGIN" "\nsvf_cmd 4" "\nsvf_cmd 10"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 7"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 8"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 9"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 10"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 11"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 12"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 13"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 14"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 15"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 16"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 17"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 18" "\nsvf_cmd 19" "\nsvf_cmd 20" "\nsvf_cmd 11"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 21"
                            "\nsvf_cmd 22"
                            "\nsvf_cmd 23"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 24"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 25"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 26"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 27"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 28"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 29"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 30"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 31"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 32"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 33"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 34"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 35"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 36"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 37"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 38"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 39"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 40"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 41" "\nsvf_cmd 42" "\nsvf_cmd 43" "\nsvf_cmd 12"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 44"
                            "\nHBM temperature read initialization sequence - COMPLETE"
                            "\nsvf_cmd 45"
                            "\nsvf_cmd 46"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 47"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 48"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 49"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 50"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 51"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 52"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 53"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 54"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 55"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 56"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 57"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 58"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 59"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 60"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 61"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 62"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 63"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 64" "\nsvf_cmd 65" "\nsvf_cmd 66" "\nsvf_cmd 13"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 67"
                            "\nsvf_cmd 68"
                            "\nsvf_cmd 69"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 70"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 71"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 72"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 73"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 74"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 75"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 76"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 77"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 78"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 79"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 80"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 81"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 82"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 83"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 84"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 85"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 86"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 87" "\nsvf_cmd 88" "\nsvf_cmd 89" "\nsvf_cmd 14"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 90"
                            "\nsvf_cmd 91"
                            "\nsvf_cmd 92"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 93"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 94"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 95"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 96"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 97"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 98"
                            "\nsvf_cmd 99"
                            "\nsvf_cmd 100"
                            "\nsvf_cmd 101"
                            "\nsvf_cmd 102"
                            "\nsvf_cmd 103"
                            "\nsvf_cmd 104"
                            "\nsvf_cmd 105"
                            "\nsvf_cmd 106"
                            "\nsvf_cmd 107"
                            "\nsvf_cmd 108"
                            "\nsvf_cmd 109"
                            "\nsvf_cmd 110"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 111"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 112"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 113"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 114"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 115"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 116" "\nsvf_cmd 117" "\nsvf_cmd 118" "\nsvf_cmd 15"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 119"
                            "\nsvf_cmd 120"
                            "\nsvf_cmd 121"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 122"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 123"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 124"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 125"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 126"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 127"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 128"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 129"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 130"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 131"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 132"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 133"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 134"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 135"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 136"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 137"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 138"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 139" "\nsvf_cmd 140" "\nsvf_cmd 141" "\nsvf_cmd 16"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 142"
                            "\nsvf_cmd 143"
                            "\nsvf_cmd 144"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 145"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 146"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 147"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 148"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 149"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 150"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {0} -var_length 8 -pin ijtag_so"
                            "\nsvf_cmd 151"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 152"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 153"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 154"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 155"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 156"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {6} -pin ijtag_so"
                            "\nsvf_cmd 157"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.TEMP -type read -var_bits {7} -pin ijtag_so"
                            "\nsvf_cmd 158"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 159"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 160"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 161"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 162"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 163"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 164" "\nsvf_cmd 165" "\nsvf_cmd 166" "\nsvf_cmd 17"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 167" "\nEnd of PostTAPUserDefinedSequence" "\nEnd Test Program")
};

const sand_mbist_script_t emi1_HBM_TEMPERATURE_no_init_cv_fixed_script = {
    emi1_HBM_TEMPERATURE_no_init_cv_fixed_commands,
    emi1_HBM_TEMPERATURE_no_init_cv_fixed_comments,
    sizeof(emi1_HBM_TEMPERATURE_no_init_cv_fixed_commands),
    11,
    "emi1_HBM_TEMPERATURE_no_init_cv_fixed",
    40
};

const uint8 emi0_HBM_SW_DEVICE_ID_cv_commands[] = {

    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 34),
    SAND_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_WRITE(0x3bf4bfb7 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(6000 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000000, 0x40000000, 95),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 81),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1810000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40fc003f, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1007000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1010000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_RETURN_VALUE(0x40000000, 0x40000000, 232),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_RETURN_VALUE(0x40000000, 0x40000000, 34),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_RETURN_VALUE(0x40000000, 0x40000000, 34),
    SAND_MBIST_WRITE(0x0 + MBIST_toRTI),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_COMMAND_COMMENT
};

const char *emi0_HBM_SW_DEVICE_ID_cv_comments[] = {

    SAND_MBIST_COMMENT_TEXT("Begin Test Program"
                            "\nsvf_cmd 0"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3"
                            "\nEnabling BISR Preserve Mode"
                            "\nSetting pad_test0            to 0"
                            "\nSetting pad_test1            to 0"
                            "\nSetting pad_test2            to 0"
                            "\nSetting pad_test3            to 0"
                            "\nSetting pad_test4            to 0"
                            "\nSetting pad_jtce             to 1"
                            "\nSetting pad_scan_mode        to 0"
                            "\nSetting pad_puc29            to 0"
                            "\nSetting pad_puc28            to 0"
                            "\nSetting pad_puc27            to 0"
                            "\nsvf_cmd 4"
                            "\nsvf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nsvf_cmd 7"
                            "\nEnabling the High-Z instruction of the TAP" "\nSetting UserIRBit2 to ON" "\nsvf_cmd 8"),
    SAND_MBIST_COMMENT_TEXT("UserDefinedSequence(emi0_HBM_SW_DEVICE_ID_uds)"
                            "\nApplying tests from SVF file jericho2.lvdb_manufacturing/SVFFiles/emi0_HBM_SW_DEVICE_ID.svf"
                            "\n** access BP358" "\nsvf_cmd 9"),
    SAND_MBIST_COMMENT_TEXT("TESSENT_PRAGMA icl_checksum 54399914b434b38687c2720fa6c945a7_1"
                            "\nTESSENT_PRAGMA clock -pin pad_ext_refclk_p -period 10ns"
                            "\nTESSENT_PRAGMA clock -pin pad_ext_refclk_n -period 10ns -off_state 1"
                            "\nsvf_cmd 0"
                            "\nTESSENT_PRAGMA pattern_set HBM_SW_DEVICE_ID"
                            "\nTESSENT_PRAGMA tester_period 100ns"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3" "\nHBM initialization sequence - BEGIN" "\nsvf_cmd 4" "\nsvf_cmd 10"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 7"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 8"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 9"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 10"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 11"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 12"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 13"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 14"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 15"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 16"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 17"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 18" "\nsvf_cmd 19" "\nsvf_cmd 20" "\nsvf_cmd 11"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 21"
                            "\nsvf_cmd 22"
                            "\nsvf_cmd 23"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 24"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 25"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 26"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 27"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 28"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 29"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 30"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 31"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 32"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 33"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 34"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 35"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 36"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 37"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 38"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 39"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 40"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 41" "\nsvf_cmd 42" "\nsvf_cmd 43" "\nsvf_cmd 12"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 44"
                            "\nHBM initialization sequence for software usage - COMPLETE"
                            "\nsvf_cmd 45"
                            "\nsvf_cmd 46"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 47"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 48"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 49"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 50"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 51"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 52"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 53"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 54"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 55"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 56"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 57"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 58"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 59"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 60"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 61"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 62"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 63"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 64" "\nsvf_cmd 65" "\nsvf_cmd 66" "\nsvf_cmd 13"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 67"
                            "\nsvf_cmd 68"
                            "\nsvf_cmd 69"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 70"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 71"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 72"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 73"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 74"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 75"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 76"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 77"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 78"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 79"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 80"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 81"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 82"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 83"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 84"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 85"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 86"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 87" "\nsvf_cmd 88" "\nsvf_cmd 89" "\nsvf_cmd 14"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 90"
                            "\nsvf_cmd 91"
                            "\nsvf_cmd 92"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 93"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 94"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 95"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 96"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 97"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 98"
                            "\nsvf_cmd 99"
                            "\nsvf_cmd 100"
                            "\nsvf_cmd 101"
                            "\nsvf_cmd 102"
                            "\nsvf_cmd 103"
                            "\nsvf_cmd 104"
                            "\nsvf_cmd 105"
                            "\nsvf_cmd 106"
                            "\nsvf_cmd 107"
                            "\nsvf_cmd 108"
                            "\nsvf_cmd 109"
                            "\nsvf_cmd 110"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 111"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 112"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 113"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 114"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 115"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 116" "\nsvf_cmd 117" "\nsvf_cmd 118" "\nsvf_cmd 15"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 119"
                            "\nsvf_cmd 120"
                            "\nsvf_cmd 121"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 122"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 123"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 124"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 125"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 126"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 127"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 128"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 129"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 130"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 131"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 132"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 133"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 134"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 135"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 136"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 137"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 138"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 139" "\nsvf_cmd 140" "\nsvf_cmd 141" "\nsvf_cmd 16"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 142"
                            "\nsvf_cmd 143"
                            "\nsvf_cmd 144"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 145"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 146"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 147"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 148"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 149"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 150"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {0} -var_length 82 -pin ijtag_so"
                            "\nsvf_cmd 151"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 152"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 153"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 154"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 155"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 156"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {6} -pin ijtag_so"
                            "\nsvf_cmd 157"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {7} -pin ijtag_so"
                            "\nsvf_cmd 158"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {8} -pin ijtag_so"
                            "\nsvf_cmd 159"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {9} -pin ijtag_so"
                            "\nsvf_cmd 160"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {10} -pin ijtag_so"
                            "\nsvf_cmd 161"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {11} -pin ijtag_so"
                            "\nsvf_cmd 162"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {12} -pin ijtag_so"
                            "\nsvf_cmd 163"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {13} -pin ijtag_so"
                            "\nsvf_cmd 164"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {14} -pin ijtag_so"
                            "\nsvf_cmd 165"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {15} -pin ijtag_so"
                            "\nsvf_cmd 166"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {16} -pin ijtag_so"
                            "\nsvf_cmd 167"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {17} -pin ijtag_so"
                            "\nsvf_cmd 168"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {18} -pin ijtag_so"
                            "\nsvf_cmd 169"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {19} -pin ijtag_so"
                            "\nsvf_cmd 170"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {20} -pin ijtag_so"
                            "\nsvf_cmd 171"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {21} -pin ijtag_so"
                            "\nsvf_cmd 172"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {22} -pin ijtag_so"
                            "\nsvf_cmd 173"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {23} -pin ijtag_so"
                            "\nsvf_cmd 174"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {24} -pin ijtag_so"
                            "\nsvf_cmd 175"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {25} -pin ijtag_so"
                            "\nsvf_cmd 176"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {26} -pin ijtag_so"
                            "\nsvf_cmd 177"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {27} -pin ijtag_so"
                            "\nsvf_cmd 178"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {28} -pin ijtag_so"
                            "\nsvf_cmd 179"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {29} -pin ijtag_so"
                            "\nsvf_cmd 180"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {30} -pin ijtag_so"
                            "\nsvf_cmd 181"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {31} -pin ijtag_so"
                            "\nsvf_cmd 182"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {32} -pin ijtag_so"
                            "\nsvf_cmd 183"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {33} -pin ijtag_so"
                            "\nsvf_cmd 184"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {34} -pin ijtag_so"
                            "\nsvf_cmd 185"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {35} -pin ijtag_so"
                            "\nsvf_cmd 186"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {36} -pin ijtag_so"
                            "\nsvf_cmd 187"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {37} -pin ijtag_so"
                            "\nsvf_cmd 188"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {38} -pin ijtag_so"
                            "\nsvf_cmd 189"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {39} -pin ijtag_so"
                            "\nsvf_cmd 190"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {40} -pin ijtag_so"
                            "\nsvf_cmd 191"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {41} -pin ijtag_so"
                            "\nsvf_cmd 192"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {42} -pin ijtag_so"
                            "\nsvf_cmd 193"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {43} -pin ijtag_so"
                            "\nsvf_cmd 194"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {44} -pin ijtag_so"
                            "\nsvf_cmd 195"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {45} -pin ijtag_so"
                            "\nsvf_cmd 196"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {46} -pin ijtag_so"
                            "\nsvf_cmd 197"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {47} -pin ijtag_so"
                            "\nsvf_cmd 198"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {48} -pin ijtag_so"
                            "\nsvf_cmd 199"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {49} -pin ijtag_so"
                            "\nsvf_cmd 200"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {50} -pin ijtag_so"
                            "\nsvf_cmd 201"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {51} -pin ijtag_so"
                            "\nsvf_cmd 202"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {52} -pin ijtag_so"
                            "\nsvf_cmd 203"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {53} -pin ijtag_so"
                            "\nsvf_cmd 204"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {54} -pin ijtag_so"
                            "\nsvf_cmd 205"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {55} -pin ijtag_so"
                            "\nsvf_cmd 206"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {56} -pin ijtag_so"
                            "\nsvf_cmd 207"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {57} -pin ijtag_so"
                            "\nsvf_cmd 208"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {58} -pin ijtag_so"
                            "\nsvf_cmd 209"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {59} -pin ijtag_so"
                            "\nsvf_cmd 210"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {60} -pin ijtag_so"
                            "\nsvf_cmd 211"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {61} -pin ijtag_so"
                            "\nsvf_cmd 212"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {62} -pin ijtag_so"
                            "\nsvf_cmd 213"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {63} -pin ijtag_so"
                            "\nsvf_cmd 214"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {64} -pin ijtag_so"
                            "\nsvf_cmd 215"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {65} -pin ijtag_so"
                            "\nsvf_cmd 216"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {66} -pin ijtag_so"
                            "\nsvf_cmd 217"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {67} -pin ijtag_so"
                            "\nsvf_cmd 218"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {68} -pin ijtag_so"
                            "\nsvf_cmd 219"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {69} -pin ijtag_so"
                            "\nsvf_cmd 220"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {70} -pin ijtag_so"
                            "\nsvf_cmd 221"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {71} -pin ijtag_so"
                            "\nsvf_cmd 222"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {72} -pin ijtag_so"
                            "\nsvf_cmd 223"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {73} -pin ijtag_so"
                            "\nsvf_cmd 224"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {74} -pin ijtag_so"
                            "\nsvf_cmd 225"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {75} -pin ijtag_so"
                            "\nsvf_cmd 226"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {76} -pin ijtag_so"
                            "\nsvf_cmd 227"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {77} -pin ijtag_so"
                            "\nsvf_cmd 228"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {78} -pin ijtag_so"
                            "\nsvf_cmd 229"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {79} -pin ijtag_so"
                            "\nsvf_cmd 230"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {80} -pin ijtag_so"
                            "\nsvf_cmd 231"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {81} -pin ijtag_so"
                            "\nsvf_cmd 232"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 233"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 234"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 235"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 236"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 237"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 238" "\nsvf_cmd 239" "\nsvf_cmd 240" "\nsvf_cmd 17"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 241" "\nEnd of PostTAPUserDefinedSequence" "\nEnd Test Program")
};

const sand_mbist_script_t emi0_HBM_SW_DEVICE_ID_cv_script = {
    emi0_HBM_SW_DEVICE_ID_cv_commands,
    emi0_HBM_SW_DEVICE_ID_cv_comments,
    sizeof(emi0_HBM_SW_DEVICE_ID_cv_commands),
    11,
    "emi0_HBM_SW_DEVICE_ID_cv",
    40
};

const uint8 emi1_HBM_SW_DEVICE_ID_cv_commands[] = {

    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x3e000000 + MBIST_toPauseIR),
    SAND_MBIST_READ(0x40000003, 0x40000001, 34),
    SAND_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x34000000 + MBIST_toPauseIR),
    SAND_MBIST_WRITE(0x3bf4bfaf + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WAIT(6000 * TestTimeMultiplier),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40000000, 0x40000000, 95),
    SAND_MBIST_WRITE(0x1000000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 81),
    SAND_MBIST_WRITE(0x1040000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1810000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x40fc003f, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1007000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_READ(0x4003ffff, 0x40000000, 80),
    SAND_MBIST_WRITE(0x1010000 + MBIST_toRTI),
    SAND_MBIST_COMMAND_COMMENT,
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_RETURN_VALUE(0x40000000, 0x40000000, 232),
    SAND_MBIST_WRITE(0x1 + MBIST_toPauseDR),
    SAND_MBIST_RETURN_VALUE(0x40000000, 0x40000000, 34),
    SAND_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    SAND_MBIST_RETURN_VALUE(0x40000000, 0x40000000, 34),
    SAND_MBIST_WRITE(0x0 + MBIST_toRTI),
    SAND_MBIST_READ(0x4000000f, 0x40000000, 34),
    SAND_MBIST_COMMAND_COMMENT
};

const char *emi1_HBM_SW_DEVICE_ID_cv_comments[] = {

    SAND_MBIST_COMMENT_TEXT("Begin Test Program"
                            "\nsvf_cmd 0"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3"
                            "\nEnabling BISR Preserve Mode"
                            "\nSetting pad_test0            to 0"
                            "\nSetting pad_test1            to 0"
                            "\nSetting pad_test2            to 0"
                            "\nSetting pad_test3            to 0"
                            "\nSetting pad_test4            to 0"
                            "\nSetting pad_jtce             to 1"
                            "\nSetting pad_scan_mode        to 0"
                            "\nSetting pad_puc29            to 0"
                            "\nSetting pad_puc28            to 0"
                            "\nSetting pad_puc27            to 0"
                            "\nsvf_cmd 4"
                            "\nsvf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nsvf_cmd 7"
                            "\nEnabling the High-Z instruction of the TAP" "\nSetting UserIRBit2 to ON" "\nsvf_cmd 8"),
    SAND_MBIST_COMMENT_TEXT("UserDefinedSequence(emi1_HBM_SW_DEVICE_ID_uds)"
                            "\nApplying tests from SVF file jericho2.lvdb_manufacturing/SVFFiles/emi1_HBM_SW_DEVICE_ID.svf"
                            "\n** access BP359" "\nsvf_cmd 9"),
    SAND_MBIST_COMMENT_TEXT("TESSENT_PRAGMA icl_checksum 54399914b434b38687c2720fa6c945a7_1"
                            "\nTESSENT_PRAGMA clock -pin pad_ext_refclk_p -period 10ns"
                            "\nTESSENT_PRAGMA clock -pin pad_ext_refclk_n -period 10ns -off_state 1"
                            "\nsvf_cmd 0"
                            "\nTESSENT_PRAGMA pattern_set HBM_SW_DEVICE_ID"
                            "\nTESSENT_PRAGMA tester_period 100ns"
                            "\nsvf_cmd 1"
                            "\nsvf_cmd 2"
                            "\nsvf_cmd 3" "\nHBM initialization sequence - BEGIN" "\nsvf_cmd 4" "\nsvf_cmd 10"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 5"
                            "\nsvf_cmd 6"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 7"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 8"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 9"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 10"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 11"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 12"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 13"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 14"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 15"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 16"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 17"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 18" "\nsvf_cmd 19" "\nsvf_cmd 20" "\nsvf_cmd 11"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 21"
                            "\nsvf_cmd 22"
                            "\nsvf_cmd 23"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 24"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 25"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 26"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 27"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 28"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 29"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 30"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 31"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 32"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 33"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 34"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 35"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 36"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 37"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 38"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 39"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 40"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(1) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 41" "\nsvf_cmd 42" "\nsvf_cmd 43" "\nsvf_cmd 12"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 44"
                            "\nHBM initialization sequence for software usage - COMPLETE"
                            "\nsvf_cmd 45"
                            "\nsvf_cmd 46"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 47"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 48"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 49"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 50"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 51"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 52"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 53"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 54"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 55"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 56"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 57"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 58"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 59"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(1) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 60"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 61"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 62"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 63"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(2) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 64" "\nsvf_cmd 65" "\nsvf_cmd 66" "\nsvf_cmd 13"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 67"
                            "\nsvf_cmd 68"
                            "\nsvf_cmd 69"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 70"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 71"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 72"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 73"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 74"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 75"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 76"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 77"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 78"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 79"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 80"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 81"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 82"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(2) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 83"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 84"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 85"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 86"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(3) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 87" "\nsvf_cmd 88" "\nsvf_cmd 89" "\nsvf_cmd 14"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 90"
                            "\nsvf_cmd 91"
                            "\nsvf_cmd 92"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 93"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 94"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 95"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 96"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 97"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 98"
                            "\nsvf_cmd 99"
                            "\nsvf_cmd 100"
                            "\nsvf_cmd 101"
                            "\nsvf_cmd 102"
                            "\nsvf_cmd 103"
                            "\nsvf_cmd 104"
                            "\nsvf_cmd 105"
                            "\nsvf_cmd 106"
                            "\nsvf_cmd 107"
                            "\nsvf_cmd 108"
                            "\nsvf_cmd 109"
                            "\nsvf_cmd 110"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 111"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 112"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 113"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 114"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 115"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(4) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 116" "\nsvf_cmd 117" "\nsvf_cmd 118" "\nsvf_cmd 15"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 119"
                            "\nsvf_cmd 120"
                            "\nsvf_cmd 121"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 122"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 123"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 124"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 125"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 126"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 127"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 128"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 129"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {0} -var_length 6 -pin ijtag_so"
                            "\nsvf_cmd 130"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 131"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 132"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 133"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 134"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_sj_hbm_phy_TOP_rtl_tessent_tdr_p1500_ctrl_inst.tdr(3) -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 135"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 136"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 137"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 138"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(5) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 139" "\nsvf_cmd 140" "\nsvf_cmd 141" "\nsvf_cmd 16"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 142"
                            "\nsvf_cmd 143"
                            "\nsvf_cmd 144"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_sri_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 145"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_0_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 146"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_1_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 147"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_pll_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 148"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_mid_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 149"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_dram_p1500_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 150"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {0} -var_length 82 -pin ijtag_so"
                            "\nsvf_cmd 151"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {1} -pin ijtag_so"
                            "\nsvf_cmd 152"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {2} -pin ijtag_so"
                            "\nsvf_cmd 153"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {3} -pin ijtag_so"
                            "\nsvf_cmd 154"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {4} -pin ijtag_so"
                            "\nsvf_cmd 155"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {5} -pin ijtag_so"
                            "\nsvf_cmd 156"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {6} -pin ijtag_so"
                            "\nsvf_cmd 157"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {7} -pin ijtag_so"
                            "\nsvf_cmd 158"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {8} -pin ijtag_so"
                            "\nsvf_cmd 159"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {9} -pin ijtag_so"
                            "\nsvf_cmd 160"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {10} -pin ijtag_so"
                            "\nsvf_cmd 161"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {11} -pin ijtag_so"
                            "\nsvf_cmd 162"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {12} -pin ijtag_so"
                            "\nsvf_cmd 163"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {13} -pin ijtag_so"
                            "\nsvf_cmd 164"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {14} -pin ijtag_so"
                            "\nsvf_cmd 165"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {15} -pin ijtag_so"
                            "\nsvf_cmd 166"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {16} -pin ijtag_so"
                            "\nsvf_cmd 167"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {17} -pin ijtag_so"
                            "\nsvf_cmd 168"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {18} -pin ijtag_so"
                            "\nsvf_cmd 169"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {19} -pin ijtag_so"
                            "\nsvf_cmd 170"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {20} -pin ijtag_so"
                            "\nsvf_cmd 171"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {21} -pin ijtag_so"
                            "\nsvf_cmd 172"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {22} -pin ijtag_so"
                            "\nsvf_cmd 173"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {23} -pin ijtag_so"
                            "\nsvf_cmd 174"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {24} -pin ijtag_so"
                            "\nsvf_cmd 175"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {25} -pin ijtag_so"
                            "\nsvf_cmd 176"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {26} -pin ijtag_so"
                            "\nsvf_cmd 177"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {27} -pin ijtag_so"
                            "\nsvf_cmd 178"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {28} -pin ijtag_so"
                            "\nsvf_cmd 179"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {29} -pin ijtag_so"
                            "\nsvf_cmd 180"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {30} -pin ijtag_so"
                            "\nsvf_cmd 181"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {31} -pin ijtag_so"
                            "\nsvf_cmd 182"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {32} -pin ijtag_so"
                            "\nsvf_cmd 183"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {33} -pin ijtag_so"
                            "\nsvf_cmd 184"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {34} -pin ijtag_so"
                            "\nsvf_cmd 185"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {35} -pin ijtag_so"
                            "\nsvf_cmd 186"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {36} -pin ijtag_so"
                            "\nsvf_cmd 187"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {37} -pin ijtag_so"
                            "\nsvf_cmd 188"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {38} -pin ijtag_so"
                            "\nsvf_cmd 189"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {39} -pin ijtag_so"
                            "\nsvf_cmd 190"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {40} -pin ijtag_so"
                            "\nsvf_cmd 191"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {41} -pin ijtag_so"
                            "\nsvf_cmd 192"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {42} -pin ijtag_so"
                            "\nsvf_cmd 193"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {43} -pin ijtag_so"
                            "\nsvf_cmd 194"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {44} -pin ijtag_so"
                            "\nsvf_cmd 195"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {45} -pin ijtag_so"
                            "\nsvf_cmd 196"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {46} -pin ijtag_so"
                            "\nsvf_cmd 197"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {47} -pin ijtag_so"
                            "\nsvf_cmd 198"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {48} -pin ijtag_so"
                            "\nsvf_cmd 199"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {49} -pin ijtag_so"
                            "\nsvf_cmd 200"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {50} -pin ijtag_so"
                            "\nsvf_cmd 201"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {51} -pin ijtag_so"
                            "\nsvf_cmd 202"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {52} -pin ijtag_so"
                            "\nsvf_cmd 203"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {53} -pin ijtag_so"
                            "\nsvf_cmd 204"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {54} -pin ijtag_so"
                            "\nsvf_cmd 205"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {55} -pin ijtag_so"
                            "\nsvf_cmd 206"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {56} -pin ijtag_so"
                            "\nsvf_cmd 207"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {57} -pin ijtag_so"
                            "\nsvf_cmd 208"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {58} -pin ijtag_so"
                            "\nsvf_cmd 209"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {59} -pin ijtag_so"
                            "\nsvf_cmd 210"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {60} -pin ijtag_so"
                            "\nsvf_cmd 211"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {61} -pin ijtag_so"
                            "\nsvf_cmd 212"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {62} -pin ijtag_so"
                            "\nsvf_cmd 213"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {63} -pin ijtag_so"
                            "\nsvf_cmd 214"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {64} -pin ijtag_so"
                            "\nsvf_cmd 215"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {65} -pin ijtag_so"
                            "\nsvf_cmd 216"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {66} -pin ijtag_so"
                            "\nsvf_cmd 217"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {67} -pin ijtag_so"
                            "\nsvf_cmd 218"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {68} -pin ijtag_so"
                            "\nsvf_cmd 219"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {69} -pin ijtag_so"
                            "\nsvf_cmd 220"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {70} -pin ijtag_so"
                            "\nsvf_cmd 221"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {71} -pin ijtag_so"
                            "\nsvf_cmd 222"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {72} -pin ijtag_so"
                            "\nsvf_cmd 223"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {73} -pin ijtag_so"
                            "\nsvf_cmd 224"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {74} -pin ijtag_so"
                            "\nsvf_cmd 225"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {75} -pin ijtag_so"
                            "\nsvf_cmd 226"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {76} -pin ijtag_so"
                            "\nsvf_cmd 227"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {77} -pin ijtag_so"
                            "\nsvf_cmd 228"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {78} -pin ijtag_so"
                            "\nsvf_cmd 229"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {79} -pin ijtag_so"
                            "\nsvf_cmd 230"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {80} -pin ijtag_so"
                            "\nsvf_cmd 231"
                            "\nTESSENT_PRAGMA annotation PHY_MIDSTACK_dont_touch_sj_hbm_phy_ijtag2p1500.DeviceId -type read -var_bits {81} -pin ijtag_so"
                            "\nsvf_cmd 232"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_bscan_ctrl_mid_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 233"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_p1500_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 234"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_chx4_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 235"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_stat_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 236"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_midstack_ctrl_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 237"
                            "\nTESSENT_PRAGMA annotation sj_hbm_phy_TOP_rtl_tessent_sib_misc_inst.sib(6) -type read -var_bits {0} -pin ijtag_so"
                            "\nsvf_cmd 238" "\nsvf_cmd 239" "\nsvf_cmd 240" "\nsvf_cmd 17"),
    SAND_MBIST_COMMENT_TEXT("svf_cmd 241" "\nEnd of PostTAPUserDefinedSequence" "\nEnd Test Program")
};

const sand_mbist_script_t emi1_HBM_SW_DEVICE_ID_cv_script = {
    emi1_HBM_SW_DEVICE_ID_cv_commands,
    emi1_HBM_SW_DEVICE_ID_cv_comments,
    sizeof(emi1_HBM_SW_DEVICE_ID_cv_commands),
    11,
    "emi1_HBM_SW_DEVICE_ID_cv",
    40
};

/* end of automatically generated code */

/* read the HBM device ID of HBM 0/1 */
int
soc_read_jr2_hbm_device_id(
    const int unit,
    const unsigned hbm_number,  /* read temp from which HBM */
    soc_dnx_hbm_device_id_t * id)       /* output 82 bit device id lsb word first */
{
    sand_mbist_dynamic_t dynamic = { 0, 0, 0, 0 };
    uint32 out_vals[3];
    SHR_FUNC_INIT_VARS(unit);

    SHR_NULL_CHECK(id, _SHR_E_PARAM, "id");

    /*
     * Avoid CPU2TAP on simulation
     */
    if (SAL_BOOT_PLISIM)
    {
        goto only_exit;
    }

    /*
     * initialize CPU2TAP
     */
    SHR_IF_ERR_EXIT(soc_sand_mbist_init_new(unit, &jr2_mbist_device, &dynamic));

    /*
     * run a CPU2TAP script to read the HBM device ID
     */
    if (hbm_number == 0)
    {
        SAND_SHR_CPU2TAP_SCRIPT(emi0_HBM_SW_DEVICE_ID_cv, jr2_mbist_device, out_vals);
    }
    else
    {
        SAND_SHR_CPU2TAP_SCRIPT(emi1_HBM_SW_DEVICE_ID_cv, jr2_mbist_device, out_vals);
    }

    /*
     * convert the read data to the output data format
     */

    /*
     * read values: 30 LSBs are: 24 x data . 6 x dont_care 30 LSBs are: 30 x data 30 LSBs are: 2 x dont_care . 28 x
     * data 
     */
    id->device_id_raw[0] = ((out_vals[0] >> 6) & 0xffffff) | (out_vals[1] << 24);       /* 24 bits from word 0, 8 bits
                                                                                         * from word 1 */
    id->device_id_raw[1] = ((out_vals[1] >> 8) & 0x3fffff) | (out_vals[2] << 22);       /* 22 bits from word 1, 10 bits 
                                                                                         * from word 2 */
    id->device_id_raw[2] = ((out_vals[2] >> 10) & 0x3ffff);     /* 18 bits from word 2 */

exit:
    SHR_IF_ERR_CONT(soc_sand_mbist_deinit_new(unit, SAND_MBIST_FLAG_SUPPRESS_MESSAGE, &jr2_mbist_device, &dynamic));

only_exit:
    SHR_FUNC_EXIT;
}

/* read the temperature of HBM 0/1 */
int
soc_read_jr2_hbm_temp(
    const int unit,
    const unsigned hbm_number,  /* read temp from which HBM */
    uint32 *out_temp)           /* output_temperature */
{
    sand_mbist_dynamic_t dynamic = { 0, 0, 0, 0 };
    SHR_FUNC_INIT_VARS(unit);

    /*
     * Avoid CPU2TAP on simulation
     */
    if (SAL_BOOT_PLISIM || out_temp == NULL)
    {
        goto only_exit;
    }

    /*
     * initialize CPU2TAP
     */
    SHR_IF_ERR_EXIT(soc_sand_mbist_init_new(unit, &jr2_mbist_device, &dynamic));

    /*
     * run a CPU2TAP script to read the temperature
     */
    if (hbm_number == 0)
    {
        SAND_SHR_CPU2TAP_SCRIPT(emi0_HBM_TEMPERATURE_no_init_cv_fixed, jr2_mbist_device, out_temp);
    }
    else
    {
        SAND_SHR_CPU2TAP_SCRIPT(emi1_HBM_TEMPERATURE_no_init_cv_fixed, jr2_mbist_device, out_temp);
    }

    /*
     * extract temperature for the read data and validate its !valid bit 
     */
    *out_temp >>= 6;
    if (*out_temp & 128)
    {
        SHR_ERR_EXIT(_SHR_E_FAIL, "temperature result marked as invalid\n");
    }
    *out_temp &= 127;

exit:
    SHR_IF_ERR_CONT(soc_sand_mbist_deinit_new(unit, SAND_MBIST_FLAG_SUPPRESS_MESSAGE, &jr2_mbist_device, &dynamic));

only_exit:
    SHR_FUNC_EXIT;
}

/*********************************************************************
*     Perform an mbist check on Jericho 2.
*     Stop on errors or not depending on skip_errors.
*********************************************************************/
int
soc_bist_all_jr2(
    const int unit,
    const int skip_errors)
{
    sand_mbist_dynamic_t dynamic = { 0, 0, 0, 0 };

    SHR_FUNC_INIT_VARS(unit);

    /*
     * Avoid MBIST on simulation
     */
    if (SAL_BOOT_PLISIM)
    {
        goto only_exit;
    }

    dynamic.skip_errors = skip_errors;
    /*
     * initialize MBIST 
     */
    SHR_IF_ERR_EXIT(soc_sand_mbist_init_new(unit, &jr2_mbist_device, &dynamic));

    /*
     * run the generated tests 
     */
    SAND_SHR_MBIST_TEST_SCRIPT(powerup_emulation, jr2_mbist_device);
    SAND_SHR_MBIST_TEST_SCRIPT(jr2_mbist_postrep_half1_090318, jr2_mbist_device);
    SAND_SHR_MBIST_TEST_SCRIPT(jr2_mbist_postrep_half2_090318, jr2_mbist_device);

exit:
    SHR_IF_ERR_CONT(soc_sand_mbist_deinit_new(unit, 0, &jr2_mbist_device, &dynamic));

only_exit:
    SHR_FUNC_EXIT;
}

#endif
