Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Mike/Desktop/organwsh/lab3/Processor/processor_test_isim_beh.exe -prj C:/Users/Mike/Desktop/organwsh/lab3/Processor/processor_test_beh.prj work.processor_test 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/mux.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/mux32Bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/demux1bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/mux4to1_32Bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/flipflop.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/demux2to4.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Reg1Bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/mux8to1_32Bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/demux3to8.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Reg4Bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Reg1BitR.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/mux16to1_32Bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/demux4to16.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Reg4BitR.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Reg32Bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/mux32to1_32Bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/mux16bit.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/demux5to32.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/compareModule.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/top.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/rfer.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/RegisterFile.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Reg32BitR.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Incrementor.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/IF_MEM.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Extender16to32.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Adder.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/MEMSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Immed_Control.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/IFSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/FSM.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/DECODE.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/ALU_Control.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/ALUSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/Datapath.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/CONTROL.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/processor.vhd" into library work
Parsing VHDL file "C:/Users/Mike/Desktop/organwsh/lab3/Processor/processor_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 162368 KB
Fuse CPU Usage: 468 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FSM [fsm_default]
Compiling architecture behavioral of entity ALU_Control [alu_control_default]
Compiling architecture behavioral of entity Immed_Control [immed_control_default]
Compiling architecture behavioral of entity CONTROL [control_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity flipflop [flipflop_default]
Compiling architecture behavioral of entity Reg1BitR [reg1bitr_default]
Compiling architecture behavioral of entity Reg4BitR [reg4bitr_default]
Compiling architecture structural of entity Reg32BitR [reg32bitr_default]
Compiling architecture syn of entity IF_MEM [if_mem_default]
Compiling architecture behavioral of entity Incrementor [incrementor_default]
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity mux32Bit [mux32bit_default]
Compiling architecture structral of entity IFSTAGE [ifstage_default]
Compiling package numeric_std
Compiling architecture behavioral of entity mux16Bit [mux16bit_default]
Compiling architecture structural of entity ImmedBox [immedbox_default]
Compiling architecture behavioral of entity mux5Bit [mux5bit_default]
Compiling architecture behavioral of entity demux [demux_default]
Compiling architecture behavioral of entity demux2to4 [demux2to4_default]
Compiling architecture behavioral of entity demux3to8 [demux3to8_default]
Compiling architecture behavioral of entity demux4to16 [demux4to16_default]
Compiling architecture behavioral of entity Decoder5to32 [decoder5to32_default]
Compiling architecture behavioral of entity Reg1Bit [reg1bit_default]
Compiling architecture behavioral of entity Reg4Bit [reg4bit_default]
Compiling architecture structural of entity Reg32Bit [reg32bit_default]
Compiling architecture behavioral of entity mux4to1_32Bit [mux4to1_32bit_default]
Compiling architecture behavioral of entity mux8to1_32Bit [mux8to1_32bit_default]
Compiling architecture behavioral of entity mux16to1_32Bit [mux16to1_32bit_default]
Compiling architecture behavioral of entity mux32to1_32Bit [mux32to1_32bit_default]
Compiling architecture behavioral of entity compareModule [comparemodule_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity DECODE [decode_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity ALUSTAGE [alustage_default]
Compiling architecture syn of entity Data_MEM [data_mem_default]
Compiling architecture behavioral of entity Datapath [datapath_default]
Compiling architecture structural of entity processor [processor_default]
Compiling architecture behavior of entity processor_test
Time Resolution for simulation is 1ps.
Waiting for 21 sub-compilation(s) to finish...
Compiled 82 VHDL Units
Built simulation executable C:/Users/Mike/Desktop/organwsh/lab3/Processor/processor_test_isim_beh.exe
Fuse Memory Usage: 189640 KB
Fuse CPU Usage: 1108 ms
