Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan  6 17:53:40 2023
| Host         : LAPTOP-91VRCND3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_in_wrapper_control_sets_placed.rpt
| Design       : hdmi_in_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   678 |
|    Minimum number of control sets                        |   678 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1918 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   678 |
| >= 0 to < 4        |    62 |
| >= 4 to < 6        |   121 |
| >= 6 to < 8        |    37 |
| >= 8 to < 10       |    90 |
| >= 10 to < 12      |    61 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |    12 |
| >= 16              |   263 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3770 |          950 |
| No           | No                    | Yes                    |             161 |           59 |
| No           | Yes                   | No                     |            2005 |          651 |
| Yes          | No                    | No                     |            3307 |          785 |
| Yes          | No                    | Yes                    |             150 |           36 |
| Yes          | Yes                   | No                     |            5881 |         1438 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                           Enable Signal                                                                                                                                          |                                                                                                                                                  Set/Reset Signal                                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                             | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2                                                                                                                                                                              |                1 |              1 |         1.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                    |                1 |              1 |         1.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/prmry_reset2                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_reset2                                                                                                                                                         |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_reset2                                                                                                                                                         |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                                                                           |                1 |              1 |         1.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_reset2                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2                                                                                                                                                                              |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/prmry_reset2                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                                                                        |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/prmry_reset2                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                          |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/prmry_reset2                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_reset2                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                                                                            |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/prmry_reset2                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_reset2                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/prmry_reset2                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_reset2                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_2_n_0                                                                                                                                                         | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                                                           |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                     |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/LockLostReset_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset                                                                                                             |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                            |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                              |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/aRst_int                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf                                                                                                                                | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_d2[1]_i_1_n_0                                                                                                                                  |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                     |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                           |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                            | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_d2[1]_i_1_n_0                                                                                                                                  |                1 |              2 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                        |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                          |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                            |                2 |              3 |         1.50 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/p_0_in                                                                                                                                                                          |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2                                                                                                                                                                             |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                        |                2 |              3 |         1.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2                                                                                                                                                                             |                1 |              3 |         3.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_pop                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/scndry_reset2                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next                                                                                                                                                       | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt[3]_i_1_n_0                                                                                                                                                                                         | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                                                                                                                     |                2 |              4 |         2.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/grdc.rd_data_count_i0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                             | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                              | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                              | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/scndry_reset2                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_0_2_i_1_n_0                   |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_0_2_i_1_n_0                   |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/scndry_reset2                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_0_2_i_1_n_0                   |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/reset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                    | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_0_2_i_1_n_0                   |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2_i_1_n_0                    |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d0                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2_i_1_n_0                      |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2_i_1_n_0                   |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                      | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/scndry_reset2                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_1/U0/reset                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2_i_1_n_0                   |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/p_2_out[3]                                                                                                                                                                                                                                                      | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  | hdmi_in_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                                                       | hdmi_in_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  | hdmi_in_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                                                       | hdmi_in_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                                                       | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                     | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                     | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                      | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[15]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/proc_sys_reset_0/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt[3]_i_1_n_0                                                                                                                                                                         | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr[3]_i_1_n_0                                                                                                                                                                    | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/p_2_out[3]                                                                                                                                                                                                                                                      | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                   | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/err_i_i_1_n_0                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt[3]_i_1_n_0                                                                                                                                                                                         | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[22]_i_1_n_0                                                                                       | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/all_idle_i_1_n_0                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/scndry_reset2                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/reset                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                                                             | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.gpio_OE[0]_i_1_n_0                                                                                                                                                                                                                                | hdmi_in_i/axi_gpio_btn/U0/bus2ip_reset                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_2_n_0                                                                                                                                                                                                                                    | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                            | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_OE[0]_i_1_n_0                                                                                                                                                                                                                                | hdmi_in_i/axi_gpio_led/U0/bus2ip_reset                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out[0]_i_1_n_0                                                                                                                                                                                                                          | hdmi_in_i/axi_gpio_led/U0/bus2ip_reset                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                            | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.gpio_OE[0]_i_1_n_0                                                                                                                                                                                                                                 | hdmi_in_i/axi_gpio_sw/U0/bus2ip_reset                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                               | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                             | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                         | hdmi_in_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                      | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                      | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[22]_i_1_n_0                                                                                       | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                           | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_raddr[9]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next                                                                                                                                                       | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                            | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_d2[1]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[10]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i[4]_i_1_n_0                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                           | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                               | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                           | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                               | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                           | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                               | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                   | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                       | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                             | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                           | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst                                                                           |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_2_n_0                                                                                                                                                                          | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                           | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                                          |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_incr_dbeat_cntr                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                              |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i0                                                                              |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/rst_processing_system7_0_100M/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                            | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                           | hdmi_in_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                               |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                             | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                           | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2_n_0                                                                                                                                                                          | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0                                                                                                                                                                                 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                           | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[10]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i[4]_i_1_n_0                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/frame_number_i                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                              | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst_i_1_n_0                                                                                                                                                                              |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_2_n_0                                                                                                                                                                          | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/scndry_out                                                                                                                                                                                             | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.chnl_current_frame[4]_i_1_n_0                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/any_grant                                                                                                                                                                                                            | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/rst_processing_system7_0_150M/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                         | hdmi_in_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                               |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  | hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                                                                                      | hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                           | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                1 |              5 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0                                                                                                                                                 | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth[5]_i_1_n_0                                                                                                                                                                 | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/reset                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_i_1_n_0                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/processing_system7_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/control_s_axi_U/waddr                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | hdmi_in_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/processing_system7_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[8]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[8]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_i_1_n_0                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth[5]_i_1_n_0                                                                                                                                                       | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GEN_STS_GRTR_THAN_8.undrflo_err_i_1_n_0                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                     | hdmi_in_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/rst_processing_system7_0_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | hdmi_in_i/rst_processing_system7_0_150M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int[19][6]_i_1_n_0                                                                                                                                                                                                        | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                   | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  | hdmi_in_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr__0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                               |                3 |              7 |         2.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_d1_i_1_n_0                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int[19][6]_i_1_n_0                                                                                                                                                                                                        | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_d1_i_1_n_0                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[3]_i_1_n_0                                                                                                                                                                                                                            | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[18][6]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_dynclk_0/U0/RST                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_led/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_2_n_0                                                                                                                                                                                                                            | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                            | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[19]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                            | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[13]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                            | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[25]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                            | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                            | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                          | hdmi_in_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                                                                               |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                 | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                 | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                           |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                            |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                           |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/MASTER_MODE_FRAME_CNT.chnl_current_frame[4]_i_1_n_0                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.chnl_current_frame[4]_i_1_n_0                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                        |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/any_grant                                                                                                                                                                                                            | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                       | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                    | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_d2[1]_i_1_n_0                                                                                                                                  |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                             | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_2_n_0                                                                                                                                                         | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[7]_i_1_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                             | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                 | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2_n_0                                                                                                                                                                                           | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1_n_0                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                 | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0                                                                                                                                                                                           | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn[7]_i_1_n_0                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                    | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                               | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1_n_0                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[12]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1_n_0                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  | hdmi_in_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pDataIn[7]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[18][6]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                         |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_fe                                                                                                                                                                                                                                           | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                           | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_led/U0/bus2ip_reset                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                           |                3 |              9 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_sw/U0/bus2ip_reset                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_btn/U0/bus2ip_reset                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_d2[1]_i_1_n_0                                                                                                                                  |                5 |              9 |         1.80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                3 |              9 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1_n_0                                                                                                         | hdmi_in_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                2 |              9 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1_n_0                                                                                                         | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                2 |              9 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst_i_1_n_0                                                                                                                                                          |                5 |              9 |         1.80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                                                   | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst                                                                         |                2 |              9 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/S_AXI_WREADY                                                                                                                                                                         | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1_n_0                                                                                                                                                                    | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                                        | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst                                                                         |                3 |              9 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[0]                                                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]                                                                                                                                                  |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count[9]_i_1_n_0                                                                                                              | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                           |                4 |             10 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]                                                          |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                               | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                      | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_1_n_0                                                                                                         | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/WR_RST_I[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                     | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                                                                              |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                      | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                         | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]                                                                                                                                                  |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                            | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                                                                              |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                             | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                                                      |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                        | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[0]                                                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                        | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[0]                                                                                                                                                 |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                               | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[0]                                                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count[9]_i_1_n_0                                                                                                              | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                           |                4 |             10 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]                                                          |                3 |             10 |         3.33 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                    | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                                                      |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]                                                                                                                                                  |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                               | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[0]                                                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                         | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                                                           |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst                                                                         |                4 |             10 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                                                           |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[0]                                                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/reset                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                               | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                2 |             10 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/scndry_reset2                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                   | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/scndry_reset2                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/ram_wr_en_pf                                                                                                                                                                    | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                                                                                                                     |                4 |             11 |         2.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn[7]_i_1_n_0                                                                                                                                                                                                                                                 |                7 |             11 |         1.57 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[0]                                                          |                4 |             11 |         2.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[10]_i_1_n_0                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int[10]_i_1_n_0                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                                           | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int[10]_i_1_n_0                                                                                                                                                                                                           | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                                                                   | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[10]_i_1_n_0                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/scndry_reset2                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                                                |                2 |             11 |         5.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                   | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/scndry_reset2                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                   | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/scndry_reset2                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                                                                                                                                         | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                                                                                                                     |                4 |             11 |         2.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                         | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst                                                                         |                2 |             11 |         5.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                                        |                                                                                                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                                                                               |                2 |             11 |         5.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/scndry_reset2                                                                                                                                                        |                2 |             11 |         5.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/A_port_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                                                                                                                 | hdmi_in_i/mmult_0/U0/reset                                                                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/scndry_reset2                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/scndry_reset2                                                                                                                                                        |                2 |             11 |         5.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/B_port_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                                                                                                                 | hdmi_in_i/mmult_0/U0/reset                                                                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                                                                                                                                        | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                                                                              |                3 |             12 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                                                      |                2 |             12 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                                                           |                2 |             12 |         6.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                                                                                                                                            | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                                                      | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_d                                                                                                                                                                                                                                      | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                                      | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                             | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/reset                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last[11]_i_1_n_0                                                                                                                                                                              | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.det_hsync_start_int[11]_i_1_n_0                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.det_hsync_start_int[11]_i_1_n_0                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                                                               | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int0                                                                                                                                                                                                                           | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int0                                                                                                                                                                                                                           | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                                                                            |                7 |             13 |         1.86 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                       | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                       | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                          |                6 |             13 |         2.17 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                                                                                                  |                5 |             13 |         2.60 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                      | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[40]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[20]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                                    | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                     | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/vsize_counter0                                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                                    | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/S_READY                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                            |                7 |             14 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2_n_0                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/mmult_0/U0/reset                                                                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                                          |                                                                                                                                                                                                                                                                                                                    |                4 |             15 |         3.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i                                                            |                                                                                                                                                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/reset                                                                                                                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_2_n_0                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0                                                                                                                                                                    |                6 |             15 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_2_n_0                                                                                                                                                                                                                                         | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                          | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/FIFO_RD_EN                                                                                                                                                                                                                                            | hdmi_in_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux[23]_i_1_n_0                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[12]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                            | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                               |                3 |             16 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                             | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[41]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                                                     | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst                                                                           |                4 |             16 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                                          | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst                                                                           |                4 |             16 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy                                                                                                                                                  |                5 |             16 |         3.20 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[22]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                                                   |                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[21]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                       | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                               |                4 |             16 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                               | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[42]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                                                                 |                8 |             17 |         2.12 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                9 |             17 |         1.89 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                        | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                           |                4 |             18 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                               | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                           |                3 |             18 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                        | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                           |                3 |             18 |         6.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                          | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                                                                                                                     |                3 |             18 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                         | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                4 |             18 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                5 |             18 |         3.60 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                               | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                           |                3 |             18 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                         | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                            |                4 |             18 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                                            |                4 |             18 |         4.50 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                       | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                          |                4 |             19 |         4.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                            | hdmi_in_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                 |                8 |             21 |         2.62 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                                                | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                                                                  |                5 |             22 |         4.40 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[3][31]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             22 |         4.40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                       | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                             |                8 |             22 |         2.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/genr_control_regs_int[3][31]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             22 |         5.50 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.det_v0sync_start_hori_int[11]_i_1_n_0                                                                                                                                                                                              | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                8 |             23 |         2.88 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[10][26]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[13][26]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             23 |         3.83 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[12][26]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[3][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.det_v0bp_start_hori_int[11]_i_1_n_0                                                                                                                                                                                                | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                6 |             23 |         3.83 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[0][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[11][26]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             23 |         5.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[10]_i_1_n_0                                                                                                                                                                               | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                                                          |                5 |             23 |         4.60 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[14][26]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             23 |         3.83 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[15][26]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             23 |         3.83 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[16][26]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             23 |         5.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[9][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             23 |         5.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[5][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             23 |         5.75 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[7][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[6][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             23 |         3.83 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[1][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             23 |         3.83 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[2][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             23 |         3.83 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[4][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[8][26]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                8 |             24 |         3.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[0][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             24 |         6.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[13][27]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                                                                                                                      | hdmi_in_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy                                                                                                                                                  |                6 |             24 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[6][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[16][27]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                                                                   | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                       |                4 |             24 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                              |                                                                                                                                                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[71]_i_1_n_0                                                           |                                                                                                                                                                                                                                                                                                                    |               11 |             24 |         2.18 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i                                                            |                                                                                                                                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                                          |                                                                                                                                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[10][27]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             24 |         6.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[1][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[11][27]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[4][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[8][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[3][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[5][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[9][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[2][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                8 |             24 |         3.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[14][27]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[12][27]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[15][27]                                                                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[7][27]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             24 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                                                           | hdmi_in_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                        | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                       | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]                                                                                                                                                                                                                                    | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last[10]_i_1_n_0                                                                                                                                                                                 | hdmi_in_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                               |                                                                                                                                                                                                                                                                                                                    |               10 |             26 |         2.60 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/S_AXIS_TREADY                                                                                          |                                                                                                                                                                                                                                                                                                                    |                9 |             26 |         2.89 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[23]_i_1_n_0                                                                                                                                                                                | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                                                                                            |                9 |             27 |         3.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                             | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             28 |         7.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_video/U0/bus2ip_reset                                                                                                                                                                                                                                                                           |                8 |             30 |         3.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1_n_0                                                                                                                                                                                                                                                       |               10 |             31 |         3.10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[43]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[45]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                               | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag[0]_i_1_n_0                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[6]                                                                                                                                                                                                                                        | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[23]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                       | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                         | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[26]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[27]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[20]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[23]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[21]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[24]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr02_out                                                                                                                         | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0                                                                                                                                                |                7 |             32 |         4.57 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[25]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[21]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/genr_control_regs_int[6]                                                                                                                                                                                                                                        | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[16]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[20]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[22]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[29]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[26]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[25]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[27]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[24]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[23]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[28]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_0_[3][0]                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg[33][31]_i_1_n_0                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[24]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/control_s_axi_U/int_A                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/control_s_axi_U/int_A3_out                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/control_s_axi_U/int_B                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/control_s_axi_U/int_B7_out                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/control_s_axi_U/int_C11_out                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/control_s_axi_U/int_C                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[16]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/mmult_0/U0/control_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                                                                                                                                                      | hdmi_in_i/mmult_0/U0/control_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[25]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/processing_system7_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[31]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[29]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[22]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[28]                                                                                                                                                                                                                                       | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[44]                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                   | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                                              |               23 |             32 |         1.39 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                   | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_0_[3][0]                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg[33][31]_i_1_n_0                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2][34]                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2][34]                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                                                       | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                                                             | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               13 |             34 |         2.62 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                               |               13 |             34 |         2.62 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |               13 |             34 |         2.62 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                6 |             34 |         5.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/S_READY                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               15 |             35 |         2.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               10 |             35 |         3.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/S_READY                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             35 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                7 |             35 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                       | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                                        |                6 |             35 |         5.83 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/processing_system7_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                6 |             36 |         6.00 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/ram_wr_en_pf                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[35]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                6 |             36 |         6.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | hdmi_in_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_pntr_plus1_pf_carry                                                                                                                                       | hdmi_in_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                                                                                                  |                9 |             36 |         4.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                           | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                               |                7 |             36 |         5.14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                                                                    |               18 |             37 |         2.06 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg[0]                                                                                                                                           | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |               11 |             38 |         3.45 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/S_AXIS_TREADY                                                                                             |                                                                                                                                                                                                                                                                                                                    |                8 |             38 |         4.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               16 |             38 |         2.38 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                        | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                               |                8 |             38 |         4.75 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_1_n_0                                                                                                                                                           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                               |               15 |             38 |         2.53 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_flag_slice_reg[1]                                                                                                                                           | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |               10 |             38 |         3.80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                8 |             39 |         4.88 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                5 |             40 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                      |                                                                                                                                                                                                                                                                                                                    |                5 |             40 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[49]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                6 |             41 |         6.83 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                              |                7 |             42 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                6 |             42 |         7.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |               18 |             42 |         2.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                   | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                         |                6 |             43 |         7.17 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[52]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               12 |             44 |         3.67 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                                    |               10 |             45 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/p_1_in                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               12 |             45 |         3.75 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/S_READY                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               11 |             45 |         4.09 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                9 |             45 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               10 |             45 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               11 |             45 |         4.09 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S_READY                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                9 |             45 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                   | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                         |                8 |             45 |         5.62 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[64]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                                    |               10 |             47 |         4.70 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                9 |             47 |         5.22 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                               | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                7 |             47 |         6.71 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                6 |             47 |         7.83 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                9 |             47 |         5.22 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/S_READY                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               11 |             47 |         4.27 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0                             |                                                                                                                                                                                                                                                                                                                    |               10 |             47 |         4.70 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                                            |                9 |             48 |         5.33 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0                                                                                                                                                                                                      |                8 |             48 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[51]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               12 |             49 |         4.08 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                               | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                                                  |                8 |             49 |         6.12 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_i_2_n_0                                                                                                                                                                                          | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid0                                                                                                                                                                                                                   |                7 |             50 |         7.14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_i_2_n_0                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid0                                                                                                                                                                                                                       |                8 |             50 |         6.25 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                7 |             50 |         7.14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                7 |             50 |         7.14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_i_1_n_0                                                                                                                                                                                                               |               15 |             51 |         3.40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               10 |             54 |         5.40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[63]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                                                                    |                9 |             54 |         6.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               12 |             54 |         4.50 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               19 |             70 |         3.68 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/S_READY                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               13 |             70 |         5.38 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               18 |             70 |         3.89 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/S_READY                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               17 |             70 |         4.12 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               14 |             70 |         5.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                9 |             72 |         8.00 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               15 |             72 |         4.80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               11 |             73 |         6.64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/S_READY                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               12 |             73 |         6.08 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               18 |             73 |         4.06 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               17 |             74 |         4.35 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/S_READY                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               17 |             74 |         4.35 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        |                                                                                                                                                                                                                                                                                                                    |               10 |             74 |         7.40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY                                                                                                                                                                         | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |               16 |             75 |         4.69 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[67]_i_1_n_0                                                                                                               | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |               22 |             78 |         3.55 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                            | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |               16 |             78 |         4.88 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               10 |             80 |         8.00 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_vid_in_axi4s_0/inst/VID_RESET0                                                                                                                                                                                                                                                                         |               21 |             82 |         3.90 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                                       |               29 |             82 |         2.83 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY                                                                                                                                                               | hdmi_in_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                                                |               18 |             82 |         4.56 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                               |                                                                                                                                                                                                                                                                                                                    |               16 |             98 |         6.12 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                            |                                                                                                                                                                                                                                                                                                                    |               23 |            101 |         4.39 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               30 |            102 |         3.40 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               29 |            109 |         3.76 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_1/U0/reset                                                                                                                                                                                                                                                                                          |               38 |            140 |         3.68 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                                | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid[12]_i_1_n_0                                                                                                                                                        |               28 |            141 |         5.04 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                                    | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid[12]_i_1_n_0                                                                                                                                                            |               27 |            141 |         5.22 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                                                                                       |               25 |            146 |         5.84 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               32 |            173 |         5.41 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |              195 |            744 |         3.82 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |              265 |            871 |         3.29 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |              220 |           1007 |         4.58 |
|  hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |              258 |           1136 |         4.40 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


