{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563776741971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563776741982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 02:25:41 2019 " "Processing started: Mon Jul 22 02:25:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563776741982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776741982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7part3 -c lab7part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7part3 -c lab7part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776741982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563776743133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563776743133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7part3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7part3 " "Found entity 1: lab7part3" {  } { { "lab7part3.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/lab7part3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563776759409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frameCounter lab7part3.v(95) " "Verilog HDL Implicit Net warning at lab7part3.v(95): created implicit net for \"frameCounter\"" {  } { { "lab7part3.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/lab7part3.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563776759410 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_man lab7part3.v(108) " "Verilog HDL Implicit Net warning at lab7part3.v(108): created implicit net for \"draw_man\"" {  } { { "lab7part3.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/lab7part3.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563776759410 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_original lab7part3.v(110) " "Verilog HDL Implicit Net warning at lab7part3.v(110): created implicit net for \"x_original\"" {  } { { "lab7part3.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/lab7part3.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563776759410 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_original lab7part3.v(111) " "Verilog HDL Implicit Net warning at lab7part3.v(111): created implicit net for \"y_original\"" {  } { { "lab7part3.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/lab7part3.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563776759410 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_man_finish lab7part3.v(114) " "Verilog HDL Implicit Net warning at lab7part3.v(114): created implicit net for \"draw_man_finish\"" {  } { { "lab7part3.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/lab7part3.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563776759410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7part3 " "Elaborating entity \"lab7part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563776759568 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_decoder.v 2 2 " "Using design file input_decoder.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_decoder " "Found entity 1: input_decoder" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563776759632 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Found entity 2: timer" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563776759632 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563776759632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_decoder input_decoder:INPUT " "Elaborating entity \"input_decoder\" for hierarchy \"input_decoder:INPUT\"" {  } { { "lab7part3.v" "INPUT" { Text "C:/Users/CloudsBlower/Desktop/Running-man/lab7part3.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563776759636 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state input_decoder.v(27) " "Verilog HDL Always Construct warning at input_decoder.v(27): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563776759654 "|lab7part3|input_decoder:INPUT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "input_decoder.v(57) " "Verilog HDL Case Statement warning at input_decoder.v(57): incomplete case statement has no default case item" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563776759655 "|lab7part3|input_decoder:INPUT"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "input_decoder.v(57) " "Verilog HDL Case Statement information at input_decoder.v(57): all case item expressions in this case statement are onehot" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1563776759655 "|lab7part3|input_decoder:INPUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start input_decoder.v(65) " "Verilog HDL Always Construct warning at input_decoder.v(65): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563776759656 "|lab7part3|input_decoder:INPUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start input_decoder.v(65) " "Inferred latch for \"start\" at input_decoder.v(65)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759657 "|lab7part3|input_decoder:INPUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DROP input_decoder.v(27) " "Inferred latch for \"next_state.DROP\" at input_decoder.v(27)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759658 "|lab7part3|input_decoder:INPUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DROP_WAIT input_decoder.v(27) " "Inferred latch for \"next_state.DROP_WAIT\" at input_decoder.v(27)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759658 "|lab7part3|input_decoder:INPUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CROUCH input_decoder.v(27) " "Inferred latch for \"next_state.CROUCH\" at input_decoder.v(27)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759659 "|lab7part3|input_decoder:INPUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CALC_JUMP input_decoder.v(27) " "Inferred latch for \"next_state.CALC_JUMP\" at input_decoder.v(27)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759659 "|lab7part3|input_decoder:INPUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.JUMP_SYNC input_decoder.v(27) " "Inferred latch for \"next_state.JUMP_SYNC\" at input_decoder.v(27)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759659 "|lab7part3|input_decoder:INPUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.JUMP_WAIT input_decoder.v(27) " "Inferred latch for \"next_state.JUMP_WAIT\" at input_decoder.v(27)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759659 "|lab7part3|input_decoder:INPUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT input_decoder.v(27) " "Inferred latch for \"next_state.WAIT\" at input_decoder.v(27)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759659 "|lab7part3|input_decoder:INPUT"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "start input_decoder.v(57) " "Can't resolve multiple constant drivers for net \"start\" at input_decoder.v(57)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759661 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "input_decoder.v(65) " "Constant driver at input_decoder.v(65)" {  } { { "input_decoder.v" "" { Text "C:/Users/CloudsBlower/Desktop/Running-man/input_decoder.v" 65 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759661 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "input_decoder:INPUT " "Can't elaborate user hierarchy \"input_decoder:INPUT\"" {  } { { "lab7part3.v" "INPUT" { Text "C:/Users/CloudsBlower/Desktop/Running-man/lab7part3.v" 55 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563776759663 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563776759866 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 22 02:25:59 2019 " "Processing ended: Mon Jul 22 02:25:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563776759866 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563776759866 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563776759866 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563776759866 ""}
