Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 26 15:50:13 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.115      -20.479                     33                24022        0.023        0.000                      0                24022        3.750        0.000                       0                  8329  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.115      -20.479                     33                24022        0.023        0.000                      0                24022        3.750        0.000                       0                  8329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           33  Failing Endpoints,  Worst Slack       -1.115ns,  Total Violation      -20.479ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 2.792ns (26.692%)  route 7.668ns (73.308%))
  Logic Levels:           17  (LUT2=1 LUT6=16)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X48Y39         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=16, routed)          0.496     3.911    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[51]
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.150     4.061 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.595     4.656    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.326     4.982 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042/O
                         net (fo=1, routed)           0.959     5.941    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042_n_3
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.065 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.324     6.389    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.513 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.500     7.013    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.137 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.303     7.441    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.565 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.295     7.860    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.984 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.477     8.461    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.585 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.292     8.878    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.002 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.293     9.295    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.419 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.293     9.711    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.835 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.301    10.136    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.260 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.319    10.580    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.704 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.389    11.093    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.217 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.264    11.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.149    11.754    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.878 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.292    12.170    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.294 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.125    13.419    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.616    12.795    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.230    13.024    
                         clock uncertainty           -0.154    12.870    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    12.304    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -1.017ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.356ns  (logic 2.792ns (26.961%)  route 7.564ns (73.039%))
  Logic Levels:           17  (LUT2=1 LUT6=16)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X48Y39         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=16, routed)          0.496     3.911    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[51]
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.150     4.061 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.595     4.656    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.326     4.982 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042/O
                         net (fo=1, routed)           0.959     5.941    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042_n_3
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.065 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.324     6.389    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.513 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.500     7.013    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.137 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.303     7.441    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.565 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.295     7.860    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.984 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.477     8.461    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.585 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.292     8.878    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.002 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.293     9.295    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.419 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.293     9.711    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.835 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.301    10.136    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.260 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.319    10.580    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.704 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.389    11.093    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.217 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.264    11.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.149    11.754    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.878 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.292    12.170    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.294 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.021    13.315    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.609    12.788    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.863    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    12.297    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                 -1.017    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 2.792ns (27.184%)  route 7.479ns (72.816%))
  Logic Levels:           17  (LUT2=1 LUT6=16)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X48Y39         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=16, routed)          0.496     3.911    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[51]
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.150     4.061 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.595     4.656    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.326     4.982 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042/O
                         net (fo=1, routed)           0.959     5.941    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042_n_3
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.065 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.324     6.389    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.513 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.500     7.013    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.137 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.303     7.441    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.565 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.295     7.860    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.984 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.477     8.461    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.585 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.292     8.878    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.002 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.293     9.295    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.419 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.293     9.711    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.835 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.301    10.136    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.260 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.319    10.580    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.704 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.389    11.093    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.217 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.264    11.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.149    11.754    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.878 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.292    12.170    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.294 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.936    13.230    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.528    12.707    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.230    12.936    
                         clock uncertainty           -0.154    12.782    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    12.216    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.010ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.272ns  (logic 2.792ns (27.180%)  route 7.480ns (72.820%))
  Logic Levels:           17  (LUT2=1 LUT6=16)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X48Y39         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=16, routed)          0.496     3.911    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[51]
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.150     4.061 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.595     4.656    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.326     4.982 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042/O
                         net (fo=1, routed)           0.959     5.941    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042_n_3
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.065 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.324     6.389    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.513 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.500     7.013    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.137 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.303     7.441    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.565 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.295     7.860    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.984 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.477     8.461    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.585 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.292     8.878    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.002 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.293     9.295    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.419 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.293     9.711    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.835 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.301    10.136    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.260 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.319    10.580    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.704 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.389    11.093    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.217 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.264    11.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.149    11.754    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.878 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.292    12.170    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.294 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.937    13.231    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.533    12.712    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.230    12.941    
                         clock uncertainty           -0.154    12.787    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    12.221    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                 -1.010    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 2.792ns (27.198%)  route 7.474ns (72.802%))
  Logic Levels:           17  (LUT2=1 LUT6=16)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X48Y39         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=16, routed)          0.496     3.911    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[51]
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.150     4.061 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.595     4.656    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.326     4.982 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042/O
                         net (fo=1, routed)           0.959     5.941    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042_n_3
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.065 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.324     6.389    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.513 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.500     7.013    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.137 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.303     7.441    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.565 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.295     7.860    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.984 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.477     8.461    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.585 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.292     8.878    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.002 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.293     9.295    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.419 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.293     9.711    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.835 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.301    10.136    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.260 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.319    10.580    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.704 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.389    11.093    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.217 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.264    11.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.149    11.754    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.878 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.292    12.170    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.294 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.930    13.225    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.606    12.785    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.230    13.014    
                         clock uncertainty           -0.154    12.860    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    12.294    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.926ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 2.792ns (27.195%)  route 7.475ns (72.805%))
  Logic Levels:           17  (LUT2=1 LUT6=16)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X48Y39         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=16, routed)          0.496     3.911    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[51]
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.150     4.061 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.595     4.656    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.326     4.982 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042/O
                         net (fo=1, routed)           0.959     5.941    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042_n_3
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.065 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.324     6.389    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.513 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.500     7.013    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.137 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.303     7.441    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.565 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.295     7.860    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.984 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.477     8.461    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.585 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.292     8.878    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.002 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.293     9.295    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.419 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.293     9.711    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.835 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.301    10.136    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.260 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.319    10.580    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.704 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.389    11.093    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.217 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.264    11.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.149    11.754    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.878 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.292    12.170    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.294 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.932    13.226    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.611    12.790    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    12.299    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                 -0.926    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.159ns  (logic 2.792ns (27.484%)  route 7.367ns (72.516%))
  Logic Levels:           17  (LUT2=1 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X48Y39         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  design_1_i/network_0/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=16, routed)          0.496     3.911    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[51]
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.150     4.061 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.595     4.656    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.326     4.982 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042/O
                         net (fo=1, routed)           0.959     5.941    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1042_n_3
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.065 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.324     6.389    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.513 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.500     7.013    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.137 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.303     7.441    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.565 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.295     7.860    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.984 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.477     8.461    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.585 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.292     8.878    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.002 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.293     9.295    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.419 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.293     9.711    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.835 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.301    10.136    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.260 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.319    10.580    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.704 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.389    11.093    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.217 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.264    11.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.149    11.754    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.878 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.292    12.170    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.294 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.823    13.118    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.526    12.705    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    12.214    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 2.688ns (26.463%)  route 7.470ns (73.537%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X45Y38         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  design_1_i/network_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=12, routed)          0.602     4.017    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[23]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.141 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_485/O
                         net (fo=6, routed)           0.438     4.578    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X47Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.702 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665/O
                         net (fo=3, routed)           0.410     5.112    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665_n_3
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.236 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034/O
                         net (fo=1, routed)           0.299     5.535    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     5.659 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022/O
                         net (fo=1, routed)           0.313     5.972    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022_n_3
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.096 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004/O
                         net (fo=1, routed)           0.423     6.519    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991/O
                         net (fo=1, routed)           0.343     6.987    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.111 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975/O
                         net (fo=1, routed)           0.492     7.602    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975_n_3
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.726 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.351     8.078    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.202 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943/O
                         net (fo=1, routed)           0.303     8.505    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943_n_3
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.629 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.303     8.932    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_3
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.056 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902/O
                         net (fo=1, routed)           0.161     9.217    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902_n_3
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.341 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.536     9.877    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.001 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837/O
                         net (fo=1, routed)           0.343    10.344    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837_n_3
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.468 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752/O
                         net (fo=1, routed)           0.384    10.852    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529/O
                         net (fo=1, routed)           0.309    11.285    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529_n_3
    SLICE_X28Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.409 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264/O
                         net (fo=1, routed)           0.161    11.571    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264_n_3
    SLICE_X28Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.695 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.294    11.989    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_3
    SLICE_X30Y29         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.004    13.117    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.526    12.705    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    12.214    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.105ns  (logic 2.688ns (26.601%)  route 7.417ns (73.399%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X45Y38         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  design_1_i/network_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=12, routed)          0.602     4.017    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[23]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.141 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_485/O
                         net (fo=6, routed)           0.438     4.578    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X47Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.702 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665/O
                         net (fo=3, routed)           0.410     5.112    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665_n_3
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.236 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034/O
                         net (fo=1, routed)           0.299     5.535    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     5.659 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022/O
                         net (fo=1, routed)           0.313     5.972    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022_n_3
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.096 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004/O
                         net (fo=1, routed)           0.423     6.519    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991/O
                         net (fo=1, routed)           0.343     6.987    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.111 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975/O
                         net (fo=1, routed)           0.492     7.602    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975_n_3
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.726 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.351     8.078    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.202 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943/O
                         net (fo=1, routed)           0.303     8.505    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943_n_3
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.629 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.303     8.932    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_3
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.056 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902/O
                         net (fo=1, routed)           0.161     9.217    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902_n_3
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.341 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.536     9.877    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.001 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837/O
                         net (fo=1, routed)           0.343    10.344    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837_n_3
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.468 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752/O
                         net (fo=1, routed)           0.384    10.852    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529/O
                         net (fo=1, routed)           0.309    11.285    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529_n_3
    SLICE_X28Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.409 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264/O
                         net (fo=1, routed)           0.161    11.571    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264_n_3
    SLICE_X28Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.695 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.294    11.989    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_3
    SLICE_X30Y29         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           0.951    13.064    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.533    12.712    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.230    12.941    
                         clock uncertainty           -0.154    12.787    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    12.221    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.171ns  (logic 2.688ns (26.427%)  route 7.483ns (73.573%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.665     2.959    design_1_i/network_0/inst/ap_clk
    SLICE_X45Y38         FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  design_1_i/network_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=12, routed)          0.602     4.017    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[23]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.141 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_485/O
                         net (fo=6, routed)           0.438     4.578    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X47Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.702 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665/O
                         net (fo=3, routed)           0.410     5.112    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665_n_3
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.236 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034/O
                         net (fo=1, routed)           0.299     5.535    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     5.659 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022/O
                         net (fo=1, routed)           0.313     5.972    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022_n_3
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.096 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004/O
                         net (fo=1, routed)           0.423     6.519    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004_n_3
    SLICE_X42Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991/O
                         net (fo=1, routed)           0.343     6.987    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991_n_3
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.111 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975/O
                         net (fo=1, routed)           0.492     7.602    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975_n_3
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.726 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.351     8.078    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.202 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943/O
                         net (fo=1, routed)           0.303     8.505    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943_n_3
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.629 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.303     8.932    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_3
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.056 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902/O
                         net (fo=1, routed)           0.161     9.217    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902_n_3
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.341 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.536     9.877    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.001 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837/O
                         net (fo=1, routed)           0.343    10.344    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837_n_3
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.468 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752/O
                         net (fo=1, routed)           0.384    10.852    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752_n_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529/O
                         net (fo=1, routed)           0.309    11.285    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529_n_3
    SLICE_X28Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.409 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264/O
                         net (fo=1, routed)           0.161    11.571    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264_n_3
    SLICE_X28Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.695 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.294    11.989    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_3
    SLICE_X30Y29         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.018    13.130    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        1.609    12.788    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.863    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    12.297    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                 -0.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1031]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.380%)  route 0.198ns (48.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.563     0.899    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[23]/Q
                         net (fo=2, routed)           0.198     1.260    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[7]
    SLICE_X36Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.305 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1031]_i_1/O
                         net (fo=1, routed)           0.000     1.305    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1031]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1031]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.825     1.191    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1031]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.121     1.282    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1031]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.846%)  route 0.181ns (56.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.181     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1052]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.262%)  route 0.228ns (61.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.549     0.885    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y62         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]/Q
                         net (fo=2, routed)           0.228     1.253    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[28]
    SLICE_X49Y57         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1052]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.823     1.189    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X49Y57         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1052]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.071     1.225    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1052]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1026]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.931%)  route 0.203ns (59.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.551     0.887    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y59         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=2, routed)           0.203     1.231    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[2]
    SLICE_X49Y57         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.823     1.189    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X49Y57         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1026]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.047     1.201    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1026]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.559     0.895    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y50         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/Q
                         net (fo=1, routed)           0.056     1.091    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIA0
    SLICE_X32Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.826     1.192    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X32Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.055    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.593     0.929    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y39         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.125    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X16Y39         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.863     1.229    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X16Y39         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.287     0.942    
    SLICE_X16Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1053]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.555     0.891    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X43Y58         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1053]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1053]/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X42Y58         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.823     1.189    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X42Y58         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.051    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.783%)  route 0.230ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.576     0.912    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X56Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][4]/Q
                         net (fo=1, routed)           0.230     1.269    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[36]
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.887     1.253    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.264     0.989    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.232    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1079]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.471%)  route 0.218ns (59.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.552     0.888    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X50Y56         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1079]/Q
                         net (fo=1, routed)           0.218     1.253    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIC1
    SLICE_X46Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.824     1.190    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X46Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.216    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1080]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.821%)  route 0.219ns (57.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.550     0.886    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y60         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[55]/Q
                         net (fo=2, routed)           0.219     1.269    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[56]
    SLICE_X49Y61         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8330, routed)        0.822     1.188    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X49Y61         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1080]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.075     1.228    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1080]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6   design_1_i/network_0/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6   design_1_i/network_0/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK



