/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009-2016 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL9300
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL9300_SOC_REG_DEFINITION_H__
#define __RTL9300_SOC_REG_DEFINITION_H__

/*
 * Feature: SYS_REG
 */
#define RTL9300_CHIPID_ADDR                                                                                    (0x0)
  #define RTL9300_CHIPID_chipid_OFFSET                                                                         (0)
  #define RTL9300_CHIPID_chipid_MASK                                                                           (0xFFFFFFFF << RTL9300_CHIPID_chipid_OFFSET)

#define RTL9300_RMR_ADDR                                                                                       (0x4)
  #define RTL9300_RMR_RL_Number_OFFSET                                                                         (12)
  #define RTL9300_RMR_RL_Number_MASK                                                                           (0xFFFFF << RTL9300_RMR_RL_Number_OFFSET)
  #define RTL9300_RMR_VERID_OFFSET                                                                             (8)
  #define RTL9300_RMR_VERID_MASK                                                                               (0xF << RTL9300_RMR_VERID_OFFSET)

#define RTL9300_LBTOCR_ADDR                                                                                    (0x8)
  #define RTL9300_LBTOCR_timeout_en_OFFSET                                                                     (3)
  #define RTL9300_LBTOCR_timeout_en_MASK                                                                       (0x1 << RTL9300_LBTOCR_timeout_en_OFFSET)
  #define RTL9300_LBTOCR_timeout_limit_OFFSET                                                                  (0)
  #define RTL9300_LBTOCR_timeout_limit_MASK                                                                    (0x7 << RTL9300_LBTOCR_timeout_limit_OFFSET)

#define RTL9300_LBPCR_ADDR                                                                                     (0xC)
  #define RTL9300_LBPCR_Arb_lock_ok_lx2_OFFSET                                                                 (13)
  #define RTL9300_LBPCR_Arb_lock_ok_lx2_MASK                                                                   (0x1 << RTL9300_LBPCR_Arb_lock_ok_lx2_OFFSET)
  #define RTL9300_LBPCR_Arb_lock_bus_lx2_OFFSET                                                                (10)
  #define RTL9300_LBPCR_Arb_lock_bus_lx2_MASK                                                                  (0x1 << RTL9300_LBPCR_Arb_lock_bus_lx2_OFFSET)
  #define RTL9300_LBPCR_lx2_arbitor_mode_OFFSET                                                                (4)
  #define RTL9300_LBPCR_lx2_arbitor_mode_MASK                                                                  (0x3 << RTL9300_LBPCR_lx2_arbitor_mode_OFFSET)

#define RTL9300_LB2ACR0_ADDR                                                                                   (0x30)
  #define RTL9300_LB2ACR0_slot7_own_OFFSET                                                                     (28)
  #define RTL9300_LB2ACR0_slot7_own_MASK                                                                       (0xF << RTL9300_LB2ACR0_slot7_own_OFFSET)
  #define RTL9300_LB2ACR0_slot6_own_OFFSET                                                                     (24)
  #define RTL9300_LB2ACR0_slot6_own_MASK                                                                       (0xF << RTL9300_LB2ACR0_slot6_own_OFFSET)
  #define RTL9300_LB2ACR0_slot5_own_OFFSET                                                                     (20)
  #define RTL9300_LB2ACR0_slot5_own_MASK                                                                       (0xF << RTL9300_LB2ACR0_slot5_own_OFFSET)
  #define RTL9300_LB2ACR0_slot4_own_OFFSET                                                                     (16)
  #define RTL9300_LB2ACR0_slot4_own_MASK                                                                       (0xF << RTL9300_LB2ACR0_slot4_own_OFFSET)
  #define RTL9300_LB2ACR0_slot3_own_OFFSET                                                                     (12)
  #define RTL9300_LB2ACR0_slot3_own_MASK                                                                       (0xF << RTL9300_LB2ACR0_slot3_own_OFFSET)
  #define RTL9300_LB2ACR0_slot2_own_OFFSET                                                                     (8)
  #define RTL9300_LB2ACR0_slot2_own_MASK                                                                       (0xF << RTL9300_LB2ACR0_slot2_own_OFFSET)
  #define RTL9300_LB2ACR0_slot1_own_OFFSET                                                                     (4)
  #define RTL9300_LB2ACR0_slot1_own_MASK                                                                       (0xF << RTL9300_LB2ACR0_slot1_own_OFFSET)
  #define RTL9300_LB2ACR0_slot0_own_OFFSET                                                                     (0)
  #define RTL9300_LB2ACR0_slot0_own_MASK                                                                       (0xF << RTL9300_LB2ACR0_slot0_own_OFFSET)

#define RTL9300_LB2ACR1_ADDR                                                                                   (0x34)
  #define RTL9300_LB2ACR1_slot15_own_OFFSET                                                                    (28)
  #define RTL9300_LB2ACR1_slot15_own_MASK                                                                      (0xF << RTL9300_LB2ACR1_slot15_own_OFFSET)
  #define RTL9300_LB2ACR1_slot14_own_OFFSET                                                                    (24)
  #define RTL9300_LB2ACR1_slot14_own_MASK                                                                      (0xF << RTL9300_LB2ACR1_slot14_own_OFFSET)
  #define RTL9300_LB2ACR1_slot13_own_OFFSET                                                                    (20)
  #define RTL9300_LB2ACR1_slot13_own_MASK                                                                      (0xF << RTL9300_LB2ACR1_slot13_own_OFFSET)
  #define RTL9300_LB2ACR1_slot12_own_OFFSET                                                                    (16)
  #define RTL9300_LB2ACR1_slot12_own_MASK                                                                      (0xF << RTL9300_LB2ACR1_slot12_own_OFFSET)
  #define RTL9300_LB2ACR1_slot11_own_OFFSET                                                                    (12)
  #define RTL9300_LB2ACR1_slot11_own_MASK                                                                      (0xF << RTL9300_LB2ACR1_slot11_own_OFFSET)
  #define RTL9300_LB2ACR1_slot10_own_OFFSET                                                                    (8)
  #define RTL9300_LB2ACR1_slot10_own_MASK                                                                      (0xF << RTL9300_LB2ACR1_slot10_own_OFFSET)
  #define RTL9300_LB2ACR1_slot9_own_OFFSET                                                                     (4)
  #define RTL9300_LB2ACR1_slot9_own_MASK                                                                       (0xF << RTL9300_LB2ACR1_slot9_own_OFFSET)
  #define RTL9300_LB2ACR1_slot8_own_OFFSET                                                                     (0)
  #define RTL9300_LB2ACR1_slot8_own_MASK                                                                       (0xF << RTL9300_LB2ACR1_slot8_own_OFFSET)

#define RTL9300_LB2ACR2_ADDR                                                                                   (0x38)
  #define RTL9300_LB2ACR2_slot16_own_OFFSET                                                                    (28)
  #define RTL9300_LB2ACR2_slot16_own_MASK                                                                      (0xF << RTL9300_LB2ACR2_slot16_own_OFFSET)
  #define RTL9300_LB2ACR2_slot17_own_OFFSET                                                                    (24)
  #define RTL9300_LB2ACR2_slot17_own_MASK                                                                      (0xF << RTL9300_LB2ACR2_slot17_own_OFFSET)
  #define RTL9300_LB2ACR2_slot18_own_OFFSET                                                                    (20)
  #define RTL9300_LB2ACR2_slot18_own_MASK                                                                      (0xF << RTL9300_LB2ACR2_slot18_own_OFFSET)
  #define RTL9300_LB2ACR2_slot19_own_OFFSET                                                                    (16)
  #define RTL9300_LB2ACR2_slot19_own_MASK                                                                      (0xF << RTL9300_LB2ACR2_slot19_own_OFFSET)
  #define RTL9300_LB2ACR2_slot20_own_OFFSET                                                                    (12)
  #define RTL9300_LB2ACR2_slot20_own_MASK                                                                      (0xF << RTL9300_LB2ACR2_slot20_own_OFFSET)
  #define RTL9300_LB2ACR2_slot21_own_OFFSET                                                                    (8)
  #define RTL9300_LB2ACR2_slot21_own_MASK                                                                      (0xF << RTL9300_LB2ACR2_slot21_own_OFFSET)
  #define RTL9300_LB2ACR2_slot22_own_OFFSET                                                                    (4)
  #define RTL9300_LB2ACR2_slot22_own_MASK                                                                      (0xF << RTL9300_LB2ACR2_slot22_own_OFFSET)
  #define RTL9300_LB2ACR2_slot23_own_OFFSET                                                                    (0)
  #define RTL9300_LB2ACR2_slot23_own_MASK                                                                      (0xF << RTL9300_LB2ACR2_slot23_own_OFFSET)

#define RTL9300_LB2ACR3_ADDR                                                                                   (0x3C)
  #define RTL9300_LB2ACR3_slot31_own_OFFSET                                                                    (28)
  #define RTL9300_LB2ACR3_slot31_own_MASK                                                                      (0xF << RTL9300_LB2ACR3_slot31_own_OFFSET)
  #define RTL9300_LB2ACR3_slot30_own_OFFSET                                                                    (24)
  #define RTL9300_LB2ACR3_slot30_own_MASK                                                                      (0xF << RTL9300_LB2ACR3_slot30_own_OFFSET)
  #define RTL9300_LB2ACR3_slot29_own_OFFSET                                                                    (20)
  #define RTL9300_LB2ACR3_slot29_own_MASK                                                                      (0xF << RTL9300_LB2ACR3_slot29_own_OFFSET)
  #define RTL9300_LB2ACR3_slot28_own_OFFSET                                                                    (16)
  #define RTL9300_LB2ACR3_slot28_own_MASK                                                                      (0xF << RTL9300_LB2ACR3_slot28_own_OFFSET)
  #define RTL9300_LB2ACR3_slot27_own_OFFSET                                                                    (12)
  #define RTL9300_LB2ACR3_slot27_own_MASK                                                                      (0xF << RTL9300_LB2ACR3_slot27_own_OFFSET)
  #define RTL9300_LB2ACR3_slot26_own_OFFSET                                                                    (8)
  #define RTL9300_LB2ACR3_slot26_own_MASK                                                                      (0xF << RTL9300_LB2ACR3_slot26_own_OFFSET)
  #define RTL9300_LB2ACR3_slot25_own_OFFSET                                                                    (4)
  #define RTL9300_LB2ACR3_slot25_own_MASK                                                                      (0xF << RTL9300_LB2ACR3_slot25_own_OFFSET)
  #define RTL9300_LB2ACR3_slot24_own_OFFSET                                                                    (0)
  #define RTL9300_LB2ACR3_slot24_own_MASK                                                                      (0xF << RTL9300_LB2ACR3_slot24_own_OFFSET)

#define RTL9300_SSR_ADDR                                                                                       (0x44)
  #define RTL9300_SSR_gnt_dly_OFFSET                                                                           (8)
  #define RTL9300_SSR_gnt_dly_MASK                                                                             (0x7 << RTL9300_SSR_gnt_dly_OFFSET)
  #define RTL9300_SSR_cksel_ocp1_OFFSET                                                                        (3)
  #define RTL9300_SSR_cksel_ocp1_MASK                                                                          (0x1 << RTL9300_SSR_cksel_ocp1_OFFSET)
  #define RTL9300_SSR_ckse_ocp0_OFFSET                                                                         (2)
  #define RTL9300_SSR_ckse_ocp0_MASK                                                                           (0x1 << RTL9300_SSR_ckse_ocp0_OFFSET)
  #define RTL9300_SSR_soc_init_rdy_OFFSET                                                                      (0)
  #define RTL9300_SSR_soc_init_rdy_MASK                                                                        (0x1 << RTL9300_SSR_soc_init_rdy_OFFSET)

#define RTL9300_BDSEL_ADDR                                                                                     (0x4C)
  #define RTL9300_BDSEL_debug_mode_OFFSET                                                                      (31)
  #define RTL9300_BDSEL_debug_mode_MASK                                                                        (0x1 << RTL9300_BDSEL_debug_mode_OFFSET)
  #define RTL9300_BDSEL_dbgo_sel_OFFSET                                                                        (0)
  #define RTL9300_BDSEL_dbgo_sel_MASK                                                                          (0xFFFF << RTL9300_BDSEL_dbgo_sel_OFFSET)

/*
 * Feature: PAD_CTRL
 */
#define RTL9300_PSR0_ADDR                                                                                      (0x100)
  #define RTL9300_PSR0_pin_dramtype_OFFSET                                                                     (18)
  #define RTL9300_PSR0_pin_dramtype_MASK                                                                       (0x3 << RTL9300_PSR0_pin_dramtype_OFFSET)
  #define RTL9300_PSR0_pin_btuptype_OFFSET                                                                     (16)
  #define RTL9300_PSR0_pin_btuptype_MASK                                                                       (0x3 << RTL9300_PSR0_pin_btuptype_OFFSET)
  #define RTL9300_PSR0_pin_enctrlch_OFFSET                                                                     (15)
  #define RTL9300_PSR0_pin_enctrlch_MASK                                                                       (0x1 << RTL9300_PSR0_pin_enctrlch_OFFSET)
  #define RTL9300_PSR0_reg_spictrl_type_OFFSET                                                                 (9)
  #define RTL9300_PSR0_reg_spictrl_type_MASK                                                                   (0x1 << RTL9300_PSR0_reg_spictrl_type_OFFSET)
  #define RTL9300_PSR0_flshcfg_OFFSET                                                                          (8)
  #define RTL9300_PSR0_flshcfg_MASK                                                                            (0x1 << RTL9300_PSR0_flshcfg_OFFSET)
  #define RTL9300_PSR0_reg_SPIF_4B_EN_OFFSET                                                                   (7)
  #define RTL9300_PSR0_reg_SPIF_4B_EN_MASK                                                                     (0x1 << RTL9300_PSR0_reg_SPIF_4B_EN_OFFSET)
  #define RTL9300_PSR0_pin_cksel_OFFSET                                                                        (6)
  #define RTL9300_PSR0_pin_cksel_MASK                                                                          (0x1 << RTL9300_PSR0_pin_cksel_OFFSET)
  #define RTL9300_PSR0_testmode_OFFSET                                                                         (5)
  #define RTL9300_PSR0_testmode_MASK                                                                           (0x1 << RTL9300_PSR0_testmode_OFFSET)
  #define RTL9300_PSR0_spdup_OFFSET                                                                            (4)
  #define RTL9300_PSR0_spdup_MASK                                                                              (0x1 << RTL9300_PSR0_spdup_OFFSET)
  #define RTL9300_PSR0_cpmode_OFFSET                                                                           (0)
  #define RTL9300_PSR0_cpmode_MASK                                                                             (0xF << RTL9300_PSR0_cpmode_OFFSET)

#define RTL9300_PSR1_ADDR                                                                                      (0x104)
  #define RTL9300_PSR1_pin_spifben_OFFSET                                                                      (2)
  #define RTL9300_PSR1_pin_spifben_MASK                                                                        (0x1 << RTL9300_PSR1_pin_spifben_OFFSET)
  #define RTL9300_PSR1_pin_sdckg_div_OFFSET                                                                    (0)
  #define RTL9300_PSR1_pin_sdckg_div_MASK                                                                      (0x3 << RTL9300_PSR1_pin_sdckg_div_OFFSET)

#define RTL9300_DMDIPDCR0_ADDR                                                                                 (0x118)
  #define RTL9300_DMDIPDCR0_DTN_OFFSET                                                                         (24)
  #define RTL9300_DMDIPDCR0_DTN_MASK                                                                           (0x3 << RTL9300_DMDIPDCR0_DTN_OFFSET)
  #define RTL9300_DMDIPDCR0_DTP_OFFSET                                                                         (22)
  #define RTL9300_DMDIPDCR0_DTP_MASK                                                                           (0x3 << RTL9300_DMDIPDCR0_DTP_OFFSET)
  #define RTL9300_DMDIPDCR0_Force_Mode_OFFSET                                                                  (21)
  #define RTL9300_DMDIPDCR0_Force_Mode_MASK                                                                    (0x1 << RTL9300_DMDIPDCR0_Force_Mode_OFFSET)
  #define RTL9300_DMDIPDCR0_Drv_OFFSET                                                                         (20)
  #define RTL9300_DMDIPDCR0_Drv_MASK                                                                           (0x1 << RTL9300_DMDIPDCR0_Drv_OFFSET)
  #define RTL9300_DMDIPDCR0_NT_OFFSET                                                                          (17)
  #define RTL9300_DMDIPDCR0_NT_MASK                                                                            (0x7 << RTL9300_DMDIPDCR0_NT_OFFSET)
  #define RTL9300_DMDIPDCR0_PT_OFFSET                                                                          (14)
  #define RTL9300_DMDIPDCR0_PT_MASK                                                                            (0x7 << RTL9300_DMDIPDCR0_PT_OFFSET)
  #define RTL9300_DMDIPDCR0_PLSB_OFFSET                                                                        (12)
  #define RTL9300_DMDIPDCR0_PLSB_MASK                                                                          (0x3 << RTL9300_DMDIPDCR0_PLSB_OFFSET)
  #define RTL9300_DMDIPDCR0_TTCN_OFFSET                                                                        (9)
  #define RTL9300_DMDIPDCR0_TTCN_MASK                                                                          (0x7 << RTL9300_DMDIPDCR0_TTCN_OFFSET)
  #define RTL9300_DMDIPDCR0_TTCP_OFFSET                                                                        (6)
  #define RTL9300_DMDIPDCR0_TTCP_MASK                                                                          (0x7 << RTL9300_DMDIPDCR0_TTCP_OFFSET)
  #define RTL9300_DMDIPDCR0_TTFN_OFFSET                                                                        (3)
  #define RTL9300_DMDIPDCR0_TTFN_MASK                                                                          (0x7 << RTL9300_DMDIPDCR0_TTFN_OFFSET)
  #define RTL9300_DMDIPDCR0_TTFP_OFFSET                                                                        (0)
  #define RTL9300_DMDIPDCR0_TTFP_MASK                                                                          (0x7 << RTL9300_DMDIPDCR0_TTFP_OFFSET)

#define RTL9300_DMDIPDCR1_ADDR                                                                                 (0x11C)
  #define RTL9300_DMDIPDCR1_DTN_OFFSET                                                                         (24)
  #define RTL9300_DMDIPDCR1_DTN_MASK                                                                           (0x3 << RTL9300_DMDIPDCR1_DTN_OFFSET)
  #define RTL9300_DMDIPDCR1_DTP_OFFSET                                                                         (22)
  #define RTL9300_DMDIPDCR1_DTP_MASK                                                                           (0x3 << RTL9300_DMDIPDCR1_DTP_OFFSET)
  #define RTL9300_DMDIPDCR1_Force_Mode_OFFSET                                                                  (21)
  #define RTL9300_DMDIPDCR1_Force_Mode_MASK                                                                    (0x1 << RTL9300_DMDIPDCR1_Force_Mode_OFFSET)
  #define RTL9300_DMDIPDCR1_Drv_OFFSET                                                                         (20)
  #define RTL9300_DMDIPDCR1_Drv_MASK                                                                           (0x1 << RTL9300_DMDIPDCR1_Drv_OFFSET)
  #define RTL9300_DMDIPDCR1_NT_OFFSET                                                                          (17)
  #define RTL9300_DMDIPDCR1_NT_MASK                                                                            (0x7 << RTL9300_DMDIPDCR1_NT_OFFSET)
  #define RTL9300_DMDIPDCR1_PT_OFFSET                                                                          (14)
  #define RTL9300_DMDIPDCR1_PT_MASK                                                                            (0x7 << RTL9300_DMDIPDCR1_PT_OFFSET)
  #define RTL9300_DMDIPDCR1_PLSB_OFFSET                                                                        (12)
  #define RTL9300_DMDIPDCR1_PLSB_MASK                                                                          (0x3 << RTL9300_DMDIPDCR1_PLSB_OFFSET)
  #define RTL9300_DMDIPDCR1_TTCN_OFFSET                                                                        (9)
  #define RTL9300_DMDIPDCR1_TTCN_MASK                                                                          (0x7 << RTL9300_DMDIPDCR1_TTCN_OFFSET)
  #define RTL9300_DMDIPDCR1_TTCP_OFFSET                                                                        (6)
  #define RTL9300_DMDIPDCR1_TTCP_MASK                                                                          (0x7 << RTL9300_DMDIPDCR1_TTCP_OFFSET)
  #define RTL9300_DMDIPDCR1_TTFN_OFFSET                                                                        (3)
  #define RTL9300_DMDIPDCR1_TTFN_MASK                                                                          (0x7 << RTL9300_DMDIPDCR1_TTFN_OFFSET)
  #define RTL9300_DMDIPDCR1_TTFP_OFFSET                                                                        (0)
  #define RTL9300_DMDIPDCR1_TTFP_MASK                                                                          (0x7 << RTL9300_DMDIPDCR1_TTFP_OFFSET)

#define RTL9300_DMDIPDCR2_ADDR                                                                                 (0x120)
  #define RTL9300_DMDIPDCR2_DTN_OFFSET                                                                         (24)
  #define RTL9300_DMDIPDCR2_DTN_MASK                                                                           (0x3 << RTL9300_DMDIPDCR2_DTN_OFFSET)
  #define RTL9300_DMDIPDCR2_DTP_OFFSET                                                                         (22)
  #define RTL9300_DMDIPDCR2_DTP_MASK                                                                           (0x3 << RTL9300_DMDIPDCR2_DTP_OFFSET)
  #define RTL9300_DMDIPDCR2_Force_Mode_OFFSET                                                                  (21)
  #define RTL9300_DMDIPDCR2_Force_Mode_MASK                                                                    (0x1 << RTL9300_DMDIPDCR2_Force_Mode_OFFSET)
  #define RTL9300_DMDIPDCR2_Drv_OFFSET                                                                         (20)
  #define RTL9300_DMDIPDCR2_Drv_MASK                                                                           (0x1 << RTL9300_DMDIPDCR2_Drv_OFFSET)
  #define RTL9300_DMDIPDCR2_NT_OFFSET                                                                          (17)
  #define RTL9300_DMDIPDCR2_NT_MASK                                                                            (0x7 << RTL9300_DMDIPDCR2_NT_OFFSET)
  #define RTL9300_DMDIPDCR2_PT_OFFSET                                                                          (14)
  #define RTL9300_DMDIPDCR2_PT_MASK                                                                            (0x7 << RTL9300_DMDIPDCR2_PT_OFFSET)
  #define RTL9300_DMDIPDCR2_PLSB_OFFSET                                                                        (12)
  #define RTL9300_DMDIPDCR2_PLSB_MASK                                                                          (0x3 << RTL9300_DMDIPDCR2_PLSB_OFFSET)
  #define RTL9300_DMDIPDCR2_TTCN_OFFSET                                                                        (9)
  #define RTL9300_DMDIPDCR2_TTCN_MASK                                                                          (0x7 << RTL9300_DMDIPDCR2_TTCN_OFFSET)
  #define RTL9300_DMDIPDCR2_TTCP_OFFSET                                                                        (6)
  #define RTL9300_DMDIPDCR2_TTCP_MASK                                                                          (0x7 << RTL9300_DMDIPDCR2_TTCP_OFFSET)
  #define RTL9300_DMDIPDCR2_TTFN_OFFSET                                                                        (3)
  #define RTL9300_DMDIPDCR2_TTFN_MASK                                                                          (0x7 << RTL9300_DMDIPDCR2_TTFN_OFFSET)
  #define RTL9300_DMDIPDCR2_TTFP_OFFSET                                                                        (0)
  #define RTL9300_DMDIPDCR2_TTFP_MASK                                                                          (0x7 << RTL9300_DMDIPDCR2_TTFP_OFFSET)

#define RTL9300_DMDIPDCR3_ADDR                                                                                 (0x124)
  #define RTL9300_DMDIPDCR3_DTN_OFFSET                                                                         (24)
  #define RTL9300_DMDIPDCR3_DTN_MASK                                                                           (0x3 << RTL9300_DMDIPDCR3_DTN_OFFSET)
  #define RTL9300_DMDIPDCR3_DTP_OFFSET                                                                         (22)
  #define RTL9300_DMDIPDCR3_DTP_MASK                                                                           (0x3 << RTL9300_DMDIPDCR3_DTP_OFFSET)
  #define RTL9300_DMDIPDCR3_Force_Mode_OFFSET                                                                  (21)
  #define RTL9300_DMDIPDCR3_Force_Mode_MASK                                                                    (0x1 << RTL9300_DMDIPDCR3_Force_Mode_OFFSET)
  #define RTL9300_DMDIPDCR3_Drv_OFFSET                                                                         (20)
  #define RTL9300_DMDIPDCR3_Drv_MASK                                                                           (0x1 << RTL9300_DMDIPDCR3_Drv_OFFSET)
  #define RTL9300_DMDIPDCR3_NT_OFFSET                                                                          (17)
  #define RTL9300_DMDIPDCR3_NT_MASK                                                                            (0x7 << RTL9300_DMDIPDCR3_NT_OFFSET)
  #define RTL9300_DMDIPDCR3_PT_OFFSET                                                                          (14)
  #define RTL9300_DMDIPDCR3_PT_MASK                                                                            (0x7 << RTL9300_DMDIPDCR3_PT_OFFSET)
  #define RTL9300_DMDIPDCR3_PLSB_OFFSET                                                                        (12)
  #define RTL9300_DMDIPDCR3_PLSB_MASK                                                                          (0x3 << RTL9300_DMDIPDCR3_PLSB_OFFSET)
  #define RTL9300_DMDIPDCR3_TTCN_OFFSET                                                                        (9)
  #define RTL9300_DMDIPDCR3_TTCN_MASK                                                                          (0x7 << RTL9300_DMDIPDCR3_TTCN_OFFSET)
  #define RTL9300_DMDIPDCR3_TTCP_OFFSET                                                                        (6)
  #define RTL9300_DMDIPDCR3_TTCP_MASK                                                                          (0x7 << RTL9300_DMDIPDCR3_TTCP_OFFSET)
  #define RTL9300_DMDIPDCR3_TTFN_OFFSET                                                                        (3)
  #define RTL9300_DMDIPDCR3_TTFN_MASK                                                                          (0x7 << RTL9300_DMDIPDCR3_TTFN_OFFSET)
  #define RTL9300_DMDIPDCR3_TTFP_OFFSET                                                                        (0)
  #define RTL9300_DMDIPDCR3_TTFP_MASK                                                                          (0x7 << RTL9300_DMDIPDCR3_TTFP_OFFSET)

#define RTL9300_DDMIPDCR_ADDR                                                                                  (0x128)
  #define RTL9300_DDMIPDCR_HDQM_Drv_OFFSET                                                                     (25)
  #define RTL9300_DDMIPDCR_HDQM_Drv_MASK                                                                       (0x1 << RTL9300_DDMIPDCR_HDQM_Drv_OFFSET)
  #define RTL9300_DDMIPDCR_HDQM_NT_OFFSET                                                                      (22)
  #define RTL9300_DDMIPDCR_HDQM_NT_MASK                                                                        (0x7 << RTL9300_DDMIPDCR_HDQM_NT_OFFSET)
  #define RTL9300_DDMIPDCR_HDQM_PT_OFFSET                                                                      (19)
  #define RTL9300_DDMIPDCR_HDQM_PT_MASK                                                                        (0x7 << RTL9300_DDMIPDCR_HDQM_PT_OFFSET)
  #define RTL9300_DDMIPDCR_HDQM_PLSB_OFFSET                                                                    (17)
  #define RTL9300_DDMIPDCR_HDQM_PLSB_MASK                                                                      (0x3 << RTL9300_DDMIPDCR_HDQM_PLSB_OFFSET)
  #define RTL9300_DDMIPDCR_NT_OFFSET                                                                           (16)
  #define RTL9300_DDMIPDCR_NT_MASK                                                                             (0x1 << RTL9300_DDMIPDCR_NT_OFFSET)
  #define RTL9300_DDMIPDCR_LDQM_Drv_OFFSET                                                                     (9)
  #define RTL9300_DDMIPDCR_LDQM_Drv_MASK                                                                       (0x1 << RTL9300_DDMIPDCR_LDQM_Drv_OFFSET)
  #define RTL9300_DDMIPDCR_LDQM_NT_OFFSET                                                                      (6)
  #define RTL9300_DDMIPDCR_LDQM_NT_MASK                                                                        (0x7 << RTL9300_DDMIPDCR_LDQM_NT_OFFSET)
  #define RTL9300_DDMIPDCR_LDQM_PT_OFFSET                                                                      (3)
  #define RTL9300_DDMIPDCR_LDQM_PT_MASK                                                                        (0x7 << RTL9300_DDMIPDCR_LDQM_PT_OFFSET)
  #define RTL9300_DDMIPDCR_LDQM_PLSB_OFFSET                                                                    (1)
  #define RTL9300_DDMIPDCR_LDQM_PLSB_MASK                                                                      (0x3 << RTL9300_DDMIPDCR_LDQM_PLSB_OFFSET)
  #define RTL9300_DDMIPDCR_LDQM_Force_Mode_OFFSET                                                              (0)
  #define RTL9300_DDMIPDCR_LDQM_Force_Mode_MASK                                                                (0x1 << RTL9300_DDMIPDCR_LDQM_Force_Mode_OFFSET)

#define RTL9300_DCKIPDCR_ADDR                                                                                  (0x12C)
  #define RTL9300_DCKIPDCR_CKN_Drv_OFFSET                                                                      (25)
  #define RTL9300_DCKIPDCR_CKN_Drv_MASK                                                                        (0x1 << RTL9300_DCKIPDCR_CKN_Drv_OFFSET)
  #define RTL9300_DCKIPDCR_CKN_NT_OFFSET                                                                       (22)
  #define RTL9300_DCKIPDCR_CKN_NT_MASK                                                                         (0x7 << RTL9300_DCKIPDCR_CKN_NT_OFFSET)
  #define RTL9300_DCKIPDCR_CKN_PT_OFFSET                                                                       (19)
  #define RTL9300_DCKIPDCR_CKN_PT_MASK                                                                         (0x7 << RTL9300_DCKIPDCR_CKN_PT_OFFSET)
  #define RTL9300_DCKIPDCR_CKN_PLSB_OFFSET                                                                     (17)
  #define RTL9300_DCKIPDCR_CKN_PLSB_MASK                                                                       (0x3 << RTL9300_DCKIPDCR_CKN_PLSB_OFFSET)
  #define RTL9300_DCKIPDCR_CKN_Force_Mode_OFFSET                                                               (16)
  #define RTL9300_DCKIPDCR_CKN_Force_Mode_MASK                                                                 (0x1 << RTL9300_DCKIPDCR_CKN_Force_Mode_OFFSET)
  #define RTL9300_DCKIPDCR_CK_Drv_OFFSET                                                                       (9)
  #define RTL9300_DCKIPDCR_CK_Drv_MASK                                                                         (0x1 << RTL9300_DCKIPDCR_CK_Drv_OFFSET)
  #define RTL9300_DCKIPDCR_CK_NT_OFFSET                                                                        (6)
  #define RTL9300_DCKIPDCR_CK_NT_MASK                                                                          (0x7 << RTL9300_DCKIPDCR_CK_NT_OFFSET)
  #define RTL9300_DCKIPDCR_CK_PT_OFFSET                                                                        (3)
  #define RTL9300_DCKIPDCR_CK_PT_MASK                                                                          (0x7 << RTL9300_DCKIPDCR_CK_PT_OFFSET)
  #define RTL9300_DCKIPDCR_CK_PLSB_OFFSET                                                                      (1)
  #define RTL9300_DCKIPDCR_CK_PLSB_MASK                                                                        (0x3 << RTL9300_DCKIPDCR_CK_PLSB_OFFSET)
  #define RTL9300_DCKIPDCR_CK_Force_Mode_OFFSET                                                                (0)
  #define RTL9300_DCKIPDCR_CK_Force_Mode_MASK                                                                  (0x1 << RTL9300_DCKIPDCR_CK_Force_Mode_OFFSET)

#define RTL9300_DLQIPDCR_ADDR                                                                                  (0x130)
  #define RTL9300_DLQIPDCR_DTN_OFFSET                                                                          (24)
  #define RTL9300_DLQIPDCR_DTN_MASK                                                                            (0x3 << RTL9300_DLQIPDCR_DTN_OFFSET)
  #define RTL9300_DLQIPDCR_DTP_OFFSET                                                                          (22)
  #define RTL9300_DLQIPDCR_DTP_MASK                                                                            (0x3 << RTL9300_DLQIPDCR_DTP_OFFSET)
  #define RTL9300_DLQIPDCR_Force_Mode_OFFSET                                                                   (21)
  #define RTL9300_DLQIPDCR_Force_Mode_MASK                                                                     (0x1 << RTL9300_DLQIPDCR_Force_Mode_OFFSET)
  #define RTL9300_DLQIPDCR_Drv_OFFSET                                                                          (20)
  #define RTL9300_DLQIPDCR_Drv_MASK                                                                            (0x1 << RTL9300_DLQIPDCR_Drv_OFFSET)
  #define RTL9300_DLQIPDCR_NT_OFFSET                                                                           (17)
  #define RTL9300_DLQIPDCR_NT_MASK                                                                             (0x7 << RTL9300_DLQIPDCR_NT_OFFSET)
  #define RTL9300_DLQIPDCR_PT_OFFSET                                                                           (14)
  #define RTL9300_DLQIPDCR_PT_MASK                                                                             (0x7 << RTL9300_DLQIPDCR_PT_OFFSET)
  #define RTL9300_DLQIPDCR_PLSB_OFFSET                                                                         (12)
  #define RTL9300_DLQIPDCR_PLSB_MASK                                                                           (0x3 << RTL9300_DLQIPDCR_PLSB_OFFSET)
  #define RTL9300_DLQIPDCR_TTCN_OFFSET                                                                         (9)
  #define RTL9300_DLQIPDCR_TTCN_MASK                                                                           (0x7 << RTL9300_DLQIPDCR_TTCN_OFFSET)
  #define RTL9300_DLQIPDCR_TTCP_OFFSET                                                                         (6)
  #define RTL9300_DLQIPDCR_TTCP_MASK                                                                           (0x7 << RTL9300_DLQIPDCR_TTCP_OFFSET)
  #define RTL9300_DLQIPDCR_TTFN_OFFSET                                                                         (3)
  #define RTL9300_DLQIPDCR_TTFN_MASK                                                                           (0x7 << RTL9300_DLQIPDCR_TTFN_OFFSET)
  #define RTL9300_DLQIPDCR_TTFP_OFFSET                                                                         (0)
  #define RTL9300_DLQIPDCR_TTFP_MASK                                                                           (0x7 << RTL9300_DLQIPDCR_TTFP_OFFSET)

#define RTL9300_DLQNIPDCR_ADDR                                                                                 (0x134)
  #define RTL9300_DLQNIPDCR_DTN_OFFSET                                                                         (24)
  #define RTL9300_DLQNIPDCR_DTN_MASK                                                                           (0x3 << RTL9300_DLQNIPDCR_DTN_OFFSET)
  #define RTL9300_DLQNIPDCR_DTP_OFFSET                                                                         (22)
  #define RTL9300_DLQNIPDCR_DTP_MASK                                                                           (0x3 << RTL9300_DLQNIPDCR_DTP_OFFSET)
  #define RTL9300_DLQNIPDCR_Force_Mode_OFFSET                                                                  (21)
  #define RTL9300_DLQNIPDCR_Force_Mode_MASK                                                                    (0x1 << RTL9300_DLQNIPDCR_Force_Mode_OFFSET)
  #define RTL9300_DLQNIPDCR_Drv_OFFSET                                                                         (20)
  #define RTL9300_DLQNIPDCR_Drv_MASK                                                                           (0x1 << RTL9300_DLQNIPDCR_Drv_OFFSET)
  #define RTL9300_DLQNIPDCR_NT_OFFSET                                                                          (17)
  #define RTL9300_DLQNIPDCR_NT_MASK                                                                            (0x7 << RTL9300_DLQNIPDCR_NT_OFFSET)
  #define RTL9300_DLQNIPDCR_PT_OFFSET                                                                          (14)
  #define RTL9300_DLQNIPDCR_PT_MASK                                                                            (0x7 << RTL9300_DLQNIPDCR_PT_OFFSET)
  #define RTL9300_DLQNIPDCR_PLSB_OFFSET                                                                        (12)
  #define RTL9300_DLQNIPDCR_PLSB_MASK                                                                          (0x3 << RTL9300_DLQNIPDCR_PLSB_OFFSET)
  #define RTL9300_DLQNIPDCR_TTCN_OFFSET                                                                        (9)
  #define RTL9300_DLQNIPDCR_TTCN_MASK                                                                          (0x7 << RTL9300_DLQNIPDCR_TTCN_OFFSET)
  #define RTL9300_DLQNIPDCR_TTCP_OFFSET                                                                        (6)
  #define RTL9300_DLQNIPDCR_TTCP_MASK                                                                          (0x7 << RTL9300_DLQNIPDCR_TTCP_OFFSET)
  #define RTL9300_DLQNIPDCR_TTFN_OFFSET                                                                        (3)
  #define RTL9300_DLQNIPDCR_TTFN_MASK                                                                          (0x7 << RTL9300_DLQNIPDCR_TTFN_OFFSET)
  #define RTL9300_DLQNIPDCR_TTFP_OFFSET                                                                        (0)
  #define RTL9300_DLQNIPDCR_TTFP_MASK                                                                          (0x7 << RTL9300_DLQNIPDCR_TTFP_OFFSET)

#define RTL9300_DHQIPDCR_ADDR                                                                                  (0x138)
  #define RTL9300_DHQIPDCR_DTN_OFFSET                                                                          (24)
  #define RTL9300_DHQIPDCR_DTN_MASK                                                                            (0x3 << RTL9300_DHQIPDCR_DTN_OFFSET)
  #define RTL9300_DHQIPDCR_DTP_OFFSET                                                                          (22)
  #define RTL9300_DHQIPDCR_DTP_MASK                                                                            (0x3 << RTL9300_DHQIPDCR_DTP_OFFSET)
  #define RTL9300_DHQIPDCR_Force_Mode_OFFSET                                                                   (21)
  #define RTL9300_DHQIPDCR_Force_Mode_MASK                                                                     (0x1 << RTL9300_DHQIPDCR_Force_Mode_OFFSET)
  #define RTL9300_DHQIPDCR_Drv_OFFSET                                                                          (20)
  #define RTL9300_DHQIPDCR_Drv_MASK                                                                            (0x1 << RTL9300_DHQIPDCR_Drv_OFFSET)
  #define RTL9300_DHQIPDCR_NT_OFFSET                                                                           (17)
  #define RTL9300_DHQIPDCR_NT_MASK                                                                             (0x7 << RTL9300_DHQIPDCR_NT_OFFSET)
  #define RTL9300_DHQIPDCR_PT_OFFSET                                                                           (14)
  #define RTL9300_DHQIPDCR_PT_MASK                                                                             (0x7 << RTL9300_DHQIPDCR_PT_OFFSET)
  #define RTL9300_DHQIPDCR_PLSB_OFFSET                                                                         (12)
  #define RTL9300_DHQIPDCR_PLSB_MASK                                                                           (0x3 << RTL9300_DHQIPDCR_PLSB_OFFSET)
  #define RTL9300_DHQIPDCR_TTCN_OFFSET                                                                         (9)
  #define RTL9300_DHQIPDCR_TTCN_MASK                                                                           (0x7 << RTL9300_DHQIPDCR_TTCN_OFFSET)
  #define RTL9300_DHQIPDCR_TTCP_OFFSET                                                                         (6)
  #define RTL9300_DHQIPDCR_TTCP_MASK                                                                           (0x7 << RTL9300_DHQIPDCR_TTCP_OFFSET)
  #define RTL9300_DHQIPDCR_TTFN_OFFSET                                                                         (3)
  #define RTL9300_DHQIPDCR_TTFN_MASK                                                                           (0x7 << RTL9300_DHQIPDCR_TTFN_OFFSET)
  #define RTL9300_DHQIPDCR_TTFP_OFFSET                                                                         (0)
  #define RTL9300_DHQIPDCR_TTFP_MASK                                                                           (0x7 << RTL9300_DHQIPDCR_TTFP_OFFSET)

#define RTL9300_DHQNIPDCR_ADDR                                                                                 (0x13C)
  #define RTL9300_DHQNIPDCR_DTN_OFFSET                                                                         (24)
  #define RTL9300_DHQNIPDCR_DTN_MASK                                                                           (0x3 << RTL9300_DHQNIPDCR_DTN_OFFSET)
  #define RTL9300_DHQNIPDCR_DTP_OFFSET                                                                         (22)
  #define RTL9300_DHQNIPDCR_DTP_MASK                                                                           (0x3 << RTL9300_DHQNIPDCR_DTP_OFFSET)
  #define RTL9300_DHQNIPDCR_Force_Mode_OFFSET                                                                  (21)
  #define RTL9300_DHQNIPDCR_Force_Mode_MASK                                                                    (0x1 << RTL9300_DHQNIPDCR_Force_Mode_OFFSET)
  #define RTL9300_DHQNIPDCR_Drv_OFFSET                                                                         (20)
  #define RTL9300_DHQNIPDCR_Drv_MASK                                                                           (0x1 << RTL9300_DHQNIPDCR_Drv_OFFSET)
  #define RTL9300_DHQNIPDCR_NT_OFFSET                                                                          (17)
  #define RTL9300_DHQNIPDCR_NT_MASK                                                                            (0x7 << RTL9300_DHQNIPDCR_NT_OFFSET)
  #define RTL9300_DHQNIPDCR_PT_OFFSET                                                                          (14)
  #define RTL9300_DHQNIPDCR_PT_MASK                                                                            (0x7 << RTL9300_DHQNIPDCR_PT_OFFSET)
  #define RTL9300_DHQNIPDCR_PLSB_OFFSET                                                                        (12)
  #define RTL9300_DHQNIPDCR_PLSB_MASK                                                                          (0x3 << RTL9300_DHQNIPDCR_PLSB_OFFSET)
  #define RTL9300_DHQNIPDCR_TTCN_OFFSET                                                                        (9)
  #define RTL9300_DHQNIPDCR_TTCN_MASK                                                                          (0x7 << RTL9300_DHQNIPDCR_TTCN_OFFSET)
  #define RTL9300_DHQNIPDCR_TTCP_OFFSET                                                                        (6)
  #define RTL9300_DHQNIPDCR_TTCP_MASK                                                                          (0x7 << RTL9300_DHQNIPDCR_TTCP_OFFSET)
  #define RTL9300_DHQNIPDCR_TTFN_OFFSET                                                                        (3)
  #define RTL9300_DHQNIPDCR_TTFN_MASK                                                                          (0x7 << RTL9300_DHQNIPDCR_TTFN_OFFSET)
  #define RTL9300_DHQNIPDCR_TTFP_OFFSET                                                                        (0)
  #define RTL9300_DHQNIPDCR_TTFP_MASK                                                                          (0x7 << RTL9300_DHQNIPDCR_TTFP_OFFSET)

#define RTL9300_DMAIPDCR_ADDR                                                                                  (0x140)
  #define RTL9300_DMAIPDCR_MISC_Drv_OFFSET                                                                     (25)
  #define RTL9300_DMAIPDCR_MISC_Drv_MASK                                                                       (0x1 << RTL9300_DMAIPDCR_MISC_Drv_OFFSET)
  #define RTL9300_DMAIPDCR_MISC_NT_OFFSET                                                                      (22)
  #define RTL9300_DMAIPDCR_MISC_NT_MASK                                                                        (0x7 << RTL9300_DMAIPDCR_MISC_NT_OFFSET)
  #define RTL9300_DMAIPDCR_MISC_PT_OFFSET                                                                      (19)
  #define RTL9300_DMAIPDCR_MISC_PT_MASK                                                                        (0x7 << RTL9300_DMAIPDCR_MISC_PT_OFFSET)
  #define RTL9300_DMAIPDCR_MISC_PLSB_OFFSET                                                                    (17)
  #define RTL9300_DMAIPDCR_MISC_PLSB_MASK                                                                      (0x3 << RTL9300_DMAIPDCR_MISC_PLSB_OFFSET)
  #define RTL9300_DMAIPDCR_MISC_Force_Mode_OFFSET                                                              (16)
  #define RTL9300_DMAIPDCR_MISC_Force_Mode_MASK                                                                (0x1 << RTL9300_DMAIPDCR_MISC_Force_Mode_OFFSET)
  #define RTL9300_DMAIPDCR_MBA_Drv_OFFSET                                                                      (9)
  #define RTL9300_DMAIPDCR_MBA_Drv_MASK                                                                        (0x1 << RTL9300_DMAIPDCR_MBA_Drv_OFFSET)
  #define RTL9300_DMAIPDCR_MBA_NT_OFFSET                                                                       (6)
  #define RTL9300_DMAIPDCR_MBA_NT_MASK                                                                         (0x7 << RTL9300_DMAIPDCR_MBA_NT_OFFSET)
  #define RTL9300_DMAIPDCR_MBA_PT_OFFSET                                                                       (3)
  #define RTL9300_DMAIPDCR_MBA_PT_MASK                                                                         (0x7 << RTL9300_DMAIPDCR_MBA_PT_OFFSET)
  #define RTL9300_DMAIPDCR_MBA_PLSB_OFFSET                                                                     (1)
  #define RTL9300_DMAIPDCR_MBA_PLSB_MASK                                                                       (0x3 << RTL9300_DMAIPDCR_MBA_PLSB_OFFSET)
  #define RTL9300_DMAIPDCR_MBA_Force_Mode_OFFSET                                                               (0)
  #define RTL9300_DMAIPDCR_MBA_Force_Mode_MASK                                                                 (0x1 << RTL9300_DMAIPDCR_MBA_Force_Mode_OFFSET)

#define RTL9300_DIMCR_ADDR                                                                                     (0x144)
  #define RTL9300_DIMCR_DDR3_MD_OFFSET                                                                         (31)
  #define RTL9300_DIMCR_DDR3_MD_MASK                                                                           (0x1 << RTL9300_DIMCR_DDR3_MD_OFFSET)
  #define RTL9300_DIMCR_DDR_CAL_SRST_OFFSET                                                                    (30)
  #define RTL9300_DIMCR_DDR_CAL_SRST_MASK                                                                      (0x1 << RTL9300_DIMCR_DDR_CAL_SRST_OFFSET)
  #define RTL9300_DIMCR_DRAM_DDRZQ_PWRDN_OFFSET                                                                (29)
  #define RTL9300_DIMCR_DRAM_DDRZQ_PWRDN_MASK                                                                  (0x1 << RTL9300_DIMCR_DRAM_DDRZQ_PWRDN_OFFSET)
  #define RTL9300_DIMCR_Force_mode_OFFSET                                                                      (28)
  #define RTL9300_DIMCR_Force_mode_MASK                                                                        (0x1 << RTL9300_DIMCR_Force_mode_OFFSET)
  #define RTL9300_DIMCR_PLSB_OFFSET                                                                            (27)
  #define RTL9300_DIMCR_PLSB_MASK                                                                              (0x1 << RTL9300_DIMCR_PLSB_OFFSET)
  #define RTL9300_DIMCR_VPCALEN_OFFSET                                                                         (26)
  #define RTL9300_DIMCR_VPCALEN_MASK                                                                           (0x1 << RTL9300_DIMCR_VPCALEN_OFFSET)
  #define RTL9300_DIMCR_PODT_OFFSET                                                                            (23)
  #define RTL9300_DIMCR_PODT_MASK                                                                              (0x7 << RTL9300_DIMCR_PODT_OFFSET)
  #define RTL9300_DIMCR_POCD_OFFSET                                                                            (18)
  #define RTL9300_DIMCR_POCD_MASK                                                                              (0x1F << RTL9300_DIMCR_POCD_OFFSET)
  #define RTL9300_DIMCR_NODT_OFFSET                                                                            (15)
  #define RTL9300_DIMCR_NODT_MASK                                                                              (0x7 << RTL9300_DIMCR_NODT_OFFSET)
  #define RTL9300_DIMCR_NOCD_OFFSET                                                                            (10)
  #define RTL9300_DIMCR_NOCD_MASK                                                                              (0x1F << RTL9300_DIMCR_NOCD_OFFSET)
  #define RTL9300_DIMCR_CAL_OFFSET                                                                             (8)
  #define RTL9300_DIMCR_CAL_MASK                                                                               (0x3 << RTL9300_DIMCR_CAL_OFFSET)
  #define RTL9300_DIMCR_DDR2_DQS_SE_OFFSET                                                                     (4)
  #define RTL9300_DIMCR_DDR2_DQS_SE_MASK                                                                       (0x1 << RTL9300_DIMCR_DDR2_DQS_SE_OFFSET)
  #define RTL9300_DIMCR_DDRIO_SPEED_OFFSET                                                                     (3)
  #define RTL9300_DIMCR_DDRIO_SPEED_MASK                                                                       (0x1 << RTL9300_DIMCR_DDRIO_SPEED_OFFSET)
  #define RTL9300_DIMCR_DDRIO_PWDPAD3_OFFSET                                                                   (2)
  #define RTL9300_DIMCR_DDRIO_PWDPAD3_MASK                                                                     (0x1 << RTL9300_DIMCR_DDRIO_PWDPAD3_OFFSET)
  #define RTL9300_DIMCR_HWS_DDR3_MODE_OFFSET                                                                   (1)
  #define RTL9300_DIMCR_HWS_DDR3_MODE_MASK                                                                     (0x1 << RTL9300_DIMCR_HWS_DDR3_MODE_OFFSET)
  #define RTL9300_DIMCR_HWS_DDR2_MODE_OFFSET                                                                   (0)
  #define RTL9300_DIMCR_HWS_DDR2_MODE_MASK                                                                     (0x1 << RTL9300_DIMCR_HWS_DDR2_MODE_OFFSET)

/*
 * Feature: SYS_CLK
 */
#define RTL9300_SPCR_ADDR                                                                                      (0x200)
  #define RTL9300_SPCR_OCP0PLL_DIV_OFFSET                                                                      (16)
  #define RTL9300_SPCR_OCP0PLL_DIV_MASK                                                                        (0x3F << RTL9300_SPCR_OCP0PLL_DIV_OFFSET)
  #define RTL9300_SPCR_RD_SDCLK_SEL_OFFSET                                                                     (0)
  #define RTL9300_SPCR_RD_SDCLK_SEL_MASK                                                                       (0x3F << RTL9300_SPCR_RD_SDCLK_SEL_OFFSET)

#define RTL9300_PCCR_ADDR                                                                                      (0x204)
  #define RTL9300_PCCR_SSC_RST_N_OFFSET                                                                        (30)
  #define RTL9300_PCCR_SSC_RST_N_MASK                                                                          (0x1 << RTL9300_PCCR_SSC_RST_N_OFFSET)
  #define RTL9300_PCCR_SC_TSTMODE_OFFSET                                                                       (28)
  #define RTL9300_PCCR_SC_TSTMODE_MASK                                                                         (0x3 << RTL9300_PCCR_SC_TSTMODE_OFFSET)
  #define RTL9300_PCCR_SSC_OFFSET_OFFSET                                                                       (20)
  #define RTL9300_PCCR_SSC_OFFSET_MASK                                                                         (0xFF << RTL9300_PCCR_SSC_OFFSET_OFFSET)
  #define RTL9300_PCCR_SSC_STEP_OFFSET                                                                         (14)
  #define RTL9300_PCCR_SSC_STEP_MASK                                                                           (0x3F << RTL9300_PCCR_SSC_STEP_OFFSET)
  #define RTL9300_PCCR_SSC_PERIOD_OFFSET                                                                       (7)
  #define RTL9300_PCCR_SSC_PERIOD_MASK                                                                         (0x7F << RTL9300_PCCR_SSC_PERIOD_OFFSET)
  #define RTL9300_PCCR_SSC_EN_OFFSET                                                                           (6)
  #define RTL9300_PCCR_SSC_EN_MASK                                                                             (0x1 << RTL9300_PCCR_SSC_EN_OFFSET)
  #define RTL9300_PCCR_PWDN_PLLDDR_OFFSET                                                                      (4)
  #define RTL9300_PCCR_PWDN_PLLDDR_MASK                                                                        (0x1 << RTL9300_PCCR_PWDN_PLLDDR_OFFSET)
  #define RTL9300_PCCR_FRACEN_OFFSET                                                                           (3)
  #define RTL9300_PCCR_FRACEN_MASK                                                                             (0x1 << RTL9300_PCCR_FRACEN_OFFSET)
  #define RTL9300_PCCR_PLLDDR_FUPDN_OFFSET                                                                     (2)
  #define RTL9300_PCCR_PLLDDR_FUPDN_MASK                                                                       (0x1 << RTL9300_PCCR_PLLDDR_FUPDN_OFFSET)
  #define RTL9300_PCCR_PLLDDR_PSEN_OFFSET                                                                      (1)
  #define RTL9300_PCCR_PLLDDR_PSEN_MASK                                                                        (0x1 << RTL9300_PCCR_PLLDDR_PSEN_OFFSET)
  #define RTL9300_PCCR_PLLDDR_OEB_OFFSET                                                                       (0)
  #define RTL9300_PCCR_PLLDDR_OEB_MASK                                                                         (0x1 << RTL9300_PCCR_PLLDDR_OEB_OFFSET)

#define RTL9300_PCR0_ADDR                                                                                      (0x208)
  #define RTL9300_PCR0_PLL_31_0_OFFSET                                                                         (0)
  #define RTL9300_PCR0_PLL_31_0_MASK                                                                           (0xFFFFFFFF << RTL9300_PCR0_PLL_31_0_OFFSET)

#define RTL9300_PCR1_ADDR                                                                                      (0x20C)
  #define RTL9300_PCR1_PLL_63_32_OFFSET                                                                        (0)
  #define RTL9300_PCR1_PLL_63_32_MASK                                                                          (0xFFFFFFFF << RTL9300_PCR1_PLL_63_32_OFFSET)

#define RTL9300_PCR2_ADDR                                                                                      (0x210)
  #define RTL9300_PCR2_PLL_95_64_OFFSET                                                                        (0)
  #define RTL9300_PCR2_PLL_95_64_MASK                                                                          (0xFFFFFFFF << RTL9300_PCR2_PLL_95_64_OFFSET)

#define RTL9300_PCR3_ADDR                                                                                      (0x214)
  #define RTL9300_PCR3_PLL_127_96_OFFSET                                                                       (0)
  #define RTL9300_PCR3_PLL_127_96_MASK                                                                         (0xFFFFFFFF << RTL9300_PCR3_PLL_127_96_OFFSET)

#define RTL9300_ANACR_ADDR                                                                                     (0x218)
  #define RTL9300_ANACR_VOSEL_L_OFFSET                                                                         (16)
  #define RTL9300_ANACR_VOSEL_L_MASK                                                                           (0x3 << RTL9300_ANACR_VOSEL_L_OFFSET)
  #define RTL9300_ANACR_PLLANA_OFFSET                                                                          (0)
  #define RTL9300_ANACR_PLLANA_MASK                                                                            (0xFFFF << RTL9300_ANACR_PLLANA_OFFSET)

#define RTL9300_DCKOCR_ADDR                                                                                    (0x21C)
  #define RTL9300_DCKOCR_DDRCKM90_TAP_OFFSET                                                                   (16)
  #define RTL9300_DCKOCR_DDRCKM90_TAP_MASK                                                                     (0x1F << RTL9300_DCKOCR_DDRCKM90_TAP_OFFSET)
  #define RTL9300_DCKOCR_DDRCKM_TAP_OFFSET                                                                     (8)
  #define RTL9300_DCKOCR_DDRCKM_TAP_MASK                                                                       (0x1F << RTL9300_DCKOCR_DDRCKM_TAP_OFFSET)
  #define RTL9300_DCKOCR_DDRCKO_CHG_OFFSET                                                                     (5)
  #define RTL9300_DCKOCR_DDRCKO_CHG_MASK                                                                       (0x1 << RTL9300_DCKOCR_DDRCKO_CHG_OFFSET)
  #define RTL9300_DCKOCR_DDRCK_PHS_SEL_OFFSET                                                                  (0)
  #define RTL9300_DCKOCR_DDRCK_PHS_SEL_MASK                                                                    (0x1F << RTL9300_DCKOCR_DDRCK_PHS_SEL_OFFSET)

#define RTL9300_MPSR_ADDR                                                                                      (0x220)
  #define RTL9300_MPSR_MCKG_PHS_OFFSET                                                                         (0)
  #define RTL9300_MPSR_MCKG_PHS_MASK                                                                           (0x7 << RTL9300_MPSR_MCKG_PHS_OFFSET)

#define RTL9300_MFDR_ADDR                                                                                      (0x224)
  #define RTL9300_MFDR_MCKG_DIVL_OFFSET                                                                        (0)
  #define RTL9300_MFDR_MCKG_DIVL_MASK                                                                          (0x3 << RTL9300_MFDR_MCKG_DIVL_OFFSET)

#define RTL9300_LPSR_ADDR                                                                                      (0x228)
  #define RTL9300_LPSR_OCP_DLL_CLK_SEL_OFFSET                                                                  (16)
  #define RTL9300_LPSR_OCP_DLL_CLK_SEL_MASK                                                                    (0xF << RTL9300_LPSR_OCP_DLL_CLK_SEL_OFFSET)
  #define RTL9300_LPSR_SPICLK_SEL_OFFSET                                                                       (8)
  #define RTL9300_LPSR_SPICLK_SEL_MASK                                                                         (0xF << RTL9300_LPSR_SPICLK_SEL_OFFSET)
  #define RTL9300_LPSR_LXCLK_SEL_OFFSET                                                                        (0)
  #define RTL9300_LPSR_LXCLK_SEL_MASK                                                                          (0xF << RTL9300_LPSR_LXCLK_SEL_OFFSET)

#define RTL9300_DCER_ADDR                                                                                      (0x22C)
  #define RTL9300_DCER_START_DRAM_CLKO_OFFSET                                                                  (0)
  #define RTL9300_DCER_START_DRAM_CLKO_MASK                                                                    (0x1 << RTL9300_DCER_START_DRAM_CLKO_OFFSET)

#define RTL9300_MPCR0_ADDR                                                                                     (0x234)
  #define RTL9300_MPCR0_MEMPLLCON0_OFFSET                                                                      (0)
  #define RTL9300_MPCR0_MEMPLLCON0_MASK                                                                        (0xFFFFFFFF << RTL9300_MPCR0_MEMPLLCON0_OFFSET)

#define RTL9300_MPCR1_ADDR                                                                                     (0x238)
  #define RTL9300_MPCR1_MEMPLLCON1_OFFSET                                                                      (0)
  #define RTL9300_MPCR1_MEMPLLCON1_MASK                                                                        (0xFFFFFFFF << RTL9300_MPCR1_MEMPLLCON1_OFFSET)

#define RTL9300_MPCR2_ADDR                                                                                     (0x23C)
  #define RTL9300_MPCR2_MEMPLLCON2_OFFSET                                                                      (0)
  #define RTL9300_MPCR2_MEMPLLCON2_MASK                                                                        (0xFFFFFFFF << RTL9300_MPCR2_MEMPLLCON2_OFFSET)

#define RTL9300_MPCR3_ADDR                                                                                     (0x240)
  #define RTL9300_MPCR3_MEMPLLCON3_OFFSET                                                                      (0)
  #define RTL9300_MPCR3_MEMPLLCON3_MASK                                                                        (0xFFFFFFFF << RTL9300_MPCR3_MEMPLLCON3_OFFSET)

#define RTL9300_MPCR4_ADDR                                                                                     (0x244)
  #define RTL9300_MPCR4_MEMPLLCON4_OFFSET                                                                      (0)
  #define RTL9300_MPCR4_MEMPLLCON4_MASK                                                                        (0xFFFFFFFF << RTL9300_MPCR4_MEMPLLCON4_OFFSET)

#define RTL9300_MPCR5_ADDR                                                                                     (0x248)
  #define RTL9300_MPCR5_MEMPLLCON5_OFFSET                                                                      (0)
  #define RTL9300_MPCR5_MEMPLLCON5_MASK                                                                        (0xFFFFFFFF << RTL9300_MPCR5_MEMPLLCON5_OFFSET)

#define RTL9300_MPCR6_ADDR                                                                                     (0x24C)
  #define RTL9300_MPCR6_MEMPLLCON6_OFFSET                                                                      (0)
  #define RTL9300_MPCR6_MEMPLLCON6_MASK                                                                        (0xFFFFFFFF << RTL9300_MPCR6_MEMPLLCON6_OFFSET)

/*
 * Feature: CMU
 */
#define RTL9300_CMUGCR_OC0_ADDR                                                                                (0x380)
  #define RTL9300_CMUGCR_OC0_BUSY_OFFSET                                                                       (31)
  #define RTL9300_CMUGCR_OC0_BUSY_MASK                                                                         (0x1 << RTL9300_CMUGCR_OC0_BUSY_OFFSET)
  #define RTL9300_CMUGCR_OC0_FREQ_DIV_OFFSET                                                                   (4)
  #define RTL9300_CMUGCR_OC0_FREQ_DIV_MASK                                                                     (0x7 << RTL9300_CMUGCR_OC0_FREQ_DIV_OFFSET)
  #define RTL9300_CMUGCR_OC0_CMU_MODE_OFFSET                                                                   (0)
  #define RTL9300_CMUGCR_OC0_CMU_MODE_MASK                                                                     (0x3 << RTL9300_CMUGCR_OC0_CMU_MODE_OFFSET)

#define RTL9300_CMUSDCR_OC0_ADDR                                                                               (0x384)
  #define RTL9300_CMUSDCR_OC0_DLY_BASE_OFFSET                                                                  (0)
  #define RTL9300_CMUSDCR_OC0_DLY_BASE_MASK                                                                    (0x7 << RTL9300_CMUSDCR_OC0_DLY_BASE_OFFSET)

#define RTL9300_CMUCR_OC0_ADDR                                                                                 (0x388)
  #define RTL9300_CMUCR_OC0_AUTO_BZ_OFFSET                                                                     (31)
  #define RTL9300_CMUCR_OC0_AUTO_BZ_MASK                                                                       (0x1 << RTL9300_CMUCR_OC0_AUTO_BZ_OFFSET)
  #define RTL9300_CMUCR_OC0_SE_SPIF_WK_OFFSET                                                                  (19)
  #define RTL9300_CMUCR_OC0_SE_SPIF_WK_MASK                                                                    (0x1 << RTL9300_CMUCR_OC0_SE_SPIF_WK_OFFSET)
  #define RTL9300_CMUCR_OC0_SE_SPIF_SLP_OFFSET                                                                 (18)
  #define RTL9300_CMUCR_OC0_SE_SPIF_SLP_MASK                                                                   (0x1 << RTL9300_CMUCR_OC0_SE_SPIF_SLP_OFFSET)
  #define RTL9300_CMUCR_OC0_SE_SPIF_OFFSET                                                                     (17)
  #define RTL9300_CMUCR_OC0_SE_SPIF_MASK                                                                       (0x1 << RTL9300_CMUCR_OC0_SE_SPIF_OFFSET)
  #define RTL9300_CMUCR_OC0_SPIF_HS_OFFSET                                                                     (16)
  #define RTL9300_CMUCR_OC0_SPIF_HS_MASK                                                                       (0x1 << RTL9300_CMUCR_OC0_SPIF_HS_OFFSET)
  #define RTL9300_CMUCR_OC0_SE_DRAM_WK_OFFSET                                                                  (11)
  #define RTL9300_CMUCR_OC0_SE_DRAM_WK_MASK                                                                    (0x1 << RTL9300_CMUCR_OC0_SE_DRAM_WK_OFFSET)
  #define RTL9300_CMUCR_OC0_SE_DRAM_SLP_OFFSET                                                                 (10)
  #define RTL9300_CMUCR_OC0_SE_DRAM_SLP_MASK                                                                   (0x1 << RTL9300_CMUCR_OC0_SE_DRAM_SLP_OFFSET)
  #define RTL9300_CMUCR_OC0_SE_DRAM_OFFSET                                                                     (9)
  #define RTL9300_CMUCR_OC0_SE_DRAM_MASK                                                                       (0x1 << RTL9300_CMUCR_OC0_SE_DRAM_OFFSET)
  #define RTL9300_CMUCR_OC0_DRAM_HS_OFFSET                                                                     (8)
  #define RTL9300_CMUCR_OC0_DRAM_HS_MASK                                                                       (0x1 << RTL9300_CMUCR_OC0_DRAM_HS_OFFSET)
  #define RTL9300_CMUCR_OC0_DLY_MUL_OFFSET                                                                     (0)
  #define RTL9300_CMUCR_OC0_DLY_MUL_MASK                                                                       (0xF << RTL9300_CMUCR_OC0_DLY_MUL_OFFSET)

#define RTL9300_CMUSCR_OC0_ADDR                                                                                (0x38C)
  #define RTL9300_CMUSCR_OC0_BUS_SLP_CNT_OFFSET                                                                (0)
  #define RTL9300_CMUSCR_OC0_BUS_SLP_CNT_MASK                                                                  (0xFFFFFFFF << RTL9300_CMUSCR_OC0_BUS_SLP_CNT_OFFSET)

#define RTL9300_CMUGCR_LX0_ADDR                                                                                (0x3A0)
  #define RTL9300_CMUGCR_LX0_BUSY_OFFSET                                                                       (31)
  #define RTL9300_CMUGCR_LX0_BUSY_MASK                                                                         (0x1 << RTL9300_CMUGCR_LX0_BUSY_OFFSET)
  #define RTL9300_CMUGCR_LX0_FREQ_DIV_OFFSET                                                                   (4)
  #define RTL9300_CMUGCR_LX0_FREQ_DIV_MASK                                                                     (0x7 << RTL9300_CMUGCR_LX0_FREQ_DIV_OFFSET)
  #define RTL9300_CMUGCR_LX0_CMU_MODE_OFFSET                                                                   (0)
  #define RTL9300_CMUGCR_LX0_CMU_MODE_MASK                                                                     (0x3 << RTL9300_CMUGCR_LX0_CMU_MODE_OFFSET)

#define RTL9300_CMUSDCR_LX0_ADDR                                                                               (0x3A4)
  #define RTL9300_CMUSDCR_LX0_DLY_BASE_OFFSET                                                                  (0)
  #define RTL9300_CMUSDCR_LX0_DLY_BASE_MASK                                                                    (0x7 << RTL9300_CMUSDCR_LX0_DLY_BASE_OFFSET)

#define RTL9300_CMUCR_LX0_ADDR                                                                                 (0x3A8)
  #define RTL9300_CMUCR_LX0_SE_DRAM_OFFSET                                                                     (9)
  #define RTL9300_CMUCR_LX0_SE_DRAM_MASK                                                                       (0x1 << RTL9300_CMUCR_LX0_SE_DRAM_OFFSET)
  #define RTL9300_CMUCR_LX0_DLY_MUL_OFFSET                                                                     (0)
  #define RTL9300_CMUCR_LX0_DLY_MUL_MASK                                                                       (0xF << RTL9300_CMUCR_LX0_DLY_MUL_OFFSET)

#define RTL9300_CMUSCR_LX0_ADDR                                                                                (0x3AC)
  #define RTL9300_CMUSCR_LX0_BUS_SLP_CNT_OFFSET                                                                (0)
  #define RTL9300_CMUSCR_LX0_BUS_SLP_CNT_MASK                                                                  (0xFFFFFFFF << RTL9300_CMUSCR_LX0_BUS_SLP_CNT_OFFSET)

#define RTL9300_CMUGCR_LX1_ADDR                                                                                (0x3B0)
  #define RTL9300_CMUGCR_LX1_BUSY_OFFSET                                                                       (31)
  #define RTL9300_CMUGCR_LX1_BUSY_MASK                                                                         (0x1 << RTL9300_CMUGCR_LX1_BUSY_OFFSET)
  #define RTL9300_CMUGCR_LX1_FREQ_DIV_OFFSET                                                                   (4)
  #define RTL9300_CMUGCR_LX1_FREQ_DIV_MASK                                                                     (0x7 << RTL9300_CMUGCR_LX1_FREQ_DIV_OFFSET)
  #define RTL9300_CMUGCR_LX1_CMU_MODE_OFFSET                                                                   (0)
  #define RTL9300_CMUGCR_LX1_CMU_MODE_MASK                                                                     (0x3 << RTL9300_CMUGCR_LX1_CMU_MODE_OFFSET)

#define RTL9300_CMUSDCR_LX1_ADDR                                                                               (0x3B4)
  #define RTL9300_CMUSDCR_LX1_DLY_BASE_OFFSET                                                                  (0)
  #define RTL9300_CMUSDCR_LX1_DLY_BASE_MASK                                                                    (0x7 << RTL9300_CMUSDCR_LX1_DLY_BASE_OFFSET)

#define RTL9300_CMUCR_LX1_ADDR                                                                                 (0x3B8)
  #define RTL9300_CMUCR_LX1_SE_DRAM_OFFSET                                                                     (9)
  #define RTL9300_CMUCR_LX1_SE_DRAM_MASK                                                                       (0x1 << RTL9300_CMUCR_LX1_SE_DRAM_OFFSET)
  #define RTL9300_CMUCR_LX1_DLY_MUL_OFFSET                                                                     (0)
  #define RTL9300_CMUCR_LX1_DLY_MUL_MASK                                                                       (0xF << RTL9300_CMUCR_LX1_DLY_MUL_OFFSET)

#define RTL9300_CMUSCR_LX1_ADDR                                                                                (0x3BC)
  #define RTL9300_CMUSCR_LX1_BUS_SLP_CNT_OFFSET                                                                (0)
  #define RTL9300_CMUSCR_LX1_BUS_SLP_CNT_MASK                                                                  (0xFFFFFFFF << RTL9300_CMUSCR_LX1_BUS_SLP_CNT_OFFSET)

#define RTL9300_CMUGCR_LX2_ADDR                                                                                (0x3C0)
  #define RTL9300_CMUGCR_LX2_BUSY_OFFSET                                                                       (31)
  #define RTL9300_CMUGCR_LX2_BUSY_MASK                                                                         (0x1 << RTL9300_CMUGCR_LX2_BUSY_OFFSET)
  #define RTL9300_CMUGCR_LX2_FREQ_DIV_OFFSET                                                                   (4)
  #define RTL9300_CMUGCR_LX2_FREQ_DIV_MASK                                                                     (0x7 << RTL9300_CMUGCR_LX2_FREQ_DIV_OFFSET)
  #define RTL9300_CMUGCR_LX2_CMU_MODE_OFFSET                                                                   (0)
  #define RTL9300_CMUGCR_LX2_CMU_MODE_MASK                                                                     (0x3 << RTL9300_CMUGCR_LX2_CMU_MODE_OFFSET)

#define RTL9300_CMUSDCR_LX2_ADDR                                                                               (0x3C4)
  #define RTL9300_CMUSDCR_LX2_DLY_BASE_OFFSET                                                                  (0)
  #define RTL9300_CMUSDCR_LX2_DLY_BASE_MASK                                                                    (0x7 << RTL9300_CMUSDCR_LX2_DLY_BASE_OFFSET)

#define RTL9300_CMUCR_LX2_ADDR                                                                                 (0x3C8)
  #define RTL9300_CMUCR_LX2_SE_DRAM_OFFSET                                                                     (9)
  #define RTL9300_CMUCR_LX2_SE_DRAM_MASK                                                                       (0x1 << RTL9300_CMUCR_LX2_SE_DRAM_OFFSET)
  #define RTL9300_CMUCR_LX2_DLY_MUL_OFFSET                                                                     (0)
  #define RTL9300_CMUCR_LX2_DLY_MUL_MASK                                                                       (0xF << RTL9300_CMUCR_LX2_DLY_MUL_OFFSET)

#define RTL9300_CMUSCR_LX2_ADDR                                                                                (0x3CC)
  #define RTL9300_CMUSCR_LX2_BUS_SLP_CNT_OFFSET                                                                (0)
  #define RTL9300_CMUSCR_LX2_BUS_SLP_CNT_MASK                                                                  (0xFFFFFFFF << RTL9300_CMUSCR_LX2_BUS_SLP_CNT_OFFSET)

#define RTL9300_CMUGCR_LXP_ADDR                                                                                (0x3D0)
  #define RTL9300_CMUGCR_LXP_BUSY_OFFSET                                                                       (31)
  #define RTL9300_CMUGCR_LXP_BUSY_MASK                                                                         (0x1 << RTL9300_CMUGCR_LXP_BUSY_OFFSET)
  #define RTL9300_CMUGCR_LXP_FREQ_DIV_OFFSET                                                                   (4)
  #define RTL9300_CMUGCR_LXP_FREQ_DIV_MASK                                                                     (0x7 << RTL9300_CMUGCR_LXP_FREQ_DIV_OFFSET)
  #define RTL9300_CMUGCR_LXP_CMU_MODE_OFFSET                                                                   (0)
  #define RTL9300_CMUGCR_LXP_CMU_MODE_MASK                                                                     (0x3 << RTL9300_CMUGCR_LXP_CMU_MODE_OFFSET)

#define RTL9300_CMUSDCR_LXP_ADDR                                                                               (0x3D4)
  #define RTL9300_CMUSDCR_LXP_DLY_BASE_OFFSET                                                                  (0)
  #define RTL9300_CMUSDCR_LXP_DLY_BASE_MASK                                                                    (0x7 << RTL9300_CMUSDCR_LXP_DLY_BASE_OFFSET)

#define RTL9300_CMUCR_LXP_ADDR                                                                                 (0x3D8)
  #define RTL9300_CMUCR_LXP_SE_DRAM_OFFSET                                                                     (9)
  #define RTL9300_CMUCR_LXP_SE_DRAM_MASK                                                                       (0x1 << RTL9300_CMUCR_LXP_SE_DRAM_OFFSET)
  #define RTL9300_CMUCR_LXP_DLY_MUL_OFFSET                                                                     (0)
  #define RTL9300_CMUCR_LXP_DLY_MUL_MASK                                                                       (0xF << RTL9300_CMUCR_LXP_DLY_MUL_OFFSET)

#define RTL9300_CMUSCR_LXP_ADDR                                                                                (0x3DC)
  #define RTL9300_CMUSCR_LXP_BUS_SLP_CNT_OFFSET                                                                (0)
  #define RTL9300_CMUSCR_LXP_BUS_SLP_CNT_MASK                                                                  (0xFFFFFFFF << RTL9300_CMUSCR_LXP_BUS_SLP_CNT_OFFSET)

/*
 * Feature: MEM_BIST
 */
#define RTL9300_BIST0_ADDR                                                                                     (0x400)
  #define RTL9300_BIST0_SRAMCTRL_RAM1_DVS_OFFSET                                                               (28)
  #define RTL9300_BIST0_SRAMCTRL_RAM1_DVS_MASK                                                                 (0xF << RTL9300_BIST0_SRAMCTRL_RAM1_DVS_OFFSET)
  #define RTL9300_BIST0_AHSATA_DVS_OFFSET                                                                      (24)
  #define RTL9300_BIST0_AHSATA_DVS_MASK                                                                        (0xF << RTL9300_BIST0_AHSATA_DVS_OFFSET)
  #define RTL9300_BIST0_GMAC_DVS_OFFSET                                                                        (20)
  #define RTL9300_BIST0_GMAC_DVS_MASK                                                                          (0xF << RTL9300_BIST0_GMAC_DVS_OFFSET)
  #define RTL9300_BIST0_USB3_DVS_OFFSET                                                                        (16)
  #define RTL9300_BIST0_USB3_DVS_MASK                                                                          (0xF << RTL9300_BIST0_USB3_DVS_OFFSET)
  #define RTL9300_BIST0_USB2HOST_DVS_OFFSET                                                                    (12)
  #define RTL9300_BIST0_USB2HOST_DVS_MASK                                                                      (0xF << RTL9300_BIST0_USB2HOST_DVS_OFFSET)
  #define RTL9300_BIST0_CPU2_DVS_2_OFFSET                                                                      (8)
  #define RTL9300_BIST0_CPU2_DVS_2_MASK                                                                        (0xF << RTL9300_BIST0_CPU2_DVS_2_OFFSET)
  #define RTL9300_BIST0_CPU2_DVS_1_OFFSET                                                                      (4)
  #define RTL9300_BIST0_CPU2_DVS_1_MASK                                                                        (0xF << RTL9300_BIST0_CPU2_DVS_1_OFFSET)
  #define RTL9300_BIST0_CPU2_DVS_0_OFFSET                                                                      (0)
  #define RTL9300_BIST0_CPU2_DVS_0_MASK                                                                        (0xF << RTL9300_BIST0_CPU2_DVS_0_OFFSET)

#define RTL9300_BIST1_ADDR                                                                                     (0x404)
  #define RTL9300_BIST1_CPU1_DVS_8_OFFSET                                                                      (28)
  #define RTL9300_BIST1_CPU1_DVS_8_MASK                                                                        (0xF << RTL9300_BIST1_CPU1_DVS_8_OFFSET)
  #define RTL9300_BIST1_SRAMCTRL_RAM2_DVSE_OFFSET                                                              (27)
  #define RTL9300_BIST1_SRAMCTRL_RAM2_DVSE_MASK                                                                (0x1 << RTL9300_BIST1_SRAMCTRL_RAM2_DVSE_OFFSET)
  #define RTL9300_BIST1_SRAMCTRL_RAM1_DVSE_OFFSET                                                              (26)
  #define RTL9300_BIST1_SRAMCTRL_RAM1_DVSE_MASK                                                                (0x1 << RTL9300_BIST1_SRAMCTRL_RAM1_DVSE_OFFSET)
  #define RTL9300_BIST1_SRAMCTRL_RAM0_DVSE_OFFSET                                                              (25)
  #define RTL9300_BIST1_SRAMCTRL_RAM0_DVSE_MASK                                                                (0x1 << RTL9300_BIST1_SRAMCTRL_RAM0_DVSE_OFFSET)
  #define RTL9300_BIST1_FLSH_DVS_OFFSET                                                                        (20)
  #define RTL9300_BIST1_FLSH_DVS_MASK                                                                          (0x1F << RTL9300_BIST1_FLSH_DVS_OFFSET)
  #define RTL9300_BIST1_VOIPACC_DVS_OFFSET                                                                     (15)
  #define RTL9300_BIST1_VOIPACC_DVS_MASK                                                                       (0x1F << RTL9300_BIST1_VOIPACC_DVS_OFFSET)
  #define RTL9300_BIST1_FFTACC_DVS_OFFSET                                                                      (10)
  #define RTL9300_BIST1_FFTACC_DVS_MASK                                                                        (0x1F << RTL9300_BIST1_FFTACC_DVS_OFFSET)
  #define RTL9300_BIST1_PCIE0_DVS_OFFSET                                                                       (5)
  #define RTL9300_BIST1_PCIE0_DVS_MASK                                                                         (0x1F << RTL9300_BIST1_PCIE0_DVS_OFFSET)
  #define RTL9300_BIST1_PCIE1_DVS_OFFSET                                                                       (0)
  #define RTL9300_BIST1_PCIE1_DVS_MASK                                                                         (0x1F << RTL9300_BIST1_PCIE1_DVS_OFFSET)

#define RTL9300_BIST2_ADDR                                                                                     (0x408)
  #define RTL9300_BIST2_BIST_HOLD_REMAP_OFFSET                                                                 (31)
  #define RTL9300_BIST2_BIST_HOLD_REMAP_MASK                                                                   (0x1 << RTL9300_BIST2_BIST_HOLD_REMAP_OFFSET)
  #define RTL9300_BIST2_CPU1_DVSE_OFFSET                                                                       (30)
  #define RTL9300_BIST2_CPU1_DVSE_MASK                                                                         (0x1 << RTL9300_BIST2_CPU1_DVSE_OFFSET)
  #define RTL9300_BIST2_CPU2_DVSE_OFFSET                                                                       (29)
  #define RTL9300_BIST2_CPU2_DVSE_MASK                                                                         (0x1 << RTL9300_BIST2_CPU2_DVSE_OFFSET)
  #define RTL9300_BIST2_SRAMCTRL_RAM2_DVS_OFFSET                                                               (25)
  #define RTL9300_BIST2_SRAMCTRL_RAM2_DVS_MASK                                                                 (0xF << RTL9300_BIST2_SRAMCTRL_RAM2_DVS_OFFSET)
  #define RTL9300_BIST2_SRAMCTRL_RAM0_DVS_OFFSET                                                               (21)
  #define RTL9300_BIST2_SRAMCTRL_RAM0_DVS_MASK                                                                 (0xF << RTL9300_BIST2_SRAMCTRL_RAM0_DVS_OFFSET)
  #define RTL9300_BIST2_SRAMCTRL_ROM_DVS_OFFSET                                                                (17)
  #define RTL9300_BIST2_SRAMCTRL_ROM_DVS_MASK                                                                  (0xF << RTL9300_BIST2_SRAMCTRL_ROM_DVS_OFFSET)
  #define RTL9300_BIST2_SRAMCTRL_ROM_DVSE_OFFSET                                                               (16)
  #define RTL9300_BIST2_SRAMCTRL_ROM_DVSE_MASK                                                                 (0x1 << RTL9300_BIST2_SRAMCTRL_ROM_DVSE_OFFSET)
  #define RTL9300_BIST2_BISR_CORNER_OFFSET                                                                     (15)
  #define RTL9300_BIST2_BISR_CORNER_MASK                                                                       (0x1 << RTL9300_BIST2_BISR_CORNER_OFFSET)
  #define RTL9300_BIST2_DRF_TEST_RESUME_MODE2_OFFSET                                                           (14)
  #define RTL9300_BIST2_DRF_TEST_RESUME_MODE2_MASK                                                             (0x1 << RTL9300_BIST2_DRF_TEST_RESUME_MODE2_OFFSET)
  #define RTL9300_BIST2_DRF_TEST_RESUME_MODE1_OFFSET                                                           (13)
  #define RTL9300_BIST2_DRF_TEST_RESUME_MODE1_MASK                                                             (0x1 << RTL9300_BIST2_DRF_TEST_RESUME_MODE1_OFFSET)
  #define RTL9300_BIST2_DRF_TEST_RESUME_MODE0_OFFSET                                                           (12)
  #define RTL9300_BIST2_DRF_TEST_RESUME_MODE0_MASK                                                             (0x1 << RTL9300_BIST2_DRF_TEST_RESUME_MODE0_OFFSET)
  #define RTL9300_BIST2_DRF_BIST_MODE4_OFFSET                                                                  (11)
  #define RTL9300_BIST2_DRF_BIST_MODE4_MASK                                                                    (0x1 << RTL9300_BIST2_DRF_BIST_MODE4_OFFSET)
  #define RTL9300_BIST2_DRF_BIST_MODE2_OFFSET                                                                  (10)
  #define RTL9300_BIST2_DRF_BIST_MODE2_MASK                                                                    (0x1 << RTL9300_BIST2_DRF_BIST_MODE2_OFFSET)
  #define RTL9300_BIST2_DRF_BIST_MODE1_OFFSET                                                                  (9)
  #define RTL9300_BIST2_DRF_BIST_MODE1_MASK                                                                    (0x1 << RTL9300_BIST2_DRF_BIST_MODE1_OFFSET)
  #define RTL9300_BIST2_DRF_BIST_MODE0_OFFSET                                                                  (8)
  #define RTL9300_BIST2_DRF_BIST_MODE0_MASK                                                                    (0x1 << RTL9300_BIST2_DRF_BIST_MODE0_OFFSET)
  #define RTL9300_BIST2_BISR_MODE4_OFFSET                                                                      (7)
  #define RTL9300_BIST2_BISR_MODE4_MASK                                                                        (0x1 << RTL9300_BIST2_BISR_MODE4_OFFSET)
  #define RTL9300_BIST2_BISR_MODE0_OFFSET                                                                      (6)
  #define RTL9300_BIST2_BISR_MODE0_MASK                                                                        (0x1 << RTL9300_BIST2_BISR_MODE0_OFFSET)
  #define RTL9300_BIST2_BISR_RSTN_OFFSET                                                                       (5)
  #define RTL9300_BIST2_BISR_RSTN_MASK                                                                         (0x1 << RTL9300_BIST2_BISR_RSTN_OFFSET)
  #define RTL9300_BIST2_BIST_RSTN_OFFSET                                                                       (4)
  #define RTL9300_BIST2_BIST_RSTN_MASK                                                                         (0x1 << RTL9300_BIST2_BIST_RSTN_OFFSET)
  #define RTL9300_BIST2_BIST_MODE4_OFFSET                                                                      (3)
  #define RTL9300_BIST2_BIST_MODE4_MASK                                                                        (0x1 << RTL9300_BIST2_BIST_MODE4_OFFSET)
  #define RTL9300_BIST2_BIST_MODE2_OFFSET                                                                      (2)
  #define RTL9300_BIST2_BIST_MODE2_MASK                                                                        (0x1 << RTL9300_BIST2_BIST_MODE2_OFFSET)
  #define RTL9300_BIST2_BIST_MODE1_OFFSET                                                                      (1)
  #define RTL9300_BIST2_BIST_MODE1_MASK                                                                        (0x1 << RTL9300_BIST2_BIST_MODE1_OFFSET)
  #define RTL9300_BIST2_BIST_MODE0_OFFSET                                                                      (0)
  #define RTL9300_BIST2_BIST_MODE0_MASK                                                                        (0x1 << RTL9300_BIST2_BIST_MODE0_OFFSET)

#define RTL9300_BIST3_ADDR                                                                                     (0x40C)
  #define RTL9300_BIST3_CPU1_DVS_7_OFFSET                                                                      (28)
  #define RTL9300_BIST3_CPU1_DVS_7_MASK                                                                        (0xF << RTL9300_BIST3_CPU1_DVS_7_OFFSET)
  #define RTL9300_BIST3_CPU1_DVS_6_OFFSET                                                                      (24)
  #define RTL9300_BIST3_CPU1_DVS_6_MASK                                                                        (0xF << RTL9300_BIST3_CPU1_DVS_6_OFFSET)
  #define RTL9300_BIST3_CPU1_DVS_5_OFFSET                                                                      (20)
  #define RTL9300_BIST3_CPU1_DVS_5_MASK                                                                        (0xF << RTL9300_BIST3_CPU1_DVS_5_OFFSET)
  #define RTL9300_BIST3_CPU1_DVS_4_OFFSET                                                                      (16)
  #define RTL9300_BIST3_CPU1_DVS_4_MASK                                                                        (0xF << RTL9300_BIST3_CPU1_DVS_4_OFFSET)
  #define RTL9300_BIST3_CPU1_DVS_3_OFFSET                                                                      (12)
  #define RTL9300_BIST3_CPU1_DVS_3_MASK                                                                        (0xF << RTL9300_BIST3_CPU1_DVS_3_OFFSET)
  #define RTL9300_BIST3_CPU1_DVS_2_OFFSET                                                                      (8)
  #define RTL9300_BIST3_CPU1_DVS_2_MASK                                                                        (0xF << RTL9300_BIST3_CPU1_DVS_2_OFFSET)
  #define RTL9300_BIST3_CPU1_DVS_1_OFFSET                                                                      (4)
  #define RTL9300_BIST3_CPU1_DVS_1_MASK                                                                        (0xF << RTL9300_BIST3_CPU1_DVS_1_OFFSET)
  #define RTL9300_BIST3_CPU1_DVS_0_OFFSET                                                                      (0)
  #define RTL9300_BIST3_CPU1_DVS_0_MASK                                                                        (0xF << RTL9300_BIST3_CPU1_DVS_0_OFFSET)

#define RTL9300_BIST4_ADDR                                                                                     (0x410)
  #define RTL9300_BIST4_LX_BIST_FAIL_OFFSET                                                                    (2)
  #define RTL9300_BIST4_LX_BIST_FAIL_MASK                                                                      (0xFFFFFF << RTL9300_BIST4_LX_BIST_FAIL_OFFSET)
  #define RTL9300_BIST4_SWCORE_BIST_FAIL_OFFSET                                                                (1)
  #define RTL9300_BIST4_SWCORE_BIST_FAIL_MASK                                                                  (0x1 << RTL9300_BIST4_SWCORE_BIST_FAIL_OFFSET)
  #define RTL9300_BIST4_SWCORE_BISR_FAIL_COMP_OFFSET                                                           (0)
  #define RTL9300_BIST4_SWCORE_BISR_FAIL_COMP_MASK                                                             (0x1 << RTL9300_BIST4_SWCORE_BISR_FAIL_COMP_OFFSET)

#define RTL9300_BIST5_ADDR                                                                                     (0x414)
  #define RTL9300_BIST5_OCP_CPU_BIST_DONE_OFFSET                                                               (12)
  #define RTL9300_BIST5_OCP_CPU_BIST_DONE_MASK                                                                 (0x3FFFF << RTL9300_BIST5_OCP_CPU_BIST_DONE_OFFSET)
  #define RTL9300_BIST5_LX_BIST_DONE_OFFSET                                                                    (0)
  #define RTL9300_BIST5_LX_BIST_DONE_MASK                                                                      (0xFFF << RTL9300_BIST5_LX_BIST_DONE_OFFSET)

#define RTL9300_BIST6_ADDR                                                                                     (0x418)
  #define RTL9300_BIST6_LX_DRF_BIST_FAIL_OFFSET                                                                (1)
  #define RTL9300_BIST6_LX_DRF_BIST_FAIL_MASK                                                                  (0xFFFFFF << RTL9300_BIST6_LX_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_BIST6_SWCORE_DRF_BIST_FAIL_OFFSET                                                            (0)
  #define RTL9300_BIST6_SWCORE_DRF_BIST_FAIL_MASK                                                              (0x1 << RTL9300_BIST6_SWCORE_DRF_BIST_FAIL_OFFSET)

#define RTL9300_BIST7_ADDR                                                                                     (0x41C)
  #define RTL9300_BIST7_LX_DRF_BIST_DONE_OFFSET                                                                (3)
  #define RTL9300_BIST7_LX_DRF_BIST_DONE_MASK                                                                  (0x1FFF << RTL9300_BIST7_LX_DRF_BIST_DONE_OFFSET)
  #define RTL9300_BIST7_SWCORE_BIST_DONE_OFFSET                                                                (2)
  #define RTL9300_BIST7_SWCORE_BIST_DONE_MASK                                                                  (0x1 << RTL9300_BIST7_SWCORE_BIST_DONE_OFFSET)
  #define RTL9300_BIST7_SWCORE_BISR_DONE_COMP_OFFSET                                                           (1)
  #define RTL9300_BIST7_SWCORE_BISR_DONE_COMP_MASK                                                             (0x1 << RTL9300_BIST7_SWCORE_BISR_DONE_COMP_OFFSET)
  #define RTL9300_BIST7_DRF_START_PAUSE_OFFSET                                                                 (0)
  #define RTL9300_BIST7_DRF_START_PAUSE_MASK                                                                   (0x1 << RTL9300_BIST7_DRF_START_PAUSE_OFFSET)

#define RTL9300_BIST8_ADDR                                                                                     (0x420)
  #define RTL9300_BIST8_OCP_CPU_BIST_FAIL_OFFSET                                                               (0)
  #define RTL9300_BIST8_OCP_CPU_BIST_FAIL_MASK                                                                 (0xFFFFFFFF << RTL9300_BIST8_OCP_CPU_BIST_FAIL_OFFSET)

#define RTL9300_BIST9_ADDR                                                                                     (0x424)
  #define RTL9300_BIST9_OCP_CPU_BISR_FAIL_OFFSET                                                               (0)
  #define RTL9300_BIST9_OCP_CPU_BISR_FAIL_MASK                                                                 (0x1FF << RTL9300_BIST9_OCP_CPU_BISR_FAIL_OFFSET)

#define RTL9300_BIST10_ADDR                                                                                    (0x428)
  #define RTL9300_BIST10_OCP_CPU_DRF_BIST_FAIL_OFFSET                                                          (0)
  #define RTL9300_BIST10_OCP_CPU_DRF_BIST_FAIL_MASK                                                            (0xFFFFFFFF << RTL9300_BIST10_OCP_CPU_DRF_BIST_FAIL_OFFSET)

#define RTL9300_BIST11_ADDR                                                                                    (0x42C)
  #define RTL9300_BIST11_OCP_CPU_DRF_BISR_FAIL_OFFSET                                                          (0)
  #define RTL9300_BIST11_OCP_CPU_DRF_BISR_FAIL_MASK                                                            (0x3FFFFFF << RTL9300_BIST11_OCP_CPU_DRF_BISR_FAIL_OFFSET)

#define RTL9300_BIST12_ADDR                                                                                    (0x430)
  #define RTL9300_BIST12_CPU2_BISR_OUT_DIFF_OFFSET                                                             (28)
  #define RTL9300_BIST12_CPU2_BISR_OUT_DIFF_MASK                                                               (0x1 << RTL9300_BIST12_CPU2_BISR_OUT_DIFF_OFFSET)
  #define RTL9300_BIST12_CPU2_BISR_OUT_CO_OFFSET                                                               (0)
  #define RTL9300_BIST12_CPU2_BISR_OUT_CO_MASK                                                                 (0xFFFFFFF << RTL9300_BIST12_CPU2_BISR_OUT_CO_OFFSET)

#define RTL9300_BIST13_ADDR                                                                                    (0x434)
  #define RTL9300_BIST13_GMAC_LS1_OFFSET                                                                       (30)
  #define RTL9300_BIST13_GMAC_LS1_MASK                                                                         (0x1 << RTL9300_BIST13_GMAC_LS1_OFFSET)
  #define RTL9300_BIST13_GMAC_RMEB1_OFFSET                                                                     (29)
  #define RTL9300_BIST13_GMAC_RMEB1_MASK                                                                       (0x1 << RTL9300_BIST13_GMAC_RMEB1_OFFSET)
  #define RTL9300_BIST13_GMAC_RMEA1_OFFSET                                                                     (28)
  #define RTL9300_BIST13_GMAC_RMEA1_MASK                                                                       (0x1 << RTL9300_BIST13_GMAC_RMEA1_OFFSET)
  #define RTL9300_BIST13_GMAC_RMB1_OFFSET                                                                      (24)
  #define RTL9300_BIST13_GMAC_RMB1_MASK                                                                        (0xF << RTL9300_BIST13_GMAC_RMB1_OFFSET)
  #define RTL9300_BIST13_GMAC_RMA1_OFFSET                                                                      (20)
  #define RTL9300_BIST13_GMAC_RMA1_MASK                                                                        (0xF << RTL9300_BIST13_GMAC_RMA1_OFFSET)
  #define RTL9300_BIST13_GMAC_LS0_OFFSET                                                                       (18)
  #define RTL9300_BIST13_GMAC_LS0_MASK                                                                         (0x1 << RTL9300_BIST13_GMAC_LS0_OFFSET)
  #define RTL9300_BIST13_GMAC_RMEB0_OFFSET                                                                     (17)
  #define RTL9300_BIST13_GMAC_RMEB0_MASK                                                                       (0x1 << RTL9300_BIST13_GMAC_RMEB0_OFFSET)
  #define RTL9300_BIST13_GMAC_RMEA0_OFFSET                                                                     (16)
  #define RTL9300_BIST13_GMAC_RMEA0_MASK                                                                       (0x1 << RTL9300_BIST13_GMAC_RMEA0_OFFSET)
  #define RTL9300_BIST13_GMAC_RMB0_OFFSET                                                                      (12)
  #define RTL9300_BIST13_GMAC_RMB0_MASK                                                                        (0xF << RTL9300_BIST13_GMAC_RMB0_OFFSET)
  #define RTL9300_BIST13_GMAC_RMA0_OFFSET                                                                      (8)
  #define RTL9300_BIST13_GMAC_RMA0_MASK                                                                        (0xF << RTL9300_BIST13_GMAC_RMA0_OFFSET)
  #define RTL9300_BIST13_PCIE0_LS_OFFSET                                                                       (5)
  #define RTL9300_BIST13_PCIE0_LS_MASK                                                                         (0x1 << RTL9300_BIST13_PCIE0_LS_OFFSET)
  #define RTL9300_BIST13_PCIE0_RME_OFFSET                                                                      (4)
  #define RTL9300_BIST13_PCIE0_RME_MASK                                                                        (0x1 << RTL9300_BIST13_PCIE0_RME_OFFSET)
  #define RTL9300_BIST13_PCIE0_RM_OFFSET                                                                       (0)
  #define RTL9300_BIST13_PCIE0_RM_MASK                                                                         (0xF << RTL9300_BIST13_PCIE0_RM_OFFSET)

#define RTL9300_BIST14_ADDR                                                                                    (0x438)
  #define RTL9300_BIST14_FLSHCTRL_LS0_OFFSET                                                                   (25)
  #define RTL9300_BIST14_FLSHCTRL_LS0_MASK                                                                     (0x1 << RTL9300_BIST14_FLSHCTRL_LS0_OFFSET)
  #define RTL9300_BIST14_FLSHCTRL_RME0_OFFSET                                                                  (24)
  #define RTL9300_BIST14_FLSHCTRL_RME0_MASK                                                                    (0x1 << RTL9300_BIST14_FLSHCTRL_RME0_OFFSET)
  #define RTL9300_BIST14_FLSHCTRL_RM0_OFFSET                                                                   (20)
  #define RTL9300_BIST14_FLSHCTRL_RM0_MASK                                                                     (0xF << RTL9300_BIST14_FLSHCTRL_RM0_OFFSET)
  #define RTL9300_BIST14_USB2HOST_LS0_OFFSET                                                                   (18)
  #define RTL9300_BIST14_USB2HOST_LS0_MASK                                                                     (0x1 << RTL9300_BIST14_USB2HOST_LS0_OFFSET)
  #define RTL9300_BIST14_USB2HOST_RMEB0_OFFSET                                                                 (17)
  #define RTL9300_BIST14_USB2HOST_RMEB0_MASK                                                                   (0x1 << RTL9300_BIST14_USB2HOST_RMEB0_OFFSET)
  #define RTL9300_BIST14_USB2HOST_RMEA0_OFFSET                                                                 (16)
  #define RTL9300_BIST14_USB2HOST_RMEA0_MASK                                                                   (0x1 << RTL9300_BIST14_USB2HOST_RMEA0_OFFSET)
  #define RTL9300_BIST14_USB2HOST_RMB0_OFFSET                                                                  (12)
  #define RTL9300_BIST14_USB2HOST_RMB0_MASK                                                                    (0xF << RTL9300_BIST14_USB2HOST_RMB0_OFFSET)
  #define RTL9300_BIST14_USB2HOST_RMA0_OFFSET                                                                  (8)
  #define RTL9300_BIST14_USB2HOST_RMA0_MASK                                                                    (0xF << RTL9300_BIST14_USB2HOST_RMA0_OFFSET)
  #define RTL9300_BIST14_FLSH_ECC_LS0_OFFSET                                                                   (5)
  #define RTL9300_BIST14_FLSH_ECC_LS0_MASK                                                                     (0x1 << RTL9300_BIST14_FLSH_ECC_LS0_OFFSET)
  #define RTL9300_BIST14_FLSH_ECC_RME0_OFFSET                                                                  (4)
  #define RTL9300_BIST14_FLSH_ECC_RME0_MASK                                                                    (0x1 << RTL9300_BIST14_FLSH_ECC_RME0_OFFSET)
  #define RTL9300_BIST14_FLSH_ECC_RM0_OFFSET                                                                   (0)
  #define RTL9300_BIST14_FLSH_ECC_RM0_MASK                                                                     (0xF << RTL9300_BIST14_FLSH_ECC_RM0_OFFSET)

#define RTL9300_BIST15_ADDR                                                                                    (0x43C)
  #define RTL9300_BIST15_CPU1_DVS_12_OFFSET                                                                    (28)
  #define RTL9300_BIST15_CPU1_DVS_12_MASK                                                                      (0xF << RTL9300_BIST15_CPU1_DVS_12_OFFSET)
  #define RTL9300_BIST15_CPU1_DVS_11_OFFSET                                                                    (24)
  #define RTL9300_BIST15_CPU1_DVS_11_MASK                                                                      (0xF << RTL9300_BIST15_CPU1_DVS_11_OFFSET)
  #define RTL9300_BIST15_CPU1_DVS_10_OFFSET                                                                    (20)
  #define RTL9300_BIST15_CPU1_DVS_10_MASK                                                                      (0xF << RTL9300_BIST15_CPU1_DVS_10_OFFSET)
  #define RTL9300_BIST15_CPU1_DVS_9_OFFSET                                                                     (16)
  #define RTL9300_BIST15_CPU1_DVS_9_MASK                                                                       (0xF << RTL9300_BIST15_CPU1_DVS_9_OFFSET)
  #define RTL9300_BIST15_DMEM1_DVS_OFFSET                                                                      (12)
  #define RTL9300_BIST15_DMEM1_DVS_MASK                                                                        (0xF << RTL9300_BIST15_DMEM1_DVS_OFFSET)
  #define RTL9300_BIST15_DMEM0_DVS_OFFSET                                                                      (8)
  #define RTL9300_BIST15_DMEM0_DVS_MASK                                                                        (0xF << RTL9300_BIST15_DMEM0_DVS_OFFSET)
  #define RTL9300_BIST15_IMEM1_DVS_OFFSET                                                                      (4)
  #define RTL9300_BIST15_IMEM1_DVS_MASK                                                                        (0xF << RTL9300_BIST15_IMEM1_DVS_OFFSET)
  #define RTL9300_BIST15_IMEM0_DVS_OFFSET                                                                      (0)
  #define RTL9300_BIST15_IMEM0_DVS_MASK                                                                        (0xF << RTL9300_BIST15_IMEM0_DVS_OFFSET)

#define RTL9300_BIST16_ADDR                                                                                    (0x440)
  #define RTL9300_BIST16_CPU1_DVS_19_OFFSET                                                                    (24)
  #define RTL9300_BIST16_CPU1_DVS_19_MASK                                                                      (0xF << RTL9300_BIST16_CPU1_DVS_19_OFFSET)
  #define RTL9300_BIST16_CPU1_DVS_18_OFFSET                                                                    (20)
  #define RTL9300_BIST16_CPU1_DVS_18_MASK                                                                      (0xF << RTL9300_BIST16_CPU1_DVS_18_OFFSET)
  #define RTL9300_BIST16_CPU1_DVS_17_OFFSET                                                                    (16)
  #define RTL9300_BIST16_CPU1_DVS_17_MASK                                                                      (0xF << RTL9300_BIST16_CPU1_DVS_17_OFFSET)
  #define RTL9300_BIST16_CPU1_DVS_16_OFFSET                                                                    (12)
  #define RTL9300_BIST16_CPU1_DVS_16_MASK                                                                      (0xF << RTL9300_BIST16_CPU1_DVS_16_OFFSET)
  #define RTL9300_BIST16_CPU1_DVS_15_OFFSET                                                                    (8)
  #define RTL9300_BIST16_CPU1_DVS_15_MASK                                                                      (0xF << RTL9300_BIST16_CPU1_DVS_15_OFFSET)
  #define RTL9300_BIST16_CPU1_DVS_14_OFFSET                                                                    (4)
  #define RTL9300_BIST16_CPU1_DVS_14_MASK                                                                      (0xF << RTL9300_BIST16_CPU1_DVS_14_OFFSET)
  #define RTL9300_BIST16_CPU1_DVS_13_OFFSET                                                                    (0)
  #define RTL9300_BIST16_CPU1_DVS_13_MASK                                                                      (0xF << RTL9300_BIST16_CPU1_DVS_13_OFFSET)

/*
 * Feature: ANA_PHY
 */
#define RTL9300_USB_H_PHY_CTRL_ADDR                                                                            (0x500)
  #define RTL9300_USB_H_PHY_CTRL_OHCI_CNTSEL_I_N_OFFSET                                                        (31)
  #define RTL9300_USB_H_PHY_CTRL_OHCI_CNTSEL_I_N_MASK                                                          (0x1 << RTL9300_USB_H_PHY_CTRL_OHCI_CNTSEL_I_N_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_SLB_HS_OFFSET                                                                 (30)
  #define RTL9300_USB_H_PHY_CTRL_SLB_HS_MASK                                                                   (0x1 << RTL9300_USB_H_PHY_CTRL_SLB_HS_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_S_UTMI_SUSPEND1_OFFSET                                                        (29)
  #define RTL9300_USB_H_PHY_CTRL_S_UTMI_SUSPEND1_MASK                                                          (0x1 << RTL9300_USB_H_PHY_CTRL_S_UTMI_SUSPEND1_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_UTMI_RESET_1_OFFSET                                                           (28)
  #define RTL9300_USB_H_PHY_CTRL_UTMI_RESET_1_MASK                                                             (0x1 << RTL9300_USB_H_PHY_CTRL_UTMI_RESET_1_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_FORCE_SLB_1_OFFSET                                                            (27)
  #define RTL9300_USB_H_PHY_CTRL_FORCE_SLB_1_MASK                                                              (0x1 << RTL9300_USB_H_PHY_CTRL_FORCE_SLB_1_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_SLB_DONE_1_OFFSET                                                             (26)
  #define RTL9300_USB_H_PHY_CTRL_SLB_DONE_1_MASK                                                               (0x1 << RTL9300_USB_H_PHY_CTRL_SLB_DONE_1_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_SLB_FAIL_1_OFFSET                                                             (25)
  #define RTL9300_USB_H_PHY_CTRL_SLB_FAIL_1_MASK                                                               (0x1 << RTL9300_USB_H_PHY_CTRL_SLB_FAIL_1_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_CKUSABLE_OUTP_1_OFFSET                                                        (24)
  #define RTL9300_USB_H_PHY_CTRL_CKUSABLE_OUTP_1_MASK                                                          (0x1 << RTL9300_USB_H_PHY_CTRL_CKUSABLE_OUTP_1_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_VSTATUS_INP_1_OFFSET                                                          (16)
  #define RTL9300_USB_H_PHY_CTRL_VSTATUS_INP_1_MASK                                                            (0xFF << RTL9300_USB_H_PHY_CTRL_VSTATUS_INP_1_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_S_SYS_RST_N_OFFSET                                                            (15)
  #define RTL9300_USB_H_PHY_CTRL_S_SYS_RST_N_MASK                                                              (0x1 << RTL9300_USB_H_PHY_CTRL_S_SYS_RST_N_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_S_PHY_RST_N_OFFSET                                                            (14)
  #define RTL9300_USB_H_PHY_CTRL_S_PHY_RST_N_MASK                                                              (0x1 << RTL9300_USB_H_PHY_CTRL_S_PHY_RST_N_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_S_UTMI_SUSPEND0_OFFSET                                                        (13)
  #define RTL9300_USB_H_PHY_CTRL_S_UTMI_SUSPEND0_MASK                                                          (0x1 << RTL9300_USB_H_PHY_CTRL_S_UTMI_SUSPEND0_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_UTMI_RESET_0_OFFSET                                                           (12)
  #define RTL9300_USB_H_PHY_CTRL_UTMI_RESET_0_MASK                                                             (0x1 << RTL9300_USB_H_PHY_CTRL_UTMI_RESET_0_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_FORCE_SLB_0_OFFSET                                                            (11)
  #define RTL9300_USB_H_PHY_CTRL_FORCE_SLB_0_MASK                                                              (0x1 << RTL9300_USB_H_PHY_CTRL_FORCE_SLB_0_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_SLB_DONE_0_OFFSET                                                             (10)
  #define RTL9300_USB_H_PHY_CTRL_SLB_DONE_0_MASK                                                               (0x1 << RTL9300_USB_H_PHY_CTRL_SLB_DONE_0_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_SLB_FAIL_0_OFFSET                                                             (9)
  #define RTL9300_USB_H_PHY_CTRL_SLB_FAIL_0_MASK                                                               (0x1 << RTL9300_USB_H_PHY_CTRL_SLB_FAIL_0_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_CKUSABLE_OUTP_0_OFFSET                                                        (8)
  #define RTL9300_USB_H_PHY_CTRL_CKUSABLE_OUTP_0_MASK                                                          (0x1 << RTL9300_USB_H_PHY_CTRL_CKUSABLE_OUTP_0_OFFSET)
  #define RTL9300_USB_H_PHY_CTRL_VSTATUS_INP_0_OFFSET                                                          (0)
  #define RTL9300_USB_H_PHY_CTRL_VSTATUS_INP_0_MASK                                                            (0xFF << RTL9300_USB_H_PHY_CTRL_VSTATUS_INP_0_OFFSET)

#define RTL9300_PCIE_CTRL_ADDR                                                                                 (0x504)
  #define RTL9300_PCIE_CTRL_REG_PCIEANA_PLLDRV_OFFSET                                                          (27)
  #define RTL9300_PCIE_CTRL_REG_PCIEANA_PLLDRV_MASK                                                            (0x7 << RTL9300_PCIE_CTRL_REG_PCIEANA_PLLDRV_OFFSET)
  #define RTL9300_PCIE_CTRL_REG_PCIEANA_SELO_125M_OFFSET                                                       (26)
  #define RTL9300_PCIE_CTRL_REG_PCIEANA_SELO_125M_MASK                                                         (0x1 << RTL9300_PCIE_CTRL_REG_PCIEANA_SELO_125M_OFFSET)
  #define RTL9300_PCIE_CTRL_PCIE_PHY_ISOLATED_0_OFFSET                                                         (25)
  #define RTL9300_PCIE_CTRL_PCIE_PHY_ISOLATED_0_MASK                                                           (0x1 << RTL9300_PCIE_CTRL_PCIE_PHY_ISOLATED_0_OFFSET)
  #define RTL9300_PCIE_CTRL_PCIEPHY_MDRST_N_0_OFFSET                                                           (24)
  #define RTL9300_PCIE_CTRL_PCIEPHY_MDRST_N_0_MASK                                                             (0x1 << RTL9300_PCIE_CTRL_PCIEPHY_MDRST_N_0_OFFSET)
  #define RTL9300_PCIE_CTRL_PCEPHY_RX50_LINK_0_OFFSET                                                          (23)
  #define RTL9300_PCIE_CTRL_PCEPHY_RX50_LINK_0_MASK                                                            (0x1 << RTL9300_PCIE_CTRL_PCEPHY_RX50_LINK_0_OFFSET)
  #define RTL9300_PCIE_CTRL_PCIE_PHY_ISOLATED_1_OFFSET                                                         (22)
  #define RTL9300_PCIE_CTRL_PCIE_PHY_ISOLATED_1_MASK                                                           (0x1 << RTL9300_PCIE_CTRL_PCIE_PHY_ISOLATED_1_OFFSET)
  #define RTL9300_PCIE_CTRL_PCIEPHY_MDRST_N_1_OFFSET                                                           (21)
  #define RTL9300_PCIE_CTRL_PCIEPHY_MDRST_N_1_MASK                                                             (0x1 << RTL9300_PCIE_CTRL_PCIEPHY_MDRST_N_1_OFFSET)
  #define RTL9300_PCIE_CTRL_PCEPHY_RX50_LINK_1_OFFSET                                                          (20)
  #define RTL9300_PCIE_CTRL_PCEPHY_RX50_LINK_1_MASK                                                            (0x1 << RTL9300_PCIE_CTRL_PCEPHY_RX50_LINK_1_OFFSET)

#define RTL9300_USB3_CTRL_ADDR                                                                                 (0x508)
  #define RTL9300_USB3_CTRL_USB3_LFPS_LPRD_OFFSET                                                              (5)
  #define RTL9300_USB3_CTRL_USB3_LFPS_LPRD_MASK                                                                (0x7 << RTL9300_USB3_CTRL_USB3_LFPS_LPRD_OFFSET)
  #define RTL9300_USB3_CTRL_USB3_LFPS_HPRD_OFFSET                                                              (2)
  #define RTL9300_USB3_CTRL_USB3_LFPS_HPRD_MASK                                                                (0x7 << RTL9300_USB3_CTRL_USB3_LFPS_HPRD_OFFSET)
  #define RTL9300_USB3_CTRL_USB3_LFPS_LAST_OFFSET                                                              (0)
  #define RTL9300_USB3_CTRL_USB3_LFPS_LAST_MASK                                                                (0x3 << RTL9300_USB3_CTRL_USB3_LFPS_LAST_OFFSET)

#define RTL9300_SATA_CTRL_ADDR                                                                                 (0x510)
  #define RTL9300_SATA_CTRL_SATAPHY_SM_SEL_OFFSET                                                              (6)
  #define RTL9300_SATA_CTRL_SATAPHY_SM_SEL_MASK                                                                (0x1 << RTL9300_SATA_CTRL_SATAPHY_SM_SEL_OFFSET)
  #define RTL9300_SATA_CTRL_SATAPHY_SRST_N_OFFSET                                                              (5)
  #define RTL9300_SATA_CTRL_SATAPHY_SRST_N_MASK                                                                (0x1 << RTL9300_SATA_CTRL_SATAPHY_SRST_N_OFFSET)
  #define RTL9300_SATA_CTRL_SATAH_SRST_N_OFFSET                                                                (4)
  #define RTL9300_SATA_CTRL_SATAH_SRST_N_MASK                                                                  (0x1 << RTL9300_SATA_CTRL_SATAH_SRST_N_OFFSET)
  #define RTL9300_SATA_CTRL_SATAPHY_IPRX_EN_OFFSET                                                             (3)
  #define RTL9300_SATA_CTRL_SATAPHY_IPRX_EN_MASK                                                               (0x1 << RTL9300_SATA_CTRL_SATAPHY_IPRX_EN_OFFSET)
  #define RTL9300_SATA_CTRL_SATA_EXT_MDIO_OFFSET                                                               (2)
  #define RTL9300_SATA_CTRL_SATA_EXT_MDIO_MASK                                                                 (0x1 << RTL9300_SATA_CTRL_SATA_EXT_MDIO_OFFSET)
  #define RTL9300_SATA_CTRL_SATAPHY_ASR_OFFSET                                                                 (1)
  #define RTL9300_SATA_CTRL_SATAPHY_ASR_MASK                                                                   (0x1 << RTL9300_SATA_CTRL_SATAPHY_ASR_OFFSET)
  #define RTL9300_SATA_CTRL_SATAPHY_SPD_INIT_OFFSET                                                            (0)
  #define RTL9300_SATA_CTRL_SATAPHY_SPD_INIT_MASK                                                              (0x1 << RTL9300_SATA_CTRL_SATAPHY_SPD_INIT_OFFSET)

/*
 * Feature: IP_ENABLE
 */
#define RTL9300_IP_EN_CTRL_ADDR                                                                                (0x600)
  #define RTL9300_IP_EN_CTRL_EN_USBPHY1_OFFSET                                                                 (31)
  #define RTL9300_IP_EN_CTRL_EN_USBPHY1_MASK                                                                   (0x1 << RTL9300_IP_EN_CTRL_EN_USBPHY1_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_USBPHY0_OFFSET                                                                 (30)
  #define RTL9300_IP_EN_CTRL_EN_USBPHY0_MASK                                                                   (0x1 << RTL9300_IP_EN_CTRL_EN_USBPHY0_OFFSET)
  #define RTL9300_IP_EN_CTRL_NFBI_CK_SEL_OFFSET                                                                (28)
  #define RTL9300_IP_EN_CTRL_NFBI_CK_SEL_MASK                                                                  (0x3 << RTL9300_IP_EN_CTRL_NFBI_CK_SEL_OFFSET)
  #define RTL9300_IP_EN_CTRL_PCM_SPD_MODE_OFFSET                                                               (27)
  #define RTL9300_IP_EN_CTRL_PCM_SPD_MODE_MASK                                                                 (0x1 << RTL9300_IP_EN_CTRL_PCM_SPD_MODE_OFFSET)
  #define RTL9300_IP_EN_CTRL_VOIP_INT_SEL_OFFSET                                                               (25)
  #define RTL9300_IP_EN_CTRL_VOIP_INT_SEL_MASK                                                                 (0x3 << RTL9300_IP_EN_CTRL_VOIP_INT_SEL_OFFSET)
  #define RTL9300_IP_EN_CTRL_DBG_GRPSEL_OFFSET                                                                 (20)
  #define RTL9300_IP_EN_CTRL_DBG_GRPSEL_MASK                                                                   (0x1F << RTL9300_IP_EN_CTRL_DBG_GRPSEL_OFFSET)
  #define RTL9300_IP_EN_CTRL_DBG_SGRPSEL_OFFSET                                                                (16)
  #define RTL9300_IP_EN_CTRL_DBG_SGRPSEL_MASK                                                                  (0xF << RTL9300_IP_EN_CTRL_DBG_SGRPSEL_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_NANDFSH_CTRL_OFFSET                                                            (15)
  #define RTL9300_IP_EN_CTRL_EN_NANDFSH_CTRL_MASK                                                              (0x1 << RTL9300_IP_EN_CTRL_EN_NANDFSH_CTRL_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_NFBI_OFFSET                                                                    (14)
  #define RTL9300_IP_EN_CTRL_EN_NFBI_MASK                                                                      (0x1 << RTL9300_IP_EN_CTRL_EN_NFBI_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_SATA_OFFSET                                                                    (13)
  #define RTL9300_IP_EN_CTRL_EN_SATA_MASK                                                                      (0x1 << RTL9300_IP_EN_CTRL_EN_SATA_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_VOIPFFT_OFFSET                                                                 (12)
  #define RTL9300_IP_EN_CTRL_EN_VOIPFFT_MASK                                                                   (0x1 << RTL9300_IP_EN_CTRL_EN_VOIPFFT_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_VOIPACC_OFFSET                                                                 (11)
  #define RTL9300_IP_EN_CTRL_EN_VOIPACC_MASK                                                                   (0x1 << RTL9300_IP_EN_CTRL_EN_VOIPACC_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_IPSEC_OFFSET                                                                   (10)
  #define RTL9300_IP_EN_CTRL_EN_IPSEC_MASK                                                                     (0x1 << RTL9300_IP_EN_CTRL_EN_IPSEC_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_GDMA1_OFFSET                                                                   (9)
  #define RTL9300_IP_EN_CTRL_EN_GDMA1_MASK                                                                     (0x1 << RTL9300_IP_EN_CTRL_EN_GDMA1_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_GDMA0_OFFSET                                                                   (8)
  #define RTL9300_IP_EN_CTRL_EN_GDMA0_MASK                                                                     (0x1 << RTL9300_IP_EN_CTRL_EN_GDMA0_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_PCIE0_OFFSET                                                                   (7)
  #define RTL9300_IP_EN_CTRL_EN_PCIE0_MASK                                                                     (0x1 << RTL9300_IP_EN_CTRL_EN_PCIE0_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_PCIE1_OFFSET                                                                   (6)
  #define RTL9300_IP_EN_CTRL_EN_PCIE1_MASK                                                                     (0x1 << RTL9300_IP_EN_CTRL_EN_PCIE1_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_P0USBHOST_OFFSET                                                               (4)
  #define RTL9300_IP_EN_CTRL_EN_P0USBHOST_MASK                                                                 (0x3 << RTL9300_IP_EN_CTRL_EN_P0USBHOST_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_P1USBHOST_OFFSET                                                               (3)
  #define RTL9300_IP_EN_CTRL_EN_P1USBHOST_MASK                                                                 (0x1 << RTL9300_IP_EN_CTRL_EN_P1USBHOST_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_PCM_OFFSET                                                                     (2)
  #define RTL9300_IP_EN_CTRL_EN_PCM_MASK                                                                       (0x1 << RTL9300_IP_EN_CTRL_EN_PCM_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_GMAC_OFFSET                                                                    (1)
  #define RTL9300_IP_EN_CTRL_EN_GMAC_MASK                                                                      (0x1 << RTL9300_IP_EN_CTRL_EN_GMAC_OFFSET)
  #define RTL9300_IP_EN_CTRL_EN_PREI_VOIP_OFFSET                                                               (0)
  #define RTL9300_IP_EN_CTRL_EN_PREI_VOIP_MASK                                                                 (0x1 << RTL9300_IP_EN_CTRL_EN_PREI_VOIP_OFFSET)

#define RTL9300_DLL_CTRL_ADDR                                                                                  (0x604)
  #define RTL9300_DLL_CTRL_RESERVE_OFFSET                                                                      (30)
  #define RTL9300_DLL_CTRL_RESERVE_MASK                                                                        (0x3 << RTL9300_DLL_CTRL_RESERVE_OFFSET)
  #define RTL9300_DLL_CTRL_NO_USE_29_23_OFFSET                                                                 (23)
  #define RTL9300_DLL_CTRL_NO_USE_29_23_MASK                                                                   (0x7F << RTL9300_DLL_CTRL_NO_USE_29_23_OFFSET)
  #define RTL9300_DLL_CTRL_REG_DLL_DIS_OFFSET                                                                  (22)
  #define RTL9300_DLL_CTRL_REG_DLL_DIS_MASK                                                                    (0x1 << RTL9300_DLL_CTRL_REG_DLL_DIS_OFFSET)
  #define RTL9300_DLL_CTRL_REG_DLL_PD_OFFSET                                                                   (21)
  #define RTL9300_DLL_CTRL_REG_DLL_PD_MASK                                                                     (0x1 << RTL9300_DLL_CTRL_REG_DLL_PD_OFFSET)
  #define RTL9300_DLL_CTRL_REG_DLL_DL_OFFSET                                                                   (19)
  #define RTL9300_DLL_CTRL_REG_DLL_DL_MASK                                                                     (0x3 << RTL9300_DLL_CTRL_REG_DLL_DL_OFFSET)
  #define RTL9300_DLL_CTRL_REG_DLL_STARTB_OFFSET                                                               (18)
  #define RTL9300_DLL_CTRL_REG_DLL_STARTB_MASK                                                                 (0x1 << RTL9300_DLL_CTRL_REG_DLL_STARTB_OFFSET)
  #define RTL9300_DLL_CTRL_REG_DLL_PFD_OFFSET                                                                  (16)
  #define RTL9300_DLL_CTRL_REG_DLL_PFD_MASK                                                                    (0x3 << RTL9300_DLL_CTRL_REG_DLL_PFD_OFFSET)
  #define RTL9300_DLL_CTRL_REG_DLL_VR_OFFSET                                                                   (12)
  #define RTL9300_DLL_CTRL_REG_DLL_VR_MASK                                                                     (0xF << RTL9300_DLL_CTRL_REG_DLL_VR_OFFSET)
  #define RTL9300_DLL_CTRL_REG_DLL_MD_OFFSET                                                                   (9)
  #define RTL9300_DLL_CTRL_REG_DLL_MD_MASK                                                                     (0x7 << RTL9300_DLL_CTRL_REG_DLL_MD_OFFSET)
  #define RTL9300_DLL_CTRL_REG_DLL_LF_OFFSET                                                                   (6)
  #define RTL9300_DLL_CTRL_REG_DLL_LF_MASK                                                                     (0x7 << RTL9300_DLL_CTRL_REG_DLL_LF_OFFSET)
  #define RTL9300_DLL_CTRL_REG_DLL_CP_OFFSET                                                                   (0)
  #define RTL9300_DLL_CTRL_REG_DLL_CP_MASK                                                                     (0x3F << RTL9300_DLL_CTRL_REG_DLL_CP_OFFSET)

#define RTL9300_SYS_MISC_CTRL_ADDR                                                                             (0x60C)
  #define RTL9300_SYS_MISC_CTRL_HWRSTO_N_OFFSET                                                                (31)
  #define RTL9300_SYS_MISC_CTRL_HWRSTO_N_MASK                                                                  (0x1 << RTL9300_SYS_MISC_CTRL_HWRSTO_N_OFFSET)
  #define RTL9300_SYS_MISC_CTRL_PMD_DONE_OFFSET                                                                (30)
  #define RTL9300_SYS_MISC_CTRL_PMD_DONE_MASK                                                                  (0x1 << RTL9300_SYS_MISC_CTRL_PMD_DONE_OFFSET)
  #define RTL9300_SYS_MISC_CTRL_VOIP_CNT_START_OFFSET                                                          (29)
  #define RTL9300_SYS_MISC_CTRL_VOIP_CNT_START_MASK                                                            (0x1 << RTL9300_SYS_MISC_CTRL_VOIP_CNT_START_OFFSET)
  #define RTL9300_SYS_MISC_CTRL_VOIP_CNT_OFFSET                                                                (0)
  #define RTL9300_SYS_MISC_CTRL_VOIP_CNT_MASK                                                                  (0xFFFF << RTL9300_SYS_MISC_CTRL_VOIP_CNT_OFFSET)

#define RTL9300_DLL_ANA_CTRL0_ADDR                                                                             (0x610)
  #define RTL9300_DLL_ANA_CTRL0_MVREF0_PD_OFFSET                                                               (27)
  #define RTL9300_DLL_ANA_CTRL0_MVREF0_PD_MASK                                                                 (0x1 << RTL9300_DLL_ANA_CTRL0_MVREF0_PD_OFFSET)
  #define RTL9300_DLL_ANA_CTRL0_MVREF0_PDREF_OFFSET                                                            (26)
  #define RTL9300_DLL_ANA_CTRL0_MVREF0_PDREF_MASK                                                              (0x1 << RTL9300_DLL_ANA_CTRL0_MVREF0_PDREF_OFFSET)
  #define RTL9300_DLL_ANA_CTRL0_MVREF0_PORSEL_OFFSET                                                           (24)
  #define RTL9300_DLL_ANA_CTRL0_MVREF0_PORSEL_MASK                                                             (0x3 << RTL9300_DLL_ANA_CTRL0_MVREF0_PORSEL_OFFSET)
  #define RTL9300_DLL_ANA_CTRL0_ANA_DLL_CTRL_0_OFFSET                                                          (0)
  #define RTL9300_DLL_ANA_CTRL0_ANA_DLL_CTRL_0_MASK                                                            (0x1FFFFF << RTL9300_DLL_ANA_CTRL0_ANA_DLL_CTRL_0_OFFSET)

#define RTL9300_DLL_ANA_CTRL1_ADDR                                                                             (0x614)
  #define RTL9300_DLL_ANA_CTRL1_MVREF1_PD_OFFSET                                                               (27)
  #define RTL9300_DLL_ANA_CTRL1_MVREF1_PD_MASK                                                                 (0x1 << RTL9300_DLL_ANA_CTRL1_MVREF1_PD_OFFSET)
  #define RTL9300_DLL_ANA_CTRL1_MVREF1_PDREF_OFFSET                                                            (26)
  #define RTL9300_DLL_ANA_CTRL1_MVREF1_PDREF_MASK                                                              (0x1 << RTL9300_DLL_ANA_CTRL1_MVREF1_PDREF_OFFSET)
  #define RTL9300_DLL_ANA_CTRL1_MVREF1_PORSEL_OFFSET                                                           (24)
  #define RTL9300_DLL_ANA_CTRL1_MVREF1_PORSEL_MASK                                                             (0x3 << RTL9300_DLL_ANA_CTRL1_MVREF1_PORSEL_OFFSET)
  #define RTL9300_DLL_ANA_CTRL1_ANA_DLL_CTRL_1_OFFSET                                                          (0)
  #define RTL9300_DLL_ANA_CTRL1_ANA_DLL_CTRL_1_MASK                                                            (0x1FFFFF << RTL9300_DLL_ANA_CTRL1_ANA_DLL_CTRL_1_OFFSET)

#define RTL9300_SPD_SENSOR0_ADDR                                                                               (0x618)
  #define RTL9300_SPD_SENSOR0_GENR0_RSTN_OFFSET                                                                (31)
  #define RTL9300_SPD_SENSOR0_GENR0_RSTN_MASK                                                                  (0x1 << RTL9300_SPD_SENSOR0_GENR0_RSTN_OFFSET)
  #define RTL9300_SPD_SENSOR0_GENR1_RSTN_OFFSET                                                                (30)
  #define RTL9300_SPD_SENSOR0_GENR1_RSTN_MASK                                                                  (0x1 << RTL9300_SPD_SENSOR0_GENR1_RSTN_OFFSET)
  #define RTL9300_SPD_SENSOR0_MINI0_RSTN_OFFSET                                                                (29)
  #define RTL9300_SPD_SENSOR0_MINI0_RSTN_MASK                                                                  (0x1 << RTL9300_SPD_SENSOR0_MINI0_RSTN_OFFSET)
  #define RTL9300_SPD_SENSOR0_MINI1_RSTN_OFFSET                                                                (28)
  #define RTL9300_SPD_SENSOR0_MINI1_RSTN_MASK                                                                  (0x1 << RTL9300_SPD_SENSOR0_MINI1_RSTN_OFFSET)
  #define RTL9300_SPD_SENSOR0_GENR0_WIRE_SEL_OFFSET                                                            (15)
  #define RTL9300_SPD_SENSOR0_GENR0_WIRE_SEL_MASK                                                              (0x1 << RTL9300_SPD_SENSOR0_GENR0_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_GENR0_RO_SEL_OFFSET                                                              (12)
  #define RTL9300_SPD_SENSOR0_GENR0_RO_SEL_MASK                                                                (0x7 << RTL9300_SPD_SENSOR0_GENR0_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_GENR1_WIRE_SEL_OFFSET                                                            (11)
  #define RTL9300_SPD_SENSOR0_GENR1_WIRE_SEL_MASK                                                              (0x1 << RTL9300_SPD_SENSOR0_GENR1_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_GENR1_RO_SEL_OFFSET                                                              (8)
  #define RTL9300_SPD_SENSOR0_GENR1_RO_SEL_MASK                                                                (0x7 << RTL9300_SPD_SENSOR0_GENR1_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_MINI0_WIRE_SEL_OFFSET                                                            (7)
  #define RTL9300_SPD_SENSOR0_MINI0_WIRE_SEL_MASK                                                              (0x1 << RTL9300_SPD_SENSOR0_MINI0_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_MINI0_RO_SEL_OFFSET                                                              (4)
  #define RTL9300_SPD_SENSOR0_MINI0_RO_SEL_MASK                                                                (0x7 << RTL9300_SPD_SENSOR0_MINI0_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_MINI1_WIRE_SEL_OFFSET                                                            (3)
  #define RTL9300_SPD_SENSOR0_MINI1_WIRE_SEL_MASK                                                              (0x1 << RTL9300_SPD_SENSOR0_MINI1_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_MINI1_RO_SEL_OFFSET                                                              (0)
  #define RTL9300_SPD_SENSOR0_MINI1_RO_SEL_MASK                                                                (0x7 << RTL9300_SPD_SENSOR0_MINI1_RO_SEL_OFFSET)

#define RTL9300_SPD_SENSOR1_ADDR                                                                               (0x61C)
  #define RTL9300_SPD_SENSOR1_GENR0_DSS_READY_OFFSET                                                           (31)
  #define RTL9300_SPD_SENSOR1_GENR0_DSS_READY_MASK                                                             (0x1 << RTL9300_SPD_SENSOR1_GENR0_DSS_READY_OFFSET)
  #define RTL9300_SPD_SENSOR1_GENR0_DATA_READ_ACK_OFFSET                                                       (30)
  #define RTL9300_SPD_SENSOR1_GENR0_DATA_READ_ACK_MASK                                                         (0x1 << RTL9300_SPD_SENSOR1_GENR0_DATA_READ_ACK_OFFSET)
  #define RTL9300_SPD_SENSOR1_GENR0_WROST_GO_OFFSET                                                            (29)
  #define RTL9300_SPD_SENSOR1_GENR0_WROST_GO_MASK                                                              (0x1 << RTL9300_SPD_SENSOR1_GENR0_WROST_GO_OFFSET)
  #define RTL9300_SPD_SENSOR1_GENR0_DSS_COUNT_OUT_OFFSET                                                       (0)
  #define RTL9300_SPD_SENSOR1_GENR0_DSS_COUNT_OUT_MASK                                                         (0xFFFFF << RTL9300_SPD_SENSOR1_GENR0_DSS_COUNT_OUT_OFFSET)

#define RTL9300_SPD_SENSOR2_ADDR                                                                               (0x620)
  #define RTL9300_SPD_SENSOR2_GENR1_DSS_READY_OFFSET                                                           (31)
  #define RTL9300_SPD_SENSOR2_GENR1_DSS_READY_MASK                                                             (0x1 << RTL9300_SPD_SENSOR2_GENR1_DSS_READY_OFFSET)
  #define RTL9300_SPD_SENSOR2_GENR1_DATA_READ_ACK_OFFSET                                                       (30)
  #define RTL9300_SPD_SENSOR2_GENR1_DATA_READ_ACK_MASK                                                         (0x1 << RTL9300_SPD_SENSOR2_GENR1_DATA_READ_ACK_OFFSET)
  #define RTL9300_SPD_SENSOR2_GENR1_WROST_GO_OFFSET                                                            (29)
  #define RTL9300_SPD_SENSOR2_GENR1_WROST_GO_MASK                                                              (0x1 << RTL9300_SPD_SENSOR2_GENR1_WROST_GO_OFFSET)
  #define RTL9300_SPD_SENSOR2_RSVD_OFFSET                                                                      (20)
  #define RTL9300_SPD_SENSOR2_RSVD_MASK                                                                        (0x1FF << RTL9300_SPD_SENSOR2_RSVD_OFFSET)
  #define RTL9300_SPD_SENSOR2_GENR1_DSS_COUNT_OUT_OFFSET                                                       (0)
  #define RTL9300_SPD_SENSOR2_GENR1_DSS_COUNT_OUT_MASK                                                         (0xFFFFF << RTL9300_SPD_SENSOR2_GENR1_DSS_COUNT_OUT_OFFSET)

#define RTL9300_SPD_SENSOR3_ADDR                                                                               (0x624)
  #define RTL9300_SPD_SENSOR3_MINI0_DSS_READY_OFFSET                                                           (31)
  #define RTL9300_SPD_SENSOR3_MINI0_DSS_READY_MASK                                                             (0x1 << RTL9300_SPD_SENSOR3_MINI0_DSS_READY_OFFSET)
  #define RTL9300_SPD_SENSOR3_MINI0_DATA_READ_ACK_OFFSET                                                       (30)
  #define RTL9300_SPD_SENSOR3_MINI0_DATA_READ_ACK_MASK                                                         (0x1 << RTL9300_SPD_SENSOR3_MINI0_DATA_READ_ACK_OFFSET)
  #define RTL9300_SPD_SENSOR3_MINI0_WROST_GO_OFFSET                                                            (29)
  #define RTL9300_SPD_SENSOR3_MINI0_WROST_GO_MASK                                                              (0x1 << RTL9300_SPD_SENSOR3_MINI0_WROST_GO_OFFSET)
  #define RTL9300_SPD_SENSOR3_MINI0_DSS_COUNT_OUT_OFFSET                                                       (0)
  #define RTL9300_SPD_SENSOR3_MINI0_DSS_COUNT_OUT_MASK                                                         (0xFFFFF << RTL9300_SPD_SENSOR3_MINI0_DSS_COUNT_OUT_OFFSET)

#define RTL9300_SPD_SENSOR4_ADDR                                                                               (0x628)
  #define RTL9300_SPD_SENSOR4_MINI1_DSS_READY_OFFSET                                                           (31)
  #define RTL9300_SPD_SENSOR4_MINI1_DSS_READY_MASK                                                             (0x1 << RTL9300_SPD_SENSOR4_MINI1_DSS_READY_OFFSET)
  #define RTL9300_SPD_SENSOR4_MINI1_DATA_READ_ACK_OFFSET                                                       (30)
  #define RTL9300_SPD_SENSOR4_MINI1_DATA_READ_ACK_MASK                                                         (0x1 << RTL9300_SPD_SENSOR4_MINI1_DATA_READ_ACK_OFFSET)
  #define RTL9300_SPD_SENSOR4_MINI1_WROST_GO_OFFSET                                                            (29)
  #define RTL9300_SPD_SENSOR4_MINI1_WROST_GO_MASK                                                              (0x1 << RTL9300_SPD_SENSOR4_MINI1_WROST_GO_OFFSET)
  #define RTL9300_SPD_SENSOR4_MINI1_DSS_COUNT_OUT_OFFSET                                                       (0)
  #define RTL9300_SPD_SENSOR4_MINI1_DSS_COUNT_OUT_MASK                                                         (0xFFFFF << RTL9300_SPD_SENSOR4_MINI1_DSS_COUNT_OUT_OFFSET)

#define RTL9300_SPD_SENSOR5_ADDR                                                                               (0x62C)
  #define RTL9300_SPD_SENSOR5_GENR0_SPEED_EN_OFFSET                                                            (20)
  #define RTL9300_SPD_SENSOR5_GENR0_SPEED_EN_MASK                                                              (0x1 << RTL9300_SPD_SENSOR5_GENR0_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR5_GENR0_DSS_DATA_OFFSET                                                            (0)
  #define RTL9300_SPD_SENSOR5_GENR0_DSS_DATA_MASK                                                              (0xFFFFF << RTL9300_SPD_SENSOR5_GENR0_DSS_DATA_OFFSET)

#define RTL9300_SPD_SENSOR6_ADDR                                                                               (0x630)
  #define RTL9300_SPD_SENSOR6_GENR1_SPEED_EN_OFFSET                                                            (20)
  #define RTL9300_SPD_SENSOR6_GENR1_SPEED_EN_MASK                                                              (0x1 << RTL9300_SPD_SENSOR6_GENR1_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR6_GENR1_DSS_DATA_OFFSET                                                            (0)
  #define RTL9300_SPD_SENSOR6_GENR1_DSS_DATA_MASK                                                              (0xFFFFF << RTL9300_SPD_SENSOR6_GENR1_DSS_DATA_OFFSET)

#define RTL9300_SPD_SENSOR7_ADDR                                                                               (0x634)
  #define RTL9300_SPD_SENSOR7_RSVD_OFFSET                                                                      (21)
  #define RTL9300_SPD_SENSOR7_RSVD_MASK                                                                        (0x7FF << RTL9300_SPD_SENSOR7_RSVD_OFFSET)
  #define RTL9300_SPD_SENSOR7_MINI0_SPEED_EN_OFFSET                                                            (20)
  #define RTL9300_SPD_SENSOR7_MINI0_SPEED_EN_MASK                                                              (0x1 << RTL9300_SPD_SENSOR7_MINI0_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR7_MINI0_DSS_DATA_OFFSET                                                            (0)
  #define RTL9300_SPD_SENSOR7_MINI0_DSS_DATA_MASK                                                              (0xFFFFF << RTL9300_SPD_SENSOR7_MINI0_DSS_DATA_OFFSET)

#define RTL9300_SPD_SENSOR8_ADDR                                                                               (0x638)
  #define RTL9300_SPD_SENSOR8_MINI1_SPEED_EN_OFFSET                                                            (20)
  #define RTL9300_SPD_SENSOR8_MINI1_SPEED_EN_MASK                                                              (0x1 << RTL9300_SPD_SENSOR8_MINI1_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR8_MINI1_DSS_DATA_OFFSET                                                            (0)
  #define RTL9300_SPD_SENSOR8_MINI1_DSS_DATA_MASK                                                              (0xFFFFF << RTL9300_SPD_SENSOR8_MINI1_DSS_DATA_OFFSET)

#define RTL9300_NEW_IP_EN_CTRL_ADDR                                                                            (0x63C)
  #define RTL9300_NEW_IP_EN_CTRL_OCP_EXTDBG_SEL_OFFSET                                                         (11)
  #define RTL9300_NEW_IP_EN_CTRL_OCP_EXTDBG_SEL_MASK                                                           (0x7F << RTL9300_NEW_IP_EN_CTRL_OCP_EXTDBG_SEL_OFFSET)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA6_OFFSET                                                               (10)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA6_MASK                                                                 (0x1 << RTL9300_NEW_IP_EN_CTRL_EN_GDMA6_OFFSET)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA5_OFFSET                                                               (9)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA5_MASK                                                                 (0x1 << RTL9300_NEW_IP_EN_CTRL_EN_GDMA5_OFFSET)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA4_OFFSET                                                               (8)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA4_MASK                                                                 (0x1 << RTL9300_NEW_IP_EN_CTRL_EN_GDMA4_OFFSET)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA3_OFFSET                                                               (7)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA3_MASK                                                                 (0x1 << RTL9300_NEW_IP_EN_CTRL_EN_GDMA3_OFFSET)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA2_OFFSET                                                               (6)
  #define RTL9300_NEW_IP_EN_CTRL_EN_GDMA2_MASK                                                                 (0x1 << RTL9300_NEW_IP_EN_CTRL_EN_GDMA2_OFFSET)
  #define RTL9300_NEW_IP_EN_CTRL_EN_WRAP_PBUF_OFFSET                                                           (5)
  #define RTL9300_NEW_IP_EN_CTRL_EN_WRAP_PBUF_MASK                                                             (0x1 << RTL9300_NEW_IP_EN_CTRL_EN_WRAP_PBUF_OFFSET)
  #define RTL9300_NEW_IP_EN_CTRL_EN_SPI_NAND_OFFSET                                                            (4)
  #define RTL9300_NEW_IP_EN_CTRL_EN_SPI_NAND_MASK                                                              (0x1 << RTL9300_NEW_IP_EN_CTRL_EN_SPI_NAND_OFFSET)
  #define RTL9300_NEW_IP_EN_CTRL_DBG_TIMEOUT_SEL_OFFSET                                                        (0)
  #define RTL9300_NEW_IP_EN_CTRL_DBG_TIMEOUT_SEL_MASK                                                          (0xF << RTL9300_NEW_IP_EN_CTRL_DBG_TIMEOUT_SEL_OFFSET)

/*
 * Feature: MEM_GLB
 */
#define RTL9300_MCR_ADDR                                                                                       (0x1000)
  #define RTL9300_MCR_DRAM_TYPE_OFFSET                                                                         (28)
  #define RTL9300_MCR_DRAM_TYPE_MASK                                                                           (0xF << RTL9300_MCR_DRAM_TYPE_OFFSET)
  #define RTL9300_MCR_BOOT_SEL_OFFSET                                                                          (24)
  #define RTL9300_MCR_BOOT_SEL_MASK                                                                            (0xF << RTL9300_MCR_BOOT_SEL_OFFSET)
  #define RTL9300_MCR_IP_REF_OFFSET                                                                            (23)
  #define RTL9300_MCR_IP_REF_MASK                                                                              (0x1 << RTL9300_MCR_IP_REF_OFFSET)
  #define RTL9300_MCR_DP_REF_OFFSET                                                                            (22)
  #define RTL9300_MCR_DP_REF_MASK                                                                              (0x1 << RTL9300_MCR_DP_REF_OFFSET)
  #define RTL9300_MCR_EEPROM_TYPE_OFFSET                                                                       (21)
  #define RTL9300_MCR_EEPROM_TYPE_MASK                                                                         (0x1 << RTL9300_MCR_EEPROM_TYPE_OFFSET)
  #define RTL9300_MCR_D_SIGNAL_OFFSET                                                                          (20)
  #define RTL9300_MCR_D_SIGNAL_MASK                                                                            (0x1 << RTL9300_MCR_D_SIGNAL_OFFSET)
  #define RTL9300_MCR_FLASH_MAP0_DIS_OFFSET                                                                    (19)
  #define RTL9300_MCR_FLASH_MAP0_DIS_MASK                                                                      (0x1 << RTL9300_MCR_FLASH_MAP0_DIS_OFFSET)
  #define RTL9300_MCR_FLASH_MAP1_DIS_OFFSET                                                                    (18)
  #define RTL9300_MCR_FLASH_MAP1_DIS_MASK                                                                      (0x1 << RTL9300_MCR_FLASH_MAP1_DIS_OFFSET)
  #define RTL9300_MCR_D_INIT_TRIG_OFFSET                                                                       (14)
  #define RTL9300_MCR_D_INIT_TRIG_MASK                                                                         (0x1 << RTL9300_MCR_D_INIT_TRIG_OFFSET)
  #define RTL9300_MCR_LX0_FRQ_SLOWER_OFFSET                                                                    (13)
  #define RTL9300_MCR_LX0_FRQ_SLOWER_MASK                                                                      (0x1 << RTL9300_MCR_LX0_FRQ_SLOWER_OFFSET)
  #define RTL9300_MCR_LX1_FRQ_SLOWER_OFFSET                                                                    (12)
  #define RTL9300_MCR_LX1_FRQ_SLOWER_MASK                                                                      (0x1 << RTL9300_MCR_LX1_FRQ_SLOWER_OFFSET)
  #define RTL9300_MCR_LX2_FRQ_SLOWER_OFFSET                                                                    (11)
  #define RTL9300_MCR_LX2_FRQ_SLOWER_MASK                                                                      (0x1 << RTL9300_MCR_LX2_FRQ_SLOWER_OFFSET)
  #define RTL9300_MCR_LX3_FRQ_SLOWER_OFFSET                                                                    (10)
  #define RTL9300_MCR_LX3_FRQ_SLOWER_MASK                                                                      (0x1 << RTL9300_MCR_LX3_FRQ_SLOWER_OFFSET)
  #define RTL9300_MCR_OCP0_FRQ_SLOWER_OFFSET                                                                   (9)
  #define RTL9300_MCR_OCP0_FRQ_SLOWER_MASK                                                                     (0x1 << RTL9300_MCR_OCP0_FRQ_SLOWER_OFFSET)
  #define RTL9300_MCR_OCP1_RBF_MASK_EN_OFFSET                                                                  (8)
  #define RTL9300_MCR_OCP1_RBF_MASK_EN_MASK                                                                    (0x1 << RTL9300_MCR_OCP1_RBF_MASK_EN_OFFSET)
  #define RTL9300_MCR_OCP0_RBF_MASK_EN_OFFSET                                                                  (7)
  #define RTL9300_MCR_OCP0_RBF_MASK_EN_MASK                                                                    (0x1 << RTL9300_MCR_OCP0_RBF_MASK_EN_OFFSET)
  #define RTL9300_MCR_OCP1_RBF_F_DIS_OFFSET                                                                    (6)
  #define RTL9300_MCR_OCP1_RBF_F_DIS_MASK                                                                      (0x1 << RTL9300_MCR_OCP1_RBF_F_DIS_OFFSET)
  #define RTL9300_MCR_OCP0_RBF_F_DIS_OFFSET                                                                    (5)
  #define RTL9300_MCR_OCP0_RBF_F_DIS_MASK                                                                      (0x1 << RTL9300_MCR_OCP0_RBF_F_DIS_OFFSET)
  #define RTL9300_MCR_SYNC_LX0_DRAM_OFFSET                                                                     (4)
  #define RTL9300_MCR_SYNC_LX0_DRAM_MASK                                                                       (0x1 << RTL9300_MCR_SYNC_LX0_DRAM_OFFSET)
  #define RTL9300_MCR_SYNC_LX1_DRAM_OFFSET                                                                     (3)
  #define RTL9300_MCR_SYNC_LX1_DRAM_MASK                                                                       (0x1 << RTL9300_MCR_SYNC_LX1_DRAM_OFFSET)
  #define RTL9300_MCR_SYNC_LX2_DRAM_OFFSET                                                                     (2)
  #define RTL9300_MCR_SYNC_LX2_DRAM_MASK                                                                       (0x1 << RTL9300_MCR_SYNC_LX2_DRAM_OFFSET)
  #define RTL9300_MCR_SYNC_LX3_DRAM_OFFSET                                                                     (1)
  #define RTL9300_MCR_SYNC_LX3_DRAM_MASK                                                                       (0x1 << RTL9300_MCR_SYNC_LX3_DRAM_OFFSET)
  #define RTL9300_MCR_SYNC_OCP0_DRAM_OFFSET                                                                    (0)
  #define RTL9300_MCR_SYNC_OCP0_DRAM_MASK                                                                      (0x1 << RTL9300_MCR_SYNC_OCP0_DRAM_OFFSET)

#define RTL9300_DCR_ADDR                                                                                       (0x1004)
  #define RTL9300_DCR_NO_USE31_OFFSET                                                                          (30)
  #define RTL9300_DCR_NO_USE31_MASK                                                                            (0x3 << RTL9300_DCR_NO_USE31_OFFSET)
  #define RTL9300_DCR_BANKCNT_OFFSET                                                                           (28)
  #define RTL9300_DCR_BANKCNT_MASK                                                                             (0x3 << RTL9300_DCR_BANKCNT_OFFSET)
  #define RTL9300_DCR_NO_USE27_OFFSET                                                                          (26)
  #define RTL9300_DCR_NO_USE27_MASK                                                                            (0x3 << RTL9300_DCR_NO_USE27_OFFSET)
  #define RTL9300_DCR_DBUSWID_OFFSET                                                                           (24)
  #define RTL9300_DCR_DBUSWID_MASK                                                                             (0x3 << RTL9300_DCR_DBUSWID_OFFSET)
  #define RTL9300_DCR_ROWCNT_OFFSET                                                                            (20)
  #define RTL9300_DCR_ROWCNT_MASK                                                                              (0xF << RTL9300_DCR_ROWCNT_OFFSET)
  #define RTL9300_DCR_COLCNT_OFFSET                                                                            (16)
  #define RTL9300_DCR_COLCNT_MASK                                                                              (0xF << RTL9300_DCR_COLCNT_OFFSET)
  #define RTL9300_DCR_DCHIPSEL_OFFSET                                                                          (15)
  #define RTL9300_DCR_DCHIPSEL_MASK                                                                            (0x1 << RTL9300_DCR_DCHIPSEL_OFFSET)
  #define RTL9300_DCR_FAST_RX_OFFSET                                                                           (14)
  #define RTL9300_DCR_FAST_RX_MASK                                                                             (0x1 << RTL9300_DCR_FAST_RX_OFFSET)
  #define RTL9300_DCR_BSTREF_OFFSET                                                                            (13)
  #define RTL9300_DCR_BSTREF_MASK                                                                              (0x1 << RTL9300_DCR_BSTREF_OFFSET)
  #define RTL9300_DCR_PRL_BANK_ACT_EN_OFFSET                                                                   (12)
  #define RTL9300_DCR_PRL_BANK_ACT_EN_MASK                                                                     (0x1 << RTL9300_DCR_PRL_BANK_ACT_EN_OFFSET)
  #define RTL9300_DCR_NO_USE11_OFFSET                                                                          (0)
  #define RTL9300_DCR_NO_USE11_MASK                                                                            (0xFFF << RTL9300_DCR_NO_USE11_OFFSET)

#define RTL9300_DTR0_ADDR                                                                                      (0x1008)
  #define RTL9300_DTR0_T_CAS_OFFSET                                                                            (28)
  #define RTL9300_DTR0_T_CAS_MASK                                                                              (0xF << RTL9300_DTR0_T_CAS_OFFSET)
  #define RTL9300_DTR0_T_WR_OFFSET                                                                             (24)
  #define RTL9300_DTR0_T_WR_MASK                                                                               (0xF << RTL9300_DTR0_T_WR_OFFSET)
  #define RTL9300_DTR0_T_CWL_OFFSET                                                                            (20)
  #define RTL9300_DTR0_T_CWL_MASK                                                                              (0xF << RTL9300_DTR0_T_CWL_OFFSET)
  #define RTL9300_DTR0_T_RTP_OFFSET                                                                            (16)
  #define RTL9300_DTR0_T_RTP_MASK                                                                              (0xF << RTL9300_DTR0_T_RTP_OFFSET)
  #define RTL9300_DTR0_T_WTR_OFFSET                                                                            (12)
  #define RTL9300_DTR0_T_WTR_MASK                                                                              (0xF << RTL9300_DTR0_T_WTR_OFFSET)
  #define RTL9300_DTR0_T_REFI_OFFSET                                                                           (8)
  #define RTL9300_DTR0_T_REFI_MASK                                                                             (0xF << RTL9300_DTR0_T_REFI_OFFSET)
  #define RTL9300_DTR0_T_REFI_UNIT_OFFSET                                                                      (4)
  #define RTL9300_DTR0_T_REFI_UNIT_MASK                                                                        (0xF << RTL9300_DTR0_T_REFI_UNIT_OFFSET)
  #define RTL9300_DTR0_T_CAS_PHY_OFFSET                                                                        (0)
  #define RTL9300_DTR0_T_CAS_PHY_MASK                                                                          (0xF << RTL9300_DTR0_T_CAS_PHY_OFFSET)

#define RTL9300_DTR1_ADDR                                                                                      (0x100C)
  #define RTL9300_DTR1_NO_USE31_OFFSET                                                                         (29)
  #define RTL9300_DTR1_NO_USE31_MASK                                                                           (0x7 << RTL9300_DTR1_NO_USE31_OFFSET)
  #define RTL9300_DTR1_T_RP_OFFSET                                                                             (24)
  #define RTL9300_DTR1_T_RP_MASK                                                                               (0x1F << RTL9300_DTR1_T_RP_OFFSET)
  #define RTL9300_DTR1_NO_USE23_OFFSET                                                                         (21)
  #define RTL9300_DTR1_NO_USE23_MASK                                                                           (0x7 << RTL9300_DTR1_NO_USE23_OFFSET)
  #define RTL9300_DTR1_T_RCD_OFFSET                                                                            (16)
  #define RTL9300_DTR1_T_RCD_MASK                                                                              (0x1F << RTL9300_DTR1_T_RCD_OFFSET)
  #define RTL9300_DTR1_NO_USE15_OFFSET                                                                         (13)
  #define RTL9300_DTR1_NO_USE15_MASK                                                                           (0x7 << RTL9300_DTR1_NO_USE15_OFFSET)
  #define RTL9300_DTR1_T_RRD_OFFSET                                                                            (8)
  #define RTL9300_DTR1_T_RRD_MASK                                                                              (0x1F << RTL9300_DTR1_T_RRD_OFFSET)
  #define RTL9300_DTR1_NO_USE07_OFFSET                                                                         (5)
  #define RTL9300_DTR1_NO_USE07_MASK                                                                           (0x7 << RTL9300_DTR1_NO_USE07_OFFSET)
  #define RTL9300_DTR1_T_FAWG_OFFSET                                                                           (0)
  #define RTL9300_DTR1_T_FAWG_MASK                                                                             (0x1F << RTL9300_DTR1_T_FAWG_OFFSET)

#define RTL9300_DTR2_ADDR                                                                                      (0x1010)
  #define RTL9300_DTR2_NO_USE31_OFFSET                                                                         (28)
  #define RTL9300_DTR2_NO_USE31_MASK                                                                           (0xF << RTL9300_DTR2_NO_USE31_OFFSET)
  #define RTL9300_DTR2_T_RFC_OFFSET                                                                            (20)
  #define RTL9300_DTR2_T_RFC_MASK                                                                              (0xFF << RTL9300_DTR2_T_RFC_OFFSET)
  #define RTL9300_DTR2_NO_USE19_OFFSET                                                                         (18)
  #define RTL9300_DTR2_NO_USE19_MASK                                                                           (0x3 << RTL9300_DTR2_NO_USE19_OFFSET)
  #define RTL9300_DTR2_T_RAS_OFFSET                                                                            (12)
  #define RTL9300_DTR2_T_RAS_MASK                                                                              (0x3F << RTL9300_DTR2_T_RAS_OFFSET)
  #define RTL9300_DTR2_NO_USE11_OFFSET                                                                         (0)
  #define RTL9300_DTR2_NO_USE11_MASK                                                                           (0xFFF << RTL9300_DTR2_NO_USE11_OFFSET)

#define RTL9300_DMCR_ADDR                                                                                      (0x101C)
  #define RTL9300_DMCR_DTR_UP_BUSY_MRS_BUSY_OFFSET                                                             (31)
  #define RTL9300_DMCR_DTR_UP_BUSY_MRS_BUSY_MASK                                                               (0x1 << RTL9300_DMCR_DTR_UP_BUSY_MRS_BUSY_OFFSET)
  #define RTL9300_DMCR_EN_WR_LEVELING_OFFSET                                                                   (25)
  #define RTL9300_DMCR_EN_WR_LEVELING_MASK                                                                     (0x1 << RTL9300_DMCR_EN_WR_LEVELING_OFFSET)
  #define RTL9300_DMCR_DIS_DRAM_REF_OFFSET                                                                     (24)
  #define RTL9300_DMCR_DIS_DRAM_REF_MASK                                                                       (0x1 << RTL9300_DMCR_DIS_DRAM_REF_OFFSET)
  #define RTL9300_DMCR_NO_USE23_OFFSET                                                                         (21)
  #define RTL9300_DMCR_NO_USE23_MASK                                                                           (0x7 << RTL9300_DMCR_NO_USE23_OFFSET)
  #define RTL9300_DMCR_MR_MODE_EN_OFFSET                                                                       (20)
  #define RTL9300_DMCR_MR_MODE_EN_MASK                                                                         (0x1 << RTL9300_DMCR_MR_MODE_EN_OFFSET)
  #define RTL9300_DMCR_NO_USE19_OFFSET                                                                         (18)
  #define RTL9300_DMCR_NO_USE19_MASK                                                                           (0x3 << RTL9300_DMCR_NO_USE19_OFFSET)
  #define RTL9300_DMCR_MR_MODE_OFFSET                                                                          (16)
  #define RTL9300_DMCR_MR_MODE_MASK                                                                            (0x3 << RTL9300_DMCR_MR_MODE_OFFSET)
  #define RTL9300_DMCR_NO_USE15_OFFSET                                                                         (14)
  #define RTL9300_DMCR_NO_USE15_MASK                                                                           (0x3 << RTL9300_DMCR_NO_USE15_OFFSET)
  #define RTL9300_DMCR_MR_DATA_OFFSET                                                                          (0)
  #define RTL9300_DMCR_MR_DATA_MASK                                                                            (0x3FFF << RTL9300_DMCR_MR_DATA_OFFSET)

#define RTL9300_GIAR0_ADDR                                                                                     (0x1020)
  #define RTL9300_GIAR0_OCP_REQ_OFFSET                                                                         (0)
  #define RTL9300_GIAR0_OCP_REQ_MASK                                                                           (0xFFFFFFFF << RTL9300_GIAR0_OCP_REQ_OFFSET)

#define RTL9300_GIAR1_ADDR                                                                                     (0x1024)
  #define RTL9300_GIAR1_LX_REQ_OFFSET                                                                          (0)
  #define RTL9300_GIAR1_LX_REQ_MASK                                                                            (0xFFFFFFFF << RTL9300_GIAR1_LX_REQ_OFFSET)

#define RTL9300_LXIAR0_ADDR                                                                                    (0x1028)
  #define RTL9300_LXIAR0_LX0_REQ_OFFSET                                                                        (0)
  #define RTL9300_LXIAR0_LX0_REQ_MASK                                                                          (0xFFFFFFFF << RTL9300_LXIAR0_LX0_REQ_OFFSET)

#define RTL9300_LXIAR1_ADDR                                                                                    (0x102C)
  #define RTL9300_LXIAR1_LX1_REQ_OFFSET                                                                        (0)
  #define RTL9300_LXIAR1_LX1_REQ_MASK                                                                          (0xFFFFFFFF << RTL9300_LXIAR1_LX1_REQ_OFFSET)

#define RTL9300_LXIAR2_ADDR                                                                                    (0x1030)
  #define RTL9300_LXIAR2_LX2_REQ_OFFSET                                                                        (0)
  #define RTL9300_LXIAR2_LX2_REQ_MASK                                                                          (0xFFFFFFFF << RTL9300_LXIAR2_LX2_REQ_OFFSET)

#define RTL9300_LXIAR3_ADDR                                                                                    (0x1034)
  #define RTL9300_LXIAR3_LX3_REQ_OFFSET                                                                        (0)
  #define RTL9300_LXIAR3_LX3_REQ_MASK                                                                          (0xFFFFFFFF << RTL9300_LXIAR3_LX3_REQ_OFFSET)

#define RTL9300_MSRR_ADDR                                                                                      (0x1038)
  #define RTL9300_MSRR_FLUSH_OCP_CMD_OFFSET                                                                    (31)
  #define RTL9300_MSRR_FLUSH_OCP_CMD_MASK                                                                      (0x1 << RTL9300_MSRR_FLUSH_OCP_CMD_OFFSET)
  #define RTL9300_MSRR_DRAM_CMD_GOING_OFFSET                                                                   (30)
  #define RTL9300_MSRR_DRAM_CMD_GOING_MASK                                                                     (0x1 << RTL9300_MSRR_DRAM_CMD_GOING_OFFSET)

#define RTL9300_MCDSR_ADDR                                                                                     (0x103C)
  #define RTL9300_MCDSR_DBG_MEM_CTRL_SEL_OFFSET                                                                (0)
  #define RTL9300_MCDSR_DBG_MEM_CTRL_SEL_MASK                                                                  (0xF << RTL9300_MCDSR_DBG_MEM_CTRL_SEL_OFFSET)

#define RTL9300_MPMR0_ADDR                                                                                     (0x1040)
  #define RTL9300_MPMR0_PM_MODE_OFFSET                                                                         (28)
  #define RTL9300_MPMR0_PM_MODE_MASK                                                                           (0x3 << RTL9300_MPMR0_PM_MODE_OFFSET)
  #define RTL9300_MPMR0_T_CKE_OFFSET                                                                           (24)
  #define RTL9300_MPMR0_T_CKE_MASK                                                                             (0xF << RTL9300_MPMR0_T_CKE_OFFSET)
  #define RTL9300_MPMR0_TRSD_OFFSET                                                                            (12)
  #define RTL9300_MPMR0_TRSD_MASK                                                                              (0x3FF << RTL9300_MPMR0_TRSD_OFFSET)
  #define RTL9300_MPMR0_T_XSREF_OFFSET                                                                         (0)
  #define RTL9300_MPMR0_T_XSREF_MASK                                                                           (0x3FF << RTL9300_MPMR0_T_XSREF_OFFSET)

#define RTL9300_MPMR1_ADDR                                                                                     (0x1044)
  #define RTL9300_MPMR1_T_XARD_OFFSET                                                                          (28)
  #define RTL9300_MPMR1_T_XARD_MASK                                                                            (0xF << RTL9300_MPMR1_T_XARD_OFFSET)
  #define RTL9300_MPMR1_T_AXPD_OFFSET                                                                          (24)
  #define RTL9300_MPMR1_T_AXPD_MASK                                                                            (0xF << RTL9300_MPMR1_T_AXPD_OFFSET)

#define RTL9300_DIDER_ADDR                                                                                     (0x1050)
  #define RTL9300_DIDER_DQS0_EN_HCLK_OFFSET                                                                    (31)
  #define RTL9300_DIDER_DQS0_EN_HCLK_MASK                                                                      (0x1 << RTL9300_DIDER_DQS0_EN_HCLK_OFFSET)
  #define RTL9300_DIDER_DQS0_EN_TAP_OFFSET                                                                     (24)
  #define RTL9300_DIDER_DQS0_EN_TAP_MASK                                                                       (0x1F << RTL9300_DIDER_DQS0_EN_TAP_OFFSET)
  #define RTL9300_DIDER_DQS1_EN_HCLK_OFFSET                                                                    (23)
  #define RTL9300_DIDER_DQS1_EN_HCLK_MASK                                                                      (0x1 << RTL9300_DIDER_DQS1_EN_HCLK_OFFSET)
  #define RTL9300_DIDER_DQS1_EN_TAP_OFFSET                                                                     (16)
  #define RTL9300_DIDER_DQS1_EN_TAP_MASK                                                                       (0x1F << RTL9300_DIDER_DQS1_EN_TAP_OFFSET)

#define RTL9300_DDPDR0_ADDR                                                                                    (0x1054)
  #define RTL9300_DDPDR0_DQS0_PUPD_DET_EN_OFFSET                                                               (31)
  #define RTL9300_DDPDR0_DQS0_PUPD_DET_EN_MASK                                                                 (0x1 << RTL9300_DDPDR0_DQS0_PUPD_DET_EN_OFFSET)
  #define RTL9300_DDPDR0_DQS0_PUPD_DET_DELAY_OFFSET                                                            (20)
  #define RTL9300_DDPDR0_DQS0_PUPD_DET_DELAY_MASK                                                              (0x1F << RTL9300_DDPDR0_DQS0_PUPD_DET_DELAY_OFFSET)
  #define RTL9300_DDPDR0_DQS0_PUPD_MASK_DELAY_OFFSET                                                           (12)
  #define RTL9300_DDPDR0_DQS0_PUPD_MASK_DELAY_MASK                                                             (0x1F << RTL9300_DDPDR0_DQS0_PUPD_MASK_DELAY_OFFSET)
  #define RTL9300_DDPDR0_DQS0_PUPD_START_DET_OFFSET                                                            (8)
  #define RTL9300_DDPDR0_DQS0_PUPD_START_DET_MASK                                                              (0xF << RTL9300_DDPDR0_DQS0_PUPD_START_DET_OFFSET)

#define RTL9300_DDPDR1_ADDR                                                                                    (0x1058)
  #define RTL9300_DDPDR1_DQS1_PUPD_DET_EN_OFFSET                                                               (31)
  #define RTL9300_DDPDR1_DQS1_PUPD_DET_EN_MASK                                                                 (0x1 << RTL9300_DDPDR1_DQS1_PUPD_DET_EN_OFFSET)
  #define RTL9300_DDPDR1_DQS1_PUPD_DET_DELAY_OFFSET                                                            (20)
  #define RTL9300_DDPDR1_DQS1_PUPD_DET_DELAY_MASK                                                              (0x1F << RTL9300_DDPDR1_DQS1_PUPD_DET_DELAY_OFFSET)
  #define RTL9300_DDPDR1_DQS1_PUPD_MASK_DELAY_OFFSET                                                           (12)
  #define RTL9300_DDPDR1_DQS1_PUPD_MASK_DELAY_MASK                                                             (0x1F << RTL9300_DDPDR1_DQS1_PUPD_MASK_DELAY_OFFSET)
  #define RTL9300_DDPDR1_DQS1_PUPD_START_DET_OFFSET                                                            (8)
  #define RTL9300_DDPDR1_DQS1_PUPD_START_DET_MASK                                                              (0xF << RTL9300_DDPDR1_DQS1_PUPD_START_DET_OFFSET)

#define RTL9300_DCDR_ADDR                                                                                      (0x105C)
  #define RTL9300_DCDR_TX_DELAY_OFFSET                                                                         (27)
  #define RTL9300_DCDR_TX_DELAY_MASK                                                                           (0x1F << RTL9300_DCDR_TX_DELAY_OFFSET)
  #define RTL9300_DCDR_CLK_M_DELAY_OFFSET                                                                      (22)
  #define RTL9300_DCDR_CLK_M_DELAY_MASK                                                                        (0x1F << RTL9300_DCDR_CLK_M_DELAY_OFFSET)
  #define RTL9300_DCDR_CLK_M_90_DELAY_OFFSET                                                                   (17)
  #define RTL9300_DCDR_CLK_M_90_DELAY_MASK                                                                     (0x1F << RTL9300_DCDR_CLK_M_90_DELAY_OFFSET)

#define RTL9300_DCPER_ADDR                                                                                     (0x1060)
  #define RTL9300_DCPER_DQS1_CLK_EN_OFFSET                                                                     (29)
  #define RTL9300_DCPER_DQS1_CLK_EN_MASK                                                                       (0x1 << RTL9300_DCPER_DQS1_CLK_EN_OFFSET)
  #define RTL9300_DCPER_DQS1_CLK_PH_SEL_OFFSET                                                                 (28)
  #define RTL9300_DCPER_DQS1_CLK_PH_SEL_MASK                                                                   (0x1 << RTL9300_DCPER_DQS1_CLK_PH_SEL_OFFSET)
  #define RTL9300_DCPER_DQS0_CLK_EN_OFFSET                                                                     (25)
  #define RTL9300_DCPER_DQS0_CLK_EN_MASK                                                                       (0x1 << RTL9300_DCPER_DQS0_CLK_EN_OFFSET)
  #define RTL9300_DCPER_DQS0_CLK_PH_SEL_OFFSET                                                                 (24)
  #define RTL9300_DCPER_DQS0_CLK_PH_SEL_MASK                                                                   (0x1 << RTL9300_DCPER_DQS0_CLK_PH_SEL_OFFSET)
  #define RTL9300_DCPER_DQ15_8_CLK_EN_OFFSET                                                                   (21)
  #define RTL9300_DCPER_DQ15_8_CLK_EN_MASK                                                                     (0x1 << RTL9300_DCPER_DQ15_8_CLK_EN_OFFSET)
  #define RTL9300_DCPER_DQ15_8_CLK_PH_SEL_OFFSET                                                               (20)
  #define RTL9300_DCPER_DQ15_8_CLK_PH_SEL_MASK                                                                 (0x1 << RTL9300_DCPER_DQ15_8_CLK_PH_SEL_OFFSET)
  #define RTL9300_DCPER_DQ7_0_CLK_EN_OFFSET                                                                    (17)
  #define RTL9300_DCPER_DQ7_0_CLK_EN_MASK                                                                      (0x1 << RTL9300_DCPER_DQ7_0_CLK_EN_OFFSET)
  #define RTL9300_DCPER_DQ7_0_CLK_PH_SEL_OFFSET                                                                (16)
  #define RTL9300_DCPER_DQ7_0_CLK_PH_SEL_MASK                                                                  (0x1 << RTL9300_DCPER_DQ7_0_CLK_PH_SEL_OFFSET)
  #define RTL9300_DCPER_DQS1_WR_PHY_PH_ADJ_OFFSET                                                              (12)
  #define RTL9300_DCPER_DQS1_WR_PHY_PH_ADJ_MASK                                                                (0x3 << RTL9300_DCPER_DQS1_WR_PHY_PH_ADJ_OFFSET)
  #define RTL9300_DCPER_DQS0_WR_PHY_PH_ADJ_OFFSET                                                              (8)
  #define RTL9300_DCPER_DQS0_WR_PHY_PH_ADJ_MASK                                                                (0x3 << RTL9300_DCPER_DQS0_WR_PHY_PH_ADJ_OFFSET)

#define RTL9300_D2OCR_ADDR                                                                                     (0x1070)
  #define RTL9300_D2OCR_OCD_READY_OFFSET                                                                       (31)
  #define RTL9300_D2OCR_OCD_READY_MASK                                                                         (0x1 << RTL9300_D2OCR_OCD_READY_OFFSET)

#define RTL9300_D2ODR0_ADDR                                                                                    (0x1074)
  #define RTL9300_D2ODR0_OCD_DT1_OFFSET                                                                        (16)
  #define RTL9300_D2ODR0_OCD_DT1_MASK                                                                          (0xFFFF << RTL9300_D2ODR0_OCD_DT1_OFFSET)
  #define RTL9300_D2ODR0_OCD_DT0_OFFSET                                                                        (0)
  #define RTL9300_D2ODR0_OCD_DT0_MASK                                                                          (0xFFFF << RTL9300_D2ODR0_OCD_DT0_OFFSET)

#define RTL9300_D2ODR1_ADDR                                                                                    (0x1078)
  #define RTL9300_D2ODR1_OCD_DT3_OFFSET                                                                        (16)
  #define RTL9300_D2ODR1_OCD_DT3_MASK                                                                          (0xFFFF << RTL9300_D2ODR1_OCD_DT3_OFFSET)
  #define RTL9300_D2ODR1_OCD_DT2_OFFSET                                                                        (0)
  #define RTL9300_D2ODR1_OCD_DT2_MASK                                                                          (0xFFFF << RTL9300_D2ODR1_OCD_DT2_OFFSET)

#define RTL9300_D23OSCR_ADDR                                                                                   (0x107C)
  #define RTL9300_D23OSCR_ODT_ALWAYS_ON_OFFSET                                                                 (31)
  #define RTL9300_D23OSCR_ODT_ALWAYS_ON_MASK                                                                   (0x1 << RTL9300_D23OSCR_ODT_ALWAYS_ON_OFFSET)
  #define RTL9300_D23OSCR_TE_ALWYAS_ON_OFFSET                                                                  (30)
  #define RTL9300_D23OSCR_TE_ALWYAS_ON_MASK                                                                    (0x1 << RTL9300_D23OSCR_TE_ALWYAS_ON_OFFSET)

#define RTL9300_D3ZQCCR_ADDR                                                                                   (0x1080)
  #define RTL9300_D3ZQCCR_ZQ_LONG_TRI_OFFSET                                                                   (31)
  #define RTL9300_D3ZQCCR_ZQ_LONG_TRI_MASK                                                                     (0x1 << RTL9300_D3ZQCCR_ZQ_LONG_TRI_OFFSET)
  #define RTL9300_D3ZQCCR_ZQ_SHORT_EN_OFFSET                                                                   (30)
  #define RTL9300_D3ZQCCR_ZQ_SHORT_EN_MASK                                                                     (0x1 << RTL9300_D3ZQCCR_ZQ_SHORT_EN_OFFSET)
  #define RTL9300_D3ZQCCR_T_ZQCS_OFFSET                                                                        (16)
  #define RTL9300_D3ZQCCR_T_ZQCS_MASK                                                                          (0x7F << RTL9300_D3ZQCCR_T_ZQCS_OFFSET)

#define RTL9300_DDZQPR_ADDR                                                                                    (0x1090)
  #define RTL9300_DDZQPR_ZQ_PAD_FORCE_ON_OFFSET                                                                (31)
  #define RTL9300_DDZQPR_ZQ_PAD_FORCE_ON_MASK                                                                  (0x1 << RTL9300_DDZQPR_ZQ_PAD_FORCE_ON_OFFSET)
  #define RTL9300_DDZQPR_ZCTRL_CLK_SEL_OFFSET                                                                  (28)
  #define RTL9300_DDZQPR_ZCTRL_CLK_SEL_MASK                                                                    (0x1 << RTL9300_DDZQPR_ZCTRL_CLK_SEL_OFFSET)
  #define RTL9300_DDZQPR_TRIM_MODE_OFFSET                                                                      (24)
  #define RTL9300_DDZQPR_TRIM_MODE_MASK                                                                        (0xF << RTL9300_DDZQPR_TRIM_MODE_OFFSET)

#define RTL9300_DDZQPCR_ADDR                                                                                   (0x1094)
  #define RTL9300_DDZQPCR_ZCTRL_START_OFFSET                                                                   (31)
  #define RTL9300_DDZQPCR_ZCTRL_START_MASK                                                                     (0x1 << RTL9300_DDZQPCR_ZCTRL_START_OFFSET)
  #define RTL9300_DDZQPCR_ZQ_PAD_PERIOD_CALI_EN_OFFSET                                                         (30)
  #define RTL9300_DDZQPCR_ZQ_PAD_PERIOD_CALI_EN_MASK                                                           (0x1 << RTL9300_DDZQPCR_ZQ_PAD_PERIOD_CALI_EN_OFFSET)
  #define RTL9300_DDZQPCR_ZPROG_OFFSET                                                                         (0)
  #define RTL9300_DDZQPCR_ZPROG_MASK                                                                           (0x3FFF << RTL9300_DDZQPCR_ZPROG_OFFSET)

#define RTL9300_DDZQPSR_ADDR                                                                                   (0x1098)
  #define RTL9300_DDZQPSR_ZCTRL_STATUS_OFFSET                                                                  (0)
  #define RTL9300_DDZQPSR_ZCTRL_STATUS_MASK                                                                    (0x7FFFFFFF << RTL9300_DDZQPSR_ZCTRL_STATUS_OFFSET)

#define RTL9300_MCESR0_ADDR                                                                                    (0x10A0)
  #define RTL9300_MCESR0_ERR_FLAG_OFFSET                                                                       (0)
  #define RTL9300_MCESR0_ERR_FLAG_MASK                                                                         (0xF << RTL9300_MCESR0_ERR_FLAG_OFFSET)

#define RTL9300_MCESR1_ADDR                                                                                    (0x10A4)
  #define RTL9300_MCESR1_ERR1_DQ15R_FLAG_OFFSET                                                                (31)
  #define RTL9300_MCESR1_ERR1_DQ15R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ15R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ14R_FLAG_OFFSET                                                                (30)
  #define RTL9300_MCESR1_ERR1_DQ14R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ14R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ13R_FLAG_OFFSET                                                                (29)
  #define RTL9300_MCESR1_ERR1_DQ13R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ13R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ12R_FLAG_OFFSET                                                                (28)
  #define RTL9300_MCESR1_ERR1_DQ12R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ12R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ11R_FLAG_OFFSET                                                                (27)
  #define RTL9300_MCESR1_ERR1_DQ11R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ11R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ10R_FLAG_OFFSET                                                                (26)
  #define RTL9300_MCESR1_ERR1_DQ10R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ10R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ9R_FLAG_OFFSET                                                                 (25)
  #define RTL9300_MCESR1_ERR1_DQ9R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ9R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ8R_FLAG_OFFSET                                                                 (24)
  #define RTL9300_MCESR1_ERR1_DQ8R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ8R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ7R_FLAG_OFFSET                                                                 (23)
  #define RTL9300_MCESR1_ERR1_DQ7R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ7R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ6R_FLAG_OFFSET                                                                 (22)
  #define RTL9300_MCESR1_ERR1_DQ6R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ6R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ5R_FLAG_OFFSET                                                                 (21)
  #define RTL9300_MCESR1_ERR1_DQ5R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ5R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ4R_FLAG_OFFSET                                                                 (20)
  #define RTL9300_MCESR1_ERR1_DQ4R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ4R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ3R_FLAG_OFFSET                                                                 (19)
  #define RTL9300_MCESR1_ERR1_DQ3R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ3R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ2R_FLAG_OFFSET                                                                 (18)
  #define RTL9300_MCESR1_ERR1_DQ2R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ2R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ1R_FLAG_OFFSET                                                                 (17)
  #define RTL9300_MCESR1_ERR1_DQ1R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ1R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ0R_FLAG_OFFSET                                                                 (16)
  #define RTL9300_MCESR1_ERR1_DQ0R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ0R_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ15F_FLAG_OFFSET                                                                (15)
  #define RTL9300_MCESR1_ERR1_DQ15F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ15F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ14F_FLAG_OFFSET                                                                (14)
  #define RTL9300_MCESR1_ERR1_DQ14F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ14F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ13F_FLAG_OFFSET                                                                (13)
  #define RTL9300_MCESR1_ERR1_DQ13F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ13F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ12F_FLAG_OFFSET                                                                (12)
  #define RTL9300_MCESR1_ERR1_DQ12F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ12F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ11F_FLAG_OFFSET                                                                (11)
  #define RTL9300_MCESR1_ERR1_DQ11F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ11F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ10F_FLAG_OFFSET                                                                (10)
  #define RTL9300_MCESR1_ERR1_DQ10F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR1_ERR1_DQ10F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ9F_FLAG_OFFSET                                                                 (9)
  #define RTL9300_MCESR1_ERR1_DQ9F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ9F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ8F_FLAG_OFFSET                                                                 (8)
  #define RTL9300_MCESR1_ERR1_DQ8F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ8F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ7F_FLAG_OFFSET                                                                 (7)
  #define RTL9300_MCESR1_ERR1_DQ7F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ7F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ6F_FLAG_OFFSET                                                                 (6)
  #define RTL9300_MCESR1_ERR1_DQ6F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ6F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ5F_FLAG_OFFSET                                                                 (5)
  #define RTL9300_MCESR1_ERR1_DQ5F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ5F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ4F_FLAG_OFFSET                                                                 (4)
  #define RTL9300_MCESR1_ERR1_DQ4F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ4F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ3F_FLAG_OFFSET                                                                 (3)
  #define RTL9300_MCESR1_ERR1_DQ3F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ3F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ2F_FLAG_OFFSET                                                                 (2)
  #define RTL9300_MCESR1_ERR1_DQ2F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ2F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ1F_FLAG_OFFSET                                                                 (1)
  #define RTL9300_MCESR1_ERR1_DQ1F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ1F_FLAG_OFFSET)
  #define RTL9300_MCESR1_ERR1_DQ0F_FLAG_OFFSET                                                                 (0)
  #define RTL9300_MCESR1_ERR1_DQ0F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR1_ERR1_DQ0F_FLAG_OFFSET)

#define RTL9300_MCESR2_ADDR                                                                                    (0x10A8)
  #define RTL9300_MCESR2_ERR2_DQ15R_FLAG_OFFSET                                                                (31)
  #define RTL9300_MCESR2_ERR2_DQ15R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ15R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ14R_FLAG_OFFSET                                                                (30)
  #define RTL9300_MCESR2_ERR2_DQ14R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ14R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ13R_FLAG_OFFSET                                                                (29)
  #define RTL9300_MCESR2_ERR2_DQ13R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ13R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ12R_FLAG_OFFSET                                                                (28)
  #define RTL9300_MCESR2_ERR2_DQ12R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ12R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ11R_FLAG_OFFSET                                                                (27)
  #define RTL9300_MCESR2_ERR2_DQ11R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ11R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ10R_FLAG_OFFSET                                                                (26)
  #define RTL9300_MCESR2_ERR2_DQ10R_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ10R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ9R_FLAG_OFFSET                                                                 (25)
  #define RTL9300_MCESR2_ERR2_DQ9R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ9R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ8R_FLAG_OFFSET                                                                 (24)
  #define RTL9300_MCESR2_ERR2_DQ8R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ8R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ7R_FLAG_OFFSET                                                                 (23)
  #define RTL9300_MCESR2_ERR2_DQ7R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ7R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ6R_FLAG_OFFSET                                                                 (22)
  #define RTL9300_MCESR2_ERR2_DQ6R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ6R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ5R_FLAG_OFFSET                                                                 (21)
  #define RTL9300_MCESR2_ERR2_DQ5R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ5R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ4R_FLAG_OFFSET                                                                 (20)
  #define RTL9300_MCESR2_ERR2_DQ4R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ4R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ3R_FLAG_OFFSET                                                                 (19)
  #define RTL9300_MCESR2_ERR2_DQ3R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ3R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ2R_FLAG_OFFSET                                                                 (18)
  #define RTL9300_MCESR2_ERR2_DQ2R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ2R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ1R_FLAG_OFFSET                                                                 (17)
  #define RTL9300_MCESR2_ERR2_DQ1R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ1R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ0R_FLAG_OFFSET                                                                 (16)
  #define RTL9300_MCESR2_ERR2_DQ0R_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ0R_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ15F_FLAG_OFFSET                                                                (15)
  #define RTL9300_MCESR2_ERR2_DQ15F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ15F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ14F_FLAG_OFFSET                                                                (14)
  #define RTL9300_MCESR2_ERR2_DQ14F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ14F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ13F_FLAG_OFFSET                                                                (13)
  #define RTL9300_MCESR2_ERR2_DQ13F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ13F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ12F_FLAG_OFFSET                                                                (12)
  #define RTL9300_MCESR2_ERR2_DQ12F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ12F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ11F_FLAG_OFFSET                                                                (11)
  #define RTL9300_MCESR2_ERR2_DQ11F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ11F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ10F_FLAG_OFFSET                                                                (10)
  #define RTL9300_MCESR2_ERR2_DQ10F_FLAG_MASK                                                                  (0x1 << RTL9300_MCESR2_ERR2_DQ10F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ9F_FLAG_OFFSET                                                                 (9)
  #define RTL9300_MCESR2_ERR2_DQ9F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ9F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ8F_FLAG_OFFSET                                                                 (8)
  #define RTL9300_MCESR2_ERR2_DQ8F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ8F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ7F_FLAG_OFFSET                                                                 (7)
  #define RTL9300_MCESR2_ERR2_DQ7F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ7F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ6F_FLAG_OFFSET                                                                 (6)
  #define RTL9300_MCESR2_ERR2_DQ6F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ6F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ5F_FLAG_OFFSET                                                                 (5)
  #define RTL9300_MCESR2_ERR2_DQ5F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ5F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ4F_FLAG_OFFSET                                                                 (4)
  #define RTL9300_MCESR2_ERR2_DQ4F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ4F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ3F_FLAG_OFFSET                                                                 (3)
  #define RTL9300_MCESR2_ERR2_DQ3F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ3F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ2F_FLAG_OFFSET                                                                 (2)
  #define RTL9300_MCESR2_ERR2_DQ2F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ2F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ1F_FLAG_OFFSET                                                                 (1)
  #define RTL9300_MCESR2_ERR2_DQ1F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ1F_FLAG_OFFSET)
  #define RTL9300_MCESR2_ERR2_DQ0F_FLAG_OFFSET                                                                 (0)
  #define RTL9300_MCESR2_ERR2_DQ0F_FLAG_MASK                                                                   (0x1 << RTL9300_MCESR2_ERR2_DQ0F_FLAG_OFFSET)

#define RTL9300_MCLJTCR_ADDR                                                                                   (0x10B0)
  #define RTL9300_MCLJTCR_LX3_JT_NUM_OFFSET                                                                    (12)
  #define RTL9300_MCLJTCR_LX3_JT_NUM_MASK                                                                      (0x3 << RTL9300_MCLJTCR_LX3_JT_NUM_OFFSET)
  #define RTL9300_MCLJTCR_LX2_JT_NUM_OFFSET                                                                    (8)
  #define RTL9300_MCLJTCR_LX2_JT_NUM_MASK                                                                      (0x3 << RTL9300_MCLJTCR_LX2_JT_NUM_OFFSET)
  #define RTL9300_MCLJTCR_LX1_JT_NUM_OFFSET                                                                    (4)
  #define RTL9300_MCLJTCR_LX1_JT_NUM_MASK                                                                      (0x3 << RTL9300_MCLJTCR_LX1_JT_NUM_OFFSET)
  #define RTL9300_MCLJTCR_LX0_JT_NUM_OFFSET                                                                    (0)
  #define RTL9300_MCLJTCR_LX0_JT_NUM_MASK                                                                      (0x3 << RTL9300_MCLJTCR_LX0_JT_NUM_OFFSET)

#define RTL9300_MCLPBRCR_ADDR                                                                                  (0x10B4)
  #define RTL9300_MCLPBRCR_LX3_BPRE_DIS_OFFSET                                                                 (12)
  #define RTL9300_MCLPBRCR_LX3_BPRE_DIS_MASK                                                                   (0x1 << RTL9300_MCLPBRCR_LX3_BPRE_DIS_OFFSET)
  #define RTL9300_MCLPBRCR_LX2_BPRE_DIS_OFFSET                                                                 (8)
  #define RTL9300_MCLPBRCR_LX2_BPRE_DIS_MASK                                                                   (0x1 << RTL9300_MCLPBRCR_LX2_BPRE_DIS_OFFSET)
  #define RTL9300_MCLPBRCR_LX1_BPRE_DIS_OFFSET                                                                 (4)
  #define RTL9300_MCLPBRCR_LX1_BPRE_DIS_MASK                                                                   (0x1 << RTL9300_MCLPBRCR_LX1_BPRE_DIS_OFFSET)
  #define RTL9300_MCLPBRCR_LX0_BPRE_DIS_OFFSET                                                                 (0)
  #define RTL9300_MCLPBRCR_LX0_BPRE_DIS_MASK                                                                   (0x1 << RTL9300_MCLPBRCR_LX0_BPRE_DIS_OFFSET)

#define RTL9300_MCERAWCR_ADDR                                                                                  (0x10C0)
  #define RTL9300_MCERAWCR_OCP0_RAW_DIS_OFFSET                                                                 (28)
  #define RTL9300_MCERAWCR_OCP0_RAW_DIS_MASK                                                                   (0x1 << RTL9300_MCERAWCR_OCP0_RAW_DIS_OFFSET)
  #define RTL9300_MCERAWCR_OCP1_RAW_DIS_OFFSET                                                                 (24)
  #define RTL9300_MCERAWCR_OCP1_RAW_DIS_MASK                                                                   (0x1 << RTL9300_MCERAWCR_OCP1_RAW_DIS_OFFSET)
  #define RTL9300_MCERAWCR_LX0_RAW_DIS_OFFSET                                                                  (20)
  #define RTL9300_MCERAWCR_LX0_RAW_DIS_MASK                                                                    (0x1 << RTL9300_MCERAWCR_LX0_RAW_DIS_OFFSET)
  #define RTL9300_MCERAWCR_LX1_RAW_DIS_OFFSET                                                                  (16)
  #define RTL9300_MCERAWCR_LX1_RAW_DIS_MASK                                                                    (0x1 << RTL9300_MCERAWCR_LX1_RAW_DIS_OFFSET)
  #define RTL9300_MCERAWCR_LX2_RAW_DIS_OFFSET                                                                  (12)
  #define RTL9300_MCERAWCR_LX2_RAW_DIS_MASK                                                                    (0x1 << RTL9300_MCERAWCR_LX2_RAW_DIS_OFFSET)
  #define RTL9300_MCERAWCR_LX3_RAW_DIS_OFFSET                                                                  (8)
  #define RTL9300_MCERAWCR_LX3_RAW_DIS_MASK                                                                    (0x1 << RTL9300_MCERAWCR_LX3_RAW_DIS_OFFSET)
  #define RTL9300_MCERAWCR_OCP0_OCP1_RAW_EN_OFFSET                                                             (4)
  #define RTL9300_MCERAWCR_OCP0_OCP1_RAW_EN_MASK                                                               (0x1 << RTL9300_MCERAWCR_OCP0_OCP1_RAW_EN_OFFSET)

#define RTL9300_MCVR_ADDR                                                                                      (0x10F8)
  #define RTL9300_MCVR_MCV_YEAR_OFFSET                                                                         (24)
  #define RTL9300_MCVR_MCV_YEAR_MASK                                                                           (0xFF << RTL9300_MCVR_MCV_YEAR_OFFSET)
  #define RTL9300_MCVR_MCV_DATE_OFFSET                                                                         (8)
  #define RTL9300_MCVR_MCV_DATE_MASK                                                                           (0xFFFF << RTL9300_MCVR_MCV_DATE_OFFSET)
  #define RTL9300_MCVR_MCV_HOUR_OFFSET                                                                         (0)
  #define RTL9300_MCVR_MCV_HOUR_MASK                                                                           (0xFF << RTL9300_MCVR_MCV_HOUR_OFFSET)

#define RTL9300_SOCPNR_ADDR                                                                                    (0x10FC)
  #define RTL9300_SOCPNR_SOC_PLAT_NUM_OFFSET                                                                   (16)
  #define RTL9300_SOCPNR_SOC_PLAT_NUM_MASK                                                                     (0xFFFF << RTL9300_SOCPNR_SOC_PLAT_NUM_OFFSET)
  #define RTL9300_SOCPNR_SOC_PLAT_CUT_NUM_OFFSET                                                               (12)
  #define RTL9300_SOCPNR_SOC_PLAT_CUT_NUM_MASK                                                                 (0xF << RTL9300_SOCPNR_SOC_PLAT_CUT_NUM_OFFSET)

/*
 * Feature: MEM_UNMAP
 */
#define RTL9300_UMSAR0_ADDR                                                                                    (0x1300)
  #define RTL9300_UMSAR0_NO_USE31_OFFSET                                                                       (31)
  #define RTL9300_UMSAR0_NO_USE31_MASK                                                                         (0x1 << RTL9300_UMSAR0_NO_USE31_OFFSET)
  #define RTL9300_UMSAR0_ADDR_OFFSET                                                                           (8)
  #define RTL9300_UMSAR0_ADDR_MASK                                                                             (0x7FFFFF << RTL9300_UMSAR0_ADDR_OFFSET)
  #define RTL9300_UMSAR0_NO_USE07_OFFSET                                                                       (1)
  #define RTL9300_UMSAR0_NO_USE07_MASK                                                                         (0x7F << RTL9300_UMSAR0_NO_USE07_OFFSET)
  #define RTL9300_UMSAR0_UNMAP_EN_OFFSET                                                                       (0)
  #define RTL9300_UMSAR0_UNMAP_EN_MASK                                                                         (0x1 << RTL9300_UMSAR0_UNMAP_EN_OFFSET)

#define RTL9300_UMSSR0_ADDR                                                                                    (0x1304)
  #define RTL9300_UMSSR0_SIZE_OFFSET                                                                           (0)
  #define RTL9300_UMSSR0_SIZE_MASK                                                                             (0xF << RTL9300_UMSSR0_SIZE_OFFSET)

#define RTL9300_UMSAR1_ADDR                                                                                    (0x1310)
  #define RTL9300_UMSAR1_NO_USE31_OFFSET                                                                       (31)
  #define RTL9300_UMSAR1_NO_USE31_MASK                                                                         (0x1 << RTL9300_UMSAR1_NO_USE31_OFFSET)
  #define RTL9300_UMSAR1_ADDR_OFFSET                                                                           (8)
  #define RTL9300_UMSAR1_ADDR_MASK                                                                             (0x7FFFFF << RTL9300_UMSAR1_ADDR_OFFSET)
  #define RTL9300_UMSAR1_NO_USE07_OFFSET                                                                       (1)
  #define RTL9300_UMSAR1_NO_USE07_MASK                                                                         (0x7F << RTL9300_UMSAR1_NO_USE07_OFFSET)
  #define RTL9300_UMSAR1_UNMAP_EN_OFFSET                                                                       (0)
  #define RTL9300_UMSAR1_UNMAP_EN_MASK                                                                         (0x1 << RTL9300_UMSAR1_UNMAP_EN_OFFSET)

#define RTL9300_UMSSR1_ADDR                                                                                    (0x1314)
  #define RTL9300_UMSSR1_SIZE_OFFSET                                                                           (0)
  #define RTL9300_UMSSR1_SIZE_MASK                                                                             (0xF << RTL9300_UMSSR1_SIZE_OFFSET)

#define RTL9300_UMSAR2_ADDR                                                                                    (0x1320)
  #define RTL9300_UMSAR2_NO_USE31_OFFSET                                                                       (31)
  #define RTL9300_UMSAR2_NO_USE31_MASK                                                                         (0x1 << RTL9300_UMSAR2_NO_USE31_OFFSET)
  #define RTL9300_UMSAR2_ADDR_OFFSET                                                                           (8)
  #define RTL9300_UMSAR2_ADDR_MASK                                                                             (0x7FFFFF << RTL9300_UMSAR2_ADDR_OFFSET)
  #define RTL9300_UMSAR2_NO_USE07_OFFSET                                                                       (1)
  #define RTL9300_UMSAR2_NO_USE07_MASK                                                                         (0x7F << RTL9300_UMSAR2_NO_USE07_OFFSET)
  #define RTL9300_UMSAR2_UNMAP_EN_OFFSET                                                                       (0)
  #define RTL9300_UMSAR2_UNMAP_EN_MASK                                                                         (0x1 << RTL9300_UMSAR2_UNMAP_EN_OFFSET)

#define RTL9300_UMSSR2_ADDR                                                                                    (0x1324)
  #define RTL9300_UMSSR2_SIZE_OFFSET                                                                           (0)
  #define RTL9300_UMSSR2_SIZE_MASK                                                                             (0xF << RTL9300_UMSSR2_SIZE_OFFSET)

#define RTL9300_UMSAR3_ADDR                                                                                    (0x1330)
  #define RTL9300_UMSAR3_NO_USE31_OFFSET                                                                       (31)
  #define RTL9300_UMSAR3_NO_USE31_MASK                                                                         (0x1 << RTL9300_UMSAR3_NO_USE31_OFFSET)
  #define RTL9300_UMSAR3_ADDR_OFFSET                                                                           (8)
  #define RTL9300_UMSAR3_ADDR_MASK                                                                             (0x7FFFFF << RTL9300_UMSAR3_ADDR_OFFSET)
  #define RTL9300_UMSAR3_NO_USE07_OFFSET                                                                       (1)
  #define RTL9300_UMSAR3_NO_USE07_MASK                                                                         (0x7F << RTL9300_UMSAR3_NO_USE07_OFFSET)
  #define RTL9300_UMSAR3_ENUNMAP_OFFSET                                                                        (0)
  #define RTL9300_UMSAR3_ENUNMAP_MASK                                                                          (0x1 << RTL9300_UMSAR3_ENUNMAP_OFFSET)

#define RTL9300_UMSSR3_ADDR                                                                                    (0x1334)
  #define RTL9300_UMSSR3_SIZE_OFFSET                                                                           (0)
  #define RTL9300_UMSSR3_SIZE_MASK                                                                             (0xF << RTL9300_UMSSR3_SIZE_OFFSET)

/*
 * Feature: MEM_DDR_PHY
 */
#define RTL9300_DACCR_ADDR                                                                                     (0x1500)
  #define RTL9300_DACCR_AC_MODE_OFFSET                                                                         (31)
  #define RTL9300_DACCR_AC_MODE_MASK                                                                           (0x1 << RTL9300_DACCR_AC_MODE_OFFSET)
  #define RTL9300_DACCR_DQS_SE_OFFSET                                                                          (30)
  #define RTL9300_DACCR_DQS_SE_MASK                                                                            (0x1 << RTL9300_DACCR_DQS_SE_OFFSET)
  #define RTL9300_DACCR_DQS0_GROUP_TAP_OFFSET                                                                  (16)
  #define RTL9300_DACCR_DQS0_GROUP_TAP_MASK                                                                    (0x1F << RTL9300_DACCR_DQS0_GROUP_TAP_OFFSET)
  #define RTL9300_DACCR_DQS1_GROUP_TAP_OFFSET                                                                  (8)
  #define RTL9300_DACCR_DQS1_GROUP_TAP_MASK                                                                    (0x1F << RTL9300_DACCR_DQS1_GROUP_TAP_OFFSET)
  #define RTL9300_DACCR_AC_DYN_BPTR_CLR_EN_OFFSET                                                              (5)
  #define RTL9300_DACCR_AC_DYN_BPTR_CLR_EN_MASK                                                                (0x1 << RTL9300_DACCR_AC_DYN_BPTR_CLR_EN_OFFSET)
  #define RTL9300_DACCR_AC_BPTR_CLEAR_OFFSET                                                                   (4)
  #define RTL9300_DACCR_AC_BPTR_CLEAR_MASK                                                                     (0x1 << RTL9300_DACCR_AC_BPTR_CLEAR_OFFSET)
  #define RTL9300_DACCR_AC_DEBUG_SEL_OFFSET                                                                    (0)
  #define RTL9300_DACCR_AC_DEBUG_SEL_MASK                                                                      (0xF << RTL9300_DACCR_AC_DEBUG_SEL_OFFSET)

#define RTL9300_DACSPCR_ADDR                                                                                   (0x1504)
  #define RTL9300_DACSPCR_AC_SILEN_PERIOD_EN_OFFSET                                                            (31)
  #define RTL9300_DACSPCR_AC_SILEN_PERIOD_EN_MASK                                                              (0x1 << RTL9300_DACSPCR_AC_SILEN_PERIOD_EN_OFFSET)
  #define RTL9300_DACSPCR_AC_SILEN_GEN_EN_OFFSET                                                               (30)
  #define RTL9300_DACSPCR_AC_SILEN_GEN_EN_MASK                                                                 (0x1 << RTL9300_DACSPCR_AC_SILEN_GEN_EN_OFFSET)
  #define RTL9300_DACSPCR_AC_SILEN_TRIG_OFFSET                                                                 (20)
  #define RTL9300_DACSPCR_AC_SILEN_TRIG_MASK                                                                   (0x1 << RTL9300_DACSPCR_AC_SILEN_TRIG_OFFSET)
  #define RTL9300_DACSPCR_AC_SILEN_PERIOD_UNIT_OFFSET                                                          (16)
  #define RTL9300_DACSPCR_AC_SILEN_PERIOD_UNIT_MASK                                                            (0xF << RTL9300_DACSPCR_AC_SILEN_PERIOD_UNIT_OFFSET)
  #define RTL9300_DACSPCR_AC_SILEN_PERIOD_OFFSET                                                               (8)
  #define RTL9300_DACSPCR_AC_SILEN_PERIOD_MASK                                                                 (0xFF << RTL9300_DACSPCR_AC_SILEN_PERIOD_OFFSET)
  #define RTL9300_DACSPCR_AC_SILEN_LEN_OFFSET                                                                  (0)
  #define RTL9300_DACSPCR_AC_SILEN_LEN_MASK                                                                    (0xFF << RTL9300_DACSPCR_AC_SILEN_LEN_OFFSET)

#define RTL9300_DACSPAR_ADDR                                                                                   (0x1508)
  #define RTL9300_DACSPAR_AC_SILEN_ADDR_OFFSET                                                                 (0)
  #define RTL9300_DACSPAR_AC_SILEN_ADDR_MASK                                                                   (0xFFFFFFFF << RTL9300_DACSPAR_AC_SILEN_ADDR_OFFSET)

#define RTL9300_DACSPSR_ADDR                                                                                   (0x150C)
  #define RTL9300_DACSPSR_AC_SPS_DQ15R_OFFSET                                                                  (31)
  #define RTL9300_DACSPSR_AC_SPS_DQ15R_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ15R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ14R_OFFSET                                                                  (30)
  #define RTL9300_DACSPSR_AC_SPS_DQ14R_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ14R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ13R_OFFSET                                                                  (29)
  #define RTL9300_DACSPSR_AC_SPS_DQ13R_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ13R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ12R_OFFSET                                                                  (28)
  #define RTL9300_DACSPSR_AC_SPS_DQ12R_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ12R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ11R_OFFSET                                                                  (27)
  #define RTL9300_DACSPSR_AC_SPS_DQ11R_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ11R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ10R_OFFSET                                                                  (26)
  #define RTL9300_DACSPSR_AC_SPS_DQ10R_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ10R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ9R_OFFSET                                                                   (25)
  #define RTL9300_DACSPSR_AC_SPS_DQ9R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ9R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ8R_OFFSET                                                                   (24)
  #define RTL9300_DACSPSR_AC_SPS_DQ8R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ8R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ7R_OFFSET                                                                   (23)
  #define RTL9300_DACSPSR_AC_SPS_DQ7R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ7R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ6R_OFFSET                                                                   (22)
  #define RTL9300_DACSPSR_AC_SPS_DQ6R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ6R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ5R_OFFSET                                                                   (21)
  #define RTL9300_DACSPSR_AC_SPS_DQ5R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ5R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ4R_OFFSET                                                                   (20)
  #define RTL9300_DACSPSR_AC_SPS_DQ4R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ4R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ3R_OFFSET                                                                   (19)
  #define RTL9300_DACSPSR_AC_SPS_DQ3R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ3R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ2R_OFFSET                                                                   (18)
  #define RTL9300_DACSPSR_AC_SPS_DQ2R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ2R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ1R_OFFSET                                                                   (17)
  #define RTL9300_DACSPSR_AC_SPS_DQ1R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ1R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ0R_OFFSET                                                                   (16)
  #define RTL9300_DACSPSR_AC_SPS_DQ0R_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ0R_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ15F_OFFSET                                                                  (15)
  #define RTL9300_DACSPSR_AC_SPS_DQ15F_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ15F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ14F_OFFSET                                                                  (14)
  #define RTL9300_DACSPSR_AC_SPS_DQ14F_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ14F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ13F_OFFSET                                                                  (13)
  #define RTL9300_DACSPSR_AC_SPS_DQ13F_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ13F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ12F_OFFSET                                                                  (12)
  #define RTL9300_DACSPSR_AC_SPS_DQ12F_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ12F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ11F_OFFSET                                                                  (11)
  #define RTL9300_DACSPSR_AC_SPS_DQ11F_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ11F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ10F_OFFSET                                                                  (10)
  #define RTL9300_DACSPSR_AC_SPS_DQ10F_MASK                                                                    (0x1 << RTL9300_DACSPSR_AC_SPS_DQ10F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ9F_OFFSET                                                                   (9)
  #define RTL9300_DACSPSR_AC_SPS_DQ9F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ9F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ8F_OFFSET                                                                   (8)
  #define RTL9300_DACSPSR_AC_SPS_DQ8F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ8F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ7F_OFFSET                                                                   (7)
  #define RTL9300_DACSPSR_AC_SPS_DQ7F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ7F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ6F_OFFSET                                                                   (6)
  #define RTL9300_DACSPSR_AC_SPS_DQ6F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ6F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ5F_OFFSET                                                                   (5)
  #define RTL9300_DACSPSR_AC_SPS_DQ5F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ5F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ4F_OFFSET                                                                   (4)
  #define RTL9300_DACSPSR_AC_SPS_DQ4F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ4F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ3F_OFFSET                                                                   (3)
  #define RTL9300_DACSPSR_AC_SPS_DQ3F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ3F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ2F_OFFSET                                                                   (2)
  #define RTL9300_DACSPSR_AC_SPS_DQ2F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ2F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ1F_OFFSET                                                                   (1)
  #define RTL9300_DACSPSR_AC_SPS_DQ1F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ1F_OFFSET)
  #define RTL9300_DACSPSR_AC_SPS_DQ0F_OFFSET                                                                   (0)
  #define RTL9300_DACSPSR_AC_SPS_DQ0F_MASK                                                                     (0x1 << RTL9300_DACSPSR_AC_SPS_DQ0F_OFFSET)

#define RTL9300_DACDQ_IDX_RR_ADDR(index)                                                                       (0x1510 + (((index) << 2))) /* index: 0-15 */
  #define RTL9300_DACDQ_IDX_RR_DQN_R_AC_EN_OFFSET                                                              (31)
  #define RTL9300_DACDQ_IDX_RR_DQN_R_AC_EN_MASK                                                                (0x1 << RTL9300_DACDQ_IDX_RR_DQN_R_AC_EN_OFFSET)
  #define RTL9300_DACDQ_IDX_RR_DQN_PHASE_SHIFT_90_OFFSET                                                       (24)
  #define RTL9300_DACDQ_IDX_RR_DQN_PHASE_SHIFT_90_MASK                                                         (0x1F << RTL9300_DACDQ_IDX_RR_DQN_PHASE_SHIFT_90_OFFSET)
  #define RTL9300_DACDQ_IDX_RR_DQN_R_AC_MAX_TAP_OFFSET                                                         (16)
  #define RTL9300_DACDQ_IDX_RR_DQN_R_AC_MAX_TAP_MASK                                                           (0x1F << RTL9300_DACDQ_IDX_RR_DQN_R_AC_MAX_TAP_OFFSET)
  #define RTL9300_DACDQ_IDX_RR_DQN_R_AC_CUR_TAP_OFFSET                                                         (8)
  #define RTL9300_DACDQ_IDX_RR_DQN_R_AC_CUR_TAP_MASK                                                           (0x1F << RTL9300_DACDQ_IDX_RR_DQN_R_AC_CUR_TAP_OFFSET)
  #define RTL9300_DACDQ_IDX_RR_DQN_R_AC_MIN_TAP_OFFSET                                                         (0)
  #define RTL9300_DACDQ_IDX_RR_DQN_R_AC_MIN_TAP_MASK                                                           (0x1F << RTL9300_DACDQ_IDX_RR_DQN_R_AC_MIN_TAP_OFFSET)

#define RTL9300_DACDQ_IDX_FR_ADDR(index)                                                                       (0x1550 + (((index) << 2))) /* index: 0-15 */
  #define RTL9300_DACDQ_IDX_FR_DQN_F_AC_EN_OFFSET                                                              (31)
  #define RTL9300_DACDQ_IDX_FR_DQN_F_AC_EN_MASK                                                                (0x1 << RTL9300_DACDQ_IDX_FR_DQN_F_AC_EN_OFFSET)
  #define RTL9300_DACDQ_IDX_FR_DQN_F_AC_MAX_TAP_OFFSET                                                         (16)
  #define RTL9300_DACDQ_IDX_FR_DQN_F_AC_MAX_TAP_MASK                                                           (0x1F << RTL9300_DACDQ_IDX_FR_DQN_F_AC_MAX_TAP_OFFSET)
  #define RTL9300_DACDQ_IDX_FR_DQN_F_AC_CUR_TAP_OFFSET                                                         (8)
  #define RTL9300_DACDQ_IDX_FR_DQN_F_AC_CUR_TAP_MASK                                                           (0x1F << RTL9300_DACDQ_IDX_FR_DQN_F_AC_CUR_TAP_OFFSET)
  #define RTL9300_DACDQ_IDX_FR_DQN_F_AC_MIN_TAP_OFFSET                                                         (0)
  #define RTL9300_DACDQ_IDX_FR_DQN_F_AC_MIN_TAP_MASK                                                           (0x1F << RTL9300_DACDQ_IDX_FR_DQN_F_AC_MIN_TAP_OFFSET)

#define RTL9300_DCDQMR_ADDR                                                                                    (0x1590)
  #define RTL9300_DCDQMR_DQM0_PHASE_SHIFT_90_OFFSET                                                            (24)
  #define RTL9300_DCDQMR_DQM0_PHASE_SHIFT_90_MASK                                                              (0x1F << RTL9300_DCDQMR_DQM0_PHASE_SHIFT_90_OFFSET)
  #define RTL9300_DCDQMR_DQM1_PHASE_SHIFT_90_OFFSET                                                            (16)
  #define RTL9300_DCDQMR_DQM1_PHASE_SHIFT_90_MASK                                                              (0x1F << RTL9300_DCDQMR_DQM1_PHASE_SHIFT_90_OFFSET)

#define RTL9300_DCFDRR0_ADDR                                                                                   (0x1594)
  #define RTL9300_DCFDRR0_DQ7R_FIFO_D_OFFSET                                                                   (28)
  #define RTL9300_DCFDRR0_DQ7R_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDRR0_DQ7R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR0_DQ6R_FIFO_D_OFFSET                                                                   (24)
  #define RTL9300_DCFDRR0_DQ6R_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDRR0_DQ6R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR0_DQ5R_FIFO_D_OFFSET                                                                   (20)
  #define RTL9300_DCFDRR0_DQ5R_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDRR0_DQ5R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR0_DQ4R_FIFO_D_OFFSET                                                                   (16)
  #define RTL9300_DCFDRR0_DQ4R_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDRR0_DQ4R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR0_DQ3R_FIFO_D_OFFSET                                                                   (12)
  #define RTL9300_DCFDRR0_DQ3R_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDRR0_DQ3R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR0_DQ2R_FIFO_D_OFFSET                                                                   (9)
  #define RTL9300_DCFDRR0_DQ2R_FIFO_D_MASK                                                                     (0x7 << RTL9300_DCFDRR0_DQ2R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR0_DQ1R_FIFO_D_OFFSET                                                                   (4)
  #define RTL9300_DCFDRR0_DQ1R_FIFO_D_MASK                                                                     (0x1F << RTL9300_DCFDRR0_DQ1R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR0_DQ0R_FIFO_D_OFFSET                                                                   (0)
  #define RTL9300_DCFDRR0_DQ0R_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDRR0_DQ0R_FIFO_D_OFFSET)

#define RTL9300_DCFDRR1_ADDR                                                                                   (0x1598)
  #define RTL9300_DCFDRR1_DQ15R_FIFO_D_OFFSET                                                                  (28)
  #define RTL9300_DCFDRR1_DQ15R_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDRR1_DQ15R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR1_DQ14R_FIFO_D_OFFSET                                                                  (24)
  #define RTL9300_DCFDRR1_DQ14R_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDRR1_DQ14R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR1_DQ13R_FIFO_D_OFFSET                                                                  (20)
  #define RTL9300_DCFDRR1_DQ13R_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDRR1_DQ13R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR1_DQ12R_FIFO_D_OFFSET                                                                  (16)
  #define RTL9300_DCFDRR1_DQ12R_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDRR1_DQ12R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR1_DQ11R_FIFO_D_OFFSET                                                                  (12)
  #define RTL9300_DCFDRR1_DQ11R_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDRR1_DQ11R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR1_DQ10R_FIFO_D_OFFSET                                                                  (9)
  #define RTL9300_DCFDRR1_DQ10R_FIFO_D_MASK                                                                    (0x7 << RTL9300_DCFDRR1_DQ10R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR1_DQ9R_FIFO_D_OFFSET                                                                   (4)
  #define RTL9300_DCFDRR1_DQ9R_FIFO_D_MASK                                                                     (0x1F << RTL9300_DCFDRR1_DQ9R_FIFO_D_OFFSET)
  #define RTL9300_DCFDRR1_DQ8R_FIFO_D_OFFSET                                                                   (0)
  #define RTL9300_DCFDRR1_DQ8R_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDRR1_DQ8R_FIFO_D_OFFSET)

#define RTL9300_DCFDFR0_ADDR                                                                                   (0x159C)
  #define RTL9300_DCFDFR0_DQ7F_FIFO_D_OFFSET                                                                   (28)
  #define RTL9300_DCFDFR0_DQ7F_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDFR0_DQ7F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR0_DQ6F_FIFO_D_OFFSET                                                                   (24)
  #define RTL9300_DCFDFR0_DQ6F_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDFR0_DQ6F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR0_DQ5F_FIFO_D_OFFSET                                                                   (20)
  #define RTL9300_DCFDFR0_DQ5F_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDFR0_DQ5F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR0_DQ4F_FIFO_D_OFFSET                                                                   (16)
  #define RTL9300_DCFDFR0_DQ4F_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDFR0_DQ4F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR0_DQ3F_FIFO_D_OFFSET                                                                   (12)
  #define RTL9300_DCFDFR0_DQ3F_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDFR0_DQ3F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR0_DQ2F_FIFO_D_OFFSET                                                                   (9)
  #define RTL9300_DCFDFR0_DQ2F_FIFO_D_MASK                                                                     (0x7 << RTL9300_DCFDFR0_DQ2F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR0_DQ1F_FIFO_D_OFFSET                                                                   (4)
  #define RTL9300_DCFDFR0_DQ1F_FIFO_D_MASK                                                                     (0x1F << RTL9300_DCFDFR0_DQ1F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR0_DQ0F_FIFO_D_OFFSET                                                                   (0)
  #define RTL9300_DCFDFR0_DQ0F_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDFR0_DQ0F_FIFO_D_OFFSET)

#define RTL9300_DCFDFR1_ADDR                                                                                   (0x15A0)
  #define RTL9300_DCFDFR1_DQ15F_FIFO_D_OFFSET                                                                  (28)
  #define RTL9300_DCFDFR1_DQ15F_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDFR1_DQ15F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR1_DQ14F_FIFO_D_OFFSET                                                                  (24)
  #define RTL9300_DCFDFR1_DQ14F_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDFR1_DQ14F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR1_DQ13F_FIFO_D_OFFSET                                                                  (20)
  #define RTL9300_DCFDFR1_DQ13F_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDFR1_DQ13F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR1_DQ12F_FIFO_D_OFFSET                                                                  (16)
  #define RTL9300_DCFDFR1_DQ12F_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDFR1_DQ12F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR1_DQ11F_FIFO_D_OFFSET                                                                  (12)
  #define RTL9300_DCFDFR1_DQ11F_FIFO_D_MASK                                                                    (0xF << RTL9300_DCFDFR1_DQ11F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR1_DQ10F_FIFO_D_OFFSET                                                                  (9)
  #define RTL9300_DCFDFR1_DQ10F_FIFO_D_MASK                                                                    (0x7 << RTL9300_DCFDFR1_DQ10F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR1_DQ9F_FIFO_D_OFFSET                                                                   (4)
  #define RTL9300_DCFDFR1_DQ9F_FIFO_D_MASK                                                                     (0x1F << RTL9300_DCFDFR1_DQ9F_FIFO_D_OFFSET)
  #define RTL9300_DCFDFR1_DQ8F_FIFO_D_OFFSET                                                                   (0)
  #define RTL9300_DCFDFR1_DQ8F_FIFO_D_MASK                                                                     (0xF << RTL9300_DCFDFR1_DQ8F_FIFO_D_OFFSET)

#define RTL9300_DCFDDCR_ADDR                                                                                   (0x15A4)
  #define RTL9300_DCFDDCR_FIFO_D_DBG_EN_OFFSET                                                                 (31)
  #define RTL9300_DCFDDCR_FIFO_D_DBG_EN_MASK                                                                   (0x1 << RTL9300_DCFDDCR_FIFO_D_DBG_EN_OFFSET)
  #define RTL9300_DCFDDCR_FIFO_D_SEL_OFFSET                                                                    (0)
  #define RTL9300_DCFDDCR_FIFO_D_SEL_MASK                                                                      (0x1 << RTL9300_DCFDDCR_FIFO_D_SEL_OFFSET)

#define RTL9300_DCSDCR0_ADDR                                                                                   (0x15B0)
  #define RTL9300_DCSDCR0_CKE_DLY_TAP_OFFSET                                                                   (24)
  #define RTL9300_DCSDCR0_CKE_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR0_CKE_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR0_CS1_DLY_TAP_OFFSET                                                                   (20)
  #define RTL9300_DCSDCR0_CS1_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR0_CS1_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR0_CS0_DLY_TAP_OFFSET                                                                   (16)
  #define RTL9300_DCSDCR0_CS0_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR0_CS0_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR0_ODT_DLY_TAP_OFFSET                                                                   (12)
  #define RTL9300_DCSDCR0_ODT_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR0_ODT_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR0_RAS_DLY_TAP_OFFSET                                                                   (8)
  #define RTL9300_DCSDCR0_RAS_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR0_RAS_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR0_CAS_DLY_TAP_OFFSET                                                                   (4)
  #define RTL9300_DCSDCR0_CAS_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR0_CAS_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR0_WE_DLY_TAP_OFFSET                                                                    (0)
  #define RTL9300_DCSDCR0_WE_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR0_WE_DLY_TAP_OFFSET)

#define RTL9300_DCSDCR1_ADDR                                                                                   (0x15B4)
  #define RTL9300_DCSDCR1_DQS1_DLY_TAP_OFFSET                                                                  (24)
  #define RTL9300_DCSDCR1_DQS1_DLY_TAP_MASK                                                                    (0x1F << RTL9300_DCSDCR1_DQS1_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR1_DQS0_DLY_TAP_OFFSET                                                                  (16)
  #define RTL9300_DCSDCR1_DQS0_DLY_TAP_MASK                                                                    (0x1F << RTL9300_DCSDCR1_DQS0_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR1_BA2_DLY_TAP_OFFSET                                                                   (8)
  #define RTL9300_DCSDCR1_BA2_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR1_BA2_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR1_BA1_DLY_TAP_OFFSET                                                                   (4)
  #define RTL9300_DCSDCR1_BA1_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR1_BA1_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR1_BA0_DLY_TAP_OFFSET                                                                   (0)
  #define RTL9300_DCSDCR1_BA0_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR1_BA0_DLY_TAP_OFFSET)

#define RTL9300_DCSDCR2_ADDR                                                                                   (0x15B8)
  #define RTL9300_DCSDCR2_A7_DLY_TAP_OFFSET                                                                    (28)
  #define RTL9300_DCSDCR2_A7_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR2_A7_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR2_A6_DLY_TAP_OFFSET                                                                    (24)
  #define RTL9300_DCSDCR2_A6_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR2_A6_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR2_A5_DLY_TAP_OFFSET                                                                    (20)
  #define RTL9300_DCSDCR2_A5_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR2_A5_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR2_A4_DLY_TAP_OFFSET                                                                    (16)
  #define RTL9300_DCSDCR2_A4_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR2_A4_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR2_A3_DLY_TAP_OFFSET                                                                    (12)
  #define RTL9300_DCSDCR2_A3_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR2_A3_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR2_A2_DLY_TAP_OFFSET                                                                    (8)
  #define RTL9300_DCSDCR2_A2_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR2_A2_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR2_A1_DLY_TAP_OFFSET                                                                    (4)
  #define RTL9300_DCSDCR2_A1_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR2_A1_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR2_A0_DLY_TAP_OFFSET                                                                    (0)
  #define RTL9300_DCSDCR2_A0_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR2_A0_DLY_TAP_OFFSET)

#define RTL9300_DCSDCR3_ADDR                                                                                   (0x15BC)
  #define RTL9300_DCSDCR3_A15_DLY_TAP_OFFSET                                                                   (28)
  #define RTL9300_DCSDCR3_A15_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR3_A15_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR3_A14_DLY_TAP_OFFSET                                                                   (24)
  #define RTL9300_DCSDCR3_A14_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR3_A14_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR3_A13_DLY_TAP_OFFSET                                                                   (20)
  #define RTL9300_DCSDCR3_A13_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR3_A13_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR3_A12_DLY_TAP_OFFSET                                                                   (16)
  #define RTL9300_DCSDCR3_A12_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR3_A12_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR3_A11_DLY_TAP_OFFSET                                                                   (12)
  #define RTL9300_DCSDCR3_A11_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR3_A11_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR3_A10_DLY_TAP_OFFSET                                                                   (8)
  #define RTL9300_DCSDCR3_A10_DLY_TAP_MASK                                                                     (0xF << RTL9300_DCSDCR3_A10_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR3_A9_DLY_TAP_OFFSET                                                                    (4)
  #define RTL9300_DCSDCR3_A9_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR3_A9_DLY_TAP_OFFSET)
  #define RTL9300_DCSDCR3_A8_DLY_TAP_OFFSET                                                                    (0)
  #define RTL9300_DCSDCR3_A8_DLY_TAP_MASK                                                                      (0xF << RTL9300_DCSDCR3_A8_DLY_TAP_OFFSET)

#define RTL9300_DWDMOR_ADDR                                                                                    (0x15C0)
  #define RTL9300_DWDMOR_DQM1_OUT_EN_DELAY_OFFSET                                                              (24)
  #define RTL9300_DWDMOR_DQM1_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDMOR_DQM1_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDMOR_DQM0_OUT_EN_DELAY_OFFSET                                                              (16)
  #define RTL9300_DWDMOR_DQM0_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDMOR_DQM0_OUT_EN_DELAY_OFFSET)

#define RTL9300_DWDQSOR_ADDR                                                                                   (0x15C4)
  #define RTL9300_DWDQSOR_DQS1_OUT_EN_DELAY_OFFSET                                                             (20)
  #define RTL9300_DWDQSOR_DQS1_OUT_EN_DELAY_MASK                                                               (0x1F << RTL9300_DWDQSOR_DQS1_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQSOR_DQS0_OUT_EN_DELAY_OFFSET                                                             (12)
  #define RTL9300_DWDQSOR_DQS0_OUT_EN_DELAY_MASK                                                               (0x3F << RTL9300_DWDQSOR_DQS0_OUT_EN_DELAY_OFFSET)

#define RTL9300_DWDQOR0_ADDR                                                                                   (0x15D0)
  #define RTL9300_DWDQOR0_DQ3_OUT_EN_DELAY_OFFSET                                                              (24)
  #define RTL9300_DWDQOR0_DQ3_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR0_DQ3_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR0_DQ2_OUT_EN_DELAY_OFFSET                                                              (16)
  #define RTL9300_DWDQOR0_DQ2_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR0_DQ2_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR0_DQ1_OUT_EN_DELAY_OFFSET                                                              (8)
  #define RTL9300_DWDQOR0_DQ1_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR0_DQ1_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR0_DQ0_OUT_EN_DELAY_OFFSET                                                              (0)
  #define RTL9300_DWDQOR0_DQ0_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR0_DQ0_OUT_EN_DELAY_OFFSET)

#define RTL9300_DWDQOR1_ADDR                                                                                   (0x15D4)
  #define RTL9300_DWDQOR1_DQ7_OUT_EN_DELAY_OFFSET                                                              (24)
  #define RTL9300_DWDQOR1_DQ7_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR1_DQ7_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR1_DQ6_OUT_EN_DELAY_OFFSET                                                              (16)
  #define RTL9300_DWDQOR1_DQ6_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR1_DQ6_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR1_DQ5_OUT_EN_DELAY_OFFSET                                                              (8)
  #define RTL9300_DWDQOR1_DQ5_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR1_DQ5_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR1_DQ4_OUT_EN_DELAY_OFFSET                                                              (0)
  #define RTL9300_DWDQOR1_DQ4_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR1_DQ4_OUT_EN_DELAY_OFFSET)

#define RTL9300_DWDQOR2_ADDR                                                                                   (0x15D8)
  #define RTL9300_DWDQOR2_DQ11_OUT_EN_DELAY_OFFSET                                                             (24)
  #define RTL9300_DWDQOR2_DQ11_OUT_EN_DELAY_MASK                                                               (0x1F << RTL9300_DWDQOR2_DQ11_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR2_DQ10_OUT_EN_DELAY_OFFSET                                                             (16)
  #define RTL9300_DWDQOR2_DQ10_OUT_EN_DELAY_MASK                                                               (0x1F << RTL9300_DWDQOR2_DQ10_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR2_DQ9_OUT_EN_DELAY_OFFSET                                                              (8)
  #define RTL9300_DWDQOR2_DQ9_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR2_DQ9_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR2_DQ8_OUT_EN_DELAY_OFFSET                                                              (0)
  #define RTL9300_DWDQOR2_DQ8_OUT_EN_DELAY_MASK                                                                (0x1F << RTL9300_DWDQOR2_DQ8_OUT_EN_DELAY_OFFSET)

#define RTL9300_DWDQOR3_ADDR                                                                                   (0x15DC)
  #define RTL9300_DWDQOR3_DQ15_OUT_EN_DELAY_OFFSET                                                             (24)
  #define RTL9300_DWDQOR3_DQ15_OUT_EN_DELAY_MASK                                                               (0x1F << RTL9300_DWDQOR3_DQ15_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR3_DQ14_OUT_EN_DELAY_OFFSET                                                             (16)
  #define RTL9300_DWDQOR3_DQ14_OUT_EN_DELAY_MASK                                                               (0x1F << RTL9300_DWDQOR3_DQ14_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR3_DQ13_OUT_EN_DELAY_OFFSET                                                             (8)
  #define RTL9300_DWDQOR3_DQ13_OUT_EN_DELAY_MASK                                                               (0x1F << RTL9300_DWDQOR3_DQ13_OUT_EN_DELAY_OFFSET)
  #define RTL9300_DWDQOR3_DQ12_OUT_EN_DELAY_OFFSET                                                             (0)
  #define RTL9300_DWDQOR3_DQ12_OUT_EN_DELAY_MASK                                                               (0x1F << RTL9300_DWDQOR3_DQ12_OUT_EN_DELAY_OFFSET)

/*
 * Feature: MEM_DDR_PHY
 */
#define RTL9300_DOR0_ADDR                                                                                      (0x4200)
  #define RTL9300_DOR0_OFFSET_OFFSET                                                                           (17)
  #define RTL9300_DOR0_OFFSET_MASK                                                                             (0x3FFF << RTL9300_DOR0_OFFSET_OFFSET)

#define RTL9300_DMAR0_ADDR                                                                                     (0x4204)
  #define RTL9300_DMAR0_END_OFFSET                                                                             (17)
  #define RTL9300_DMAR0_END_MASK                                                                               (0x7FF << RTL9300_DMAR0_END_OFFSET)
  #define RTL9300_DMAR0_FIXED_OFFSET                                                                           (0)
  #define RTL9300_DMAR0_FIXED_MASK                                                                             (0x1FFFF << RTL9300_DMAR0_FIXED_OFFSET)

#define RTL9300_DOR1_ADDR                                                                                      (0x4210)
  #define RTL9300_DOR1_OFFSET_OFFSET                                                                           (17)
  #define RTL9300_DOR1_OFFSET_MASK                                                                             (0x3FFF << RTL9300_DOR1_OFFSET_OFFSET)

#define RTL9300_DMAR1_ADDR                                                                                     (0x4214)
  #define RTL9300_DMAR1_END_OFFSET                                                                             (17)
  #define RTL9300_DMAR1_END_MASK                                                                               (0x7FF << RTL9300_DMAR1_END_OFFSET)
  #define RTL9300_DMAR1_FIXED_OFFSET                                                                           (0)
  #define RTL9300_DMAR1_FIXED_MASK                                                                             (0x1FFFF << RTL9300_DMAR1_FIXED_OFFSET)

#define RTL9300_DOR2_ADDR                                                                                      (0x4220)
  #define RTL9300_DOR2_OFFSET_OFFSET                                                                           (20)
  #define RTL9300_DOR2_OFFSET_MASK                                                                             (0x7FF << RTL9300_DOR2_OFFSET_OFFSET)

#define RTL9300_DMAR2_ADDR                                                                                     (0x4224)
  #define RTL9300_DMAR2_END_OFFSET                                                                             (20)
  #define RTL9300_DMAR2_END_MASK                                                                               (0x7FF << RTL9300_DMAR2_END_OFFSET)
  #define RTL9300_DMAR2_FIXED_OFFSET                                                                           (0)
  #define RTL9300_DMAR2_FIXED_MASK                                                                             (0xFFFFF << RTL9300_DMAR2_FIXED_OFFSET)

#define RTL9300_PRCR_ADDR                                                                                      (0x4230)
  #define RTL9300_PRCR_ILA_PENDING_OFFSET                                                                      (1)
  #define RTL9300_PRCR_ILA_PENDING_MASK                                                                        (0x1 << RTL9300_PRCR_ILA_PENDING_OFFSET)
  #define RTL9300_PRCR_ARCE_OFFSET                                                                             (0)
  #define RTL9300_PRCR_ARCE_MASK                                                                               (0x1 << RTL9300_PRCR_ARCE_OFFSET)

#define RTL9300_PILAR_ADDR                                                                                     (0x4234)
  #define RTL9300_PILAR_ILADDR_OFFSET                                                                          (0)
  #define RTL9300_PILAR_ILADDR_MASK                                                                            (0xFFFFFFFF << RTL9300_PILAR_ILADDR_OFFSET)

/*
 * Feature: SPI Flash
 */
#define RTL9300_SFCR_ADDR                                                                                      (0x1200)
  #define RTL9300_SFCR_SPI_CLK_DIV_OFFSET                                                                      (29)
  #define RTL9300_SFCR_SPI_CLK_DIV_MASK                                                                        (0x7 << RTL9300_SFCR_SPI_CLK_DIV_OFFSET)
  #define RTL9300_SFCR_RBO_OFFSET                                                                              (28)
  #define RTL9300_SFCR_RBO_MASK                                                                                (0x1 << RTL9300_SFCR_RBO_OFFSET)
  #define RTL9300_SFCR_WBO_OFFSET                                                                              (27)
  #define RTL9300_SFCR_WBO_MASK                                                                                (0x1 << RTL9300_SFCR_WBO_OFFSET)
  #define RTL9300_SFCR_SPI_TCS_OFFSET                                                                          (22)
  #define RTL9300_SFCR_SPI_TCS_MASK                                                                            (0x1F << RTL9300_SFCR_SPI_TCS_OFFSET)
  #define RTL9300_SFCR_NO_USE21_OFFSET                                                                         (21)
  #define RTL9300_SFCR_NO_USE21_MASK                                                                           (0x1 << RTL9300_SFCR_NO_USE21_OFFSET)
  #define RTL9300_SFCR_OCP0_FRQ_SLOWER_OFFSET                                                                  (12)
  #define RTL9300_SFCR_OCP0_FRQ_SLOWER_MASK                                                                    (0x1 << RTL9300_SFCR_OCP0_FRQ_SLOWER_OFFSET)
  #define RTL9300_SFCR_HW_RESET_EN_OFFSET                                                                      (9)
  #define RTL9300_SFCR_HW_RESET_EN_MASK                                                                        (0x1 << RTL9300_SFCR_HW_RESET_EN_OFFSET)
  #define RTL9300_SFCR_RST_CMD_DIS_OFFSET                                                                      (8)
  #define RTL9300_SFCR_RST_CMD_DIS_MASK                                                                        (0x1 << RTL9300_SFCR_RST_CMD_DIS_OFFSET)
  #define RTL9300_SFCR_SPI_TCHSH_OFFSET                                                                        (4)
  #define RTL9300_SFCR_SPI_TCHSH_MASK                                                                          (0xF << RTL9300_SFCR_SPI_TCHSH_OFFSET)
  #define RTL9300_SFCR_SPI_TSLCH_OFFSET                                                                        (0)
  #define RTL9300_SFCR_SPI_TSLCH_MASK                                                                          (0xF << RTL9300_SFCR_SPI_TSLCH_OFFSET)

#define RTL9300_SFCR2_ADDR                                                                                     (0x1204)
  #define RTL9300_SFCR2_SFCMD_OFFSET                                                                           (24)
  #define RTL9300_SFCR2_SFCMD_MASK                                                                             (0xFF << RTL9300_SFCR2_SFCMD_OFFSET)
  #define RTL9300_SFCR2_SFSIZE_OFFSET                                                                          (21)
  #define RTL9300_SFCR2_SFSIZE_MASK                                                                            (0x7 << RTL9300_SFCR2_SFSIZE_OFFSET)
  #define RTL9300_SFCR2_RD_OPT_OFFSET                                                                          (20)
  #define RTL9300_SFCR2_RD_OPT_MASK                                                                            (0x1 << RTL9300_SFCR2_RD_OPT_OFFSET)
  #define RTL9300_SFCR2_CMD_IO_OFFSET                                                                          (18)
  #define RTL9300_SFCR2_CMD_IO_MASK                                                                            (0x3 << RTL9300_SFCR2_CMD_IO_OFFSET)
  #define RTL9300_SFCR2_ADDR_IO_OFFSET                                                                         (16)
  #define RTL9300_SFCR2_ADDR_IO_MASK                                                                           (0x3 << RTL9300_SFCR2_ADDR_IO_OFFSET)
  #define RTL9300_SFCR2_DUMMY_CYCLES_OFFSET                                                                    (13)
  #define RTL9300_SFCR2_DUMMY_CYCLES_MASK                                                                      (0x7 << RTL9300_SFCR2_DUMMY_CYCLES_OFFSET)
  #define RTL9300_SFCR2_DATA_IO_OFFSET                                                                         (11)
  #define RTL9300_SFCR2_DATA_IO_MASK                                                                           (0x3 << RTL9300_SFCR2_DATA_IO_OFFSET)
  #define RTL9300_SFCR2_HOLD_TILL_SFDR2_OFFSET                                                                 (10)
  #define RTL9300_SFCR2_HOLD_TILL_SFDR2_MASK                                                                   (0x1 << RTL9300_SFCR2_HOLD_TILL_SFDR2_OFFSET)
  #define RTL9300_SFCR2_MMIO_4B_ADDR_EN_OFFSET                                                                 (9)
  #define RTL9300_SFCR2_MMIO_4B_ADDR_EN_MASK                                                                   (0x1 << RTL9300_SFCR2_MMIO_4B_ADDR_EN_OFFSET)

#define RTL9300_SFCSR_ADDR                                                                                     (0x1208)
  #define RTL9300_SFCSR_SPI_CSB0_OFFSET                                                                        (31)
  #define RTL9300_SFCSR_SPI_CSB0_MASK                                                                          (0x1 << RTL9300_SFCSR_SPI_CSB0_OFFSET)
  #define RTL9300_SFCSR_SPI_CSB1_OFFSET                                                                        (30)
  #define RTL9300_SFCSR_SPI_CSB1_MASK                                                                          (0x1 << RTL9300_SFCSR_SPI_CSB1_OFFSET)
  #define RTL9300_SFCSR_LEN_OFFSET                                                                             (28)
  #define RTL9300_SFCSR_LEN_MASK                                                                               (0x3 << RTL9300_SFCSR_LEN_OFFSET)
  #define RTL9300_SFCSR_SPI_RDY_OFFSET                                                                         (27)
  #define RTL9300_SFCSR_SPI_RDY_MASK                                                                           (0x1 << RTL9300_SFCSR_SPI_RDY_OFFSET)
  #define RTL9300_SFCSR_IO_WIDTH_OFFSET                                                                        (25)
  #define RTL9300_SFCSR_IO_WIDTH_MASK                                                                          (0x3 << RTL9300_SFCSR_IO_WIDTH_OFFSET)
  #define RTL9300_SFCSR_CHIP_SEL_OFFSET                                                                        (24)
  #define RTL9300_SFCSR_CHIP_SEL_MASK                                                                          (0x1 << RTL9300_SFCSR_CHIP_SEL_OFFSET)
  #define RTL9300_SFCSR_CMD_BYTE_OFFSET                                                                        (16)
  #define RTL9300_SFCSR_CMD_BYTE_MASK                                                                          (0xFF << RTL9300_SFCSR_CMD_BYTE_OFFSET)
  #define RTL9300_SFCSR_NO_USE15_OFFSET                                                                        (12)
  #define RTL9300_SFCSR_NO_USE15_MASK                                                                          (0xF << RTL9300_SFCSR_NO_USE15_OFFSET)
  #define RTL9300_SFCSR_SPI_CSB0_STS_OFFSET                                                                    (11)
  #define RTL9300_SFCSR_SPI_CSB0_STS_MASK                                                                      (0x1 << RTL9300_SFCSR_SPI_CSB0_STS_OFFSET)
  #define RTL9300_SFCSR_SPI_CSB1_STS_OFFSET                                                                    (10)
  #define RTL9300_SFCSR_SPI_CSB1_STS_MASK                                                                      (0x1 << RTL9300_SFCSR_SPI_CSB1_STS_OFFSET)
  #define RTL9300_SFCSR_NO_USE09_OFFSET                                                                        (5)
  #define RTL9300_SFCSR_NO_USE09_MASK                                                                          (0x1F << RTL9300_SFCSR_NO_USE09_OFFSET)
  #define RTL9300_SFCSR_SPI_IDLE_OFFSET                                                                        (4)
  #define RTL9300_SFCSR_SPI_IDLE_MASK                                                                          (0x1 << RTL9300_SFCSR_SPI_IDLE_OFFSET)
  #define RTL9300_SFCSR_MIO_PIO_ERR_OFFSET                                                                     (0)
  #define RTL9300_SFCSR_MIO_PIO_ERR_MASK                                                                       (0x1 << RTL9300_SFCSR_MIO_PIO_ERR_OFFSET)

#define RTL9300_SFDR_ADDR                                                                                      (0x120C)
  #define RTL9300_SFDR_DATA3_OFFSET                                                                            (24)
  #define RTL9300_SFDR_DATA3_MASK                                                                              (0xFF << RTL9300_SFDR_DATA3_OFFSET)
  #define RTL9300_SFDR_DATA2_OFFSET                                                                            (16)
  #define RTL9300_SFDR_DATA2_MASK                                                                              (0xFF << RTL9300_SFDR_DATA2_OFFSET)
  #define RTL9300_SFDR_DATA1_OFFSET                                                                            (8)
  #define RTL9300_SFDR_DATA1_MASK                                                                              (0xFF << RTL9300_SFDR_DATA1_OFFSET)
  #define RTL9300_SFDR_DATA0_OFFSET                                                                            (0)
  #define RTL9300_SFDR_DATA0_MASK                                                                              (0xFF << RTL9300_SFDR_DATA0_OFFSET)

#define RTL9300_SFDR2_ADDR                                                                                     (0x1210)
  #define RTL9300_SFDR2_DATA3_OFFSET                                                                           (24)
  #define RTL9300_SFDR2_DATA3_MASK                                                                             (0xFF << RTL9300_SFDR2_DATA3_OFFSET)
  #define RTL9300_SFDR2_DATA2_OFFSET                                                                           (16)
  #define RTL9300_SFDR2_DATA2_MASK                                                                             (0xFF << RTL9300_SFDR2_DATA2_OFFSET)
  #define RTL9300_SFDR2_DATA1_OFFSET                                                                           (8)
  #define RTL9300_SFDR2_DATA1_MASK                                                                             (0xFF << RTL9300_SFDR2_DATA1_OFFSET)
  #define RTL9300_SFDR2_DATA0_OFFSET                                                                           (0)
  #define RTL9300_SFDR2_DATA0_MASK                                                                             (0xFF << RTL9300_SFDR2_DATA0_OFFSET)

#define RTL9300_SFRDR_ADDR                                                                                     (0x1218)
  #define RTL9300_SFRDR_IO3_DELAY_OFFSET                                                                       (24)
  #define RTL9300_SFRDR_IO3_DELAY_MASK                                                                         (0x1F << RTL9300_SFRDR_IO3_DELAY_OFFSET)
  #define RTL9300_SFRDR_IO2_DELAY_OFFSET                                                                       (16)
  #define RTL9300_SFRDR_IO2_DELAY_MASK                                                                         (0x1F << RTL9300_SFRDR_IO2_DELAY_OFFSET)
  #define RTL9300_SFRDR_IO1_DELAY_OFFSET                                                                       (8)
  #define RTL9300_SFRDR_IO1_DELAY_MASK                                                                         (0x1F << RTL9300_SFRDR_IO1_DELAY_OFFSET)
  #define RTL9300_SFRDR_IO0_DELAY_OFFSET                                                                       (0)
  #define RTL9300_SFRDR_IO0_DELAY_MASK                                                                         (0x1F << RTL9300_SFRDR_IO0_DELAY_OFFSET)

#define RTL9300_SFPPR_ADDR                                                                                     (0x121C)
  #define RTL9300_SFPPR_RST_RCV_TIME_OFFSET                                                                    (0)
  #define RTL9300_SFPPR_RST_RCV_TIME_MASK                                                                      (0xF << RTL9300_SFPPR_RST_RCV_TIME_OFFSET)

/*
 * Feature: MEM_CACHE
 */
#define RTL9300_MCCCR_ADDR                                                                                     (0x1600)
  #define RTL9300_MCCCR_ENABLE_OFFSET                                                                          (31)
  #define RTL9300_MCCCR_ENABLE_MASK                                                                            (0x1 << RTL9300_MCCCR_ENABLE_OFFSET)
  #define RTL9300_MCCCR_CACHE_SRC_OFFSET                                                                       (28)
  #define RTL9300_MCCCR_CACHE_SRC_MASK                                                                         (0x7 << RTL9300_MCCCR_CACHE_SRC_OFFSET)
  #define RTL9300_MCCCR_INVALIDATE_OFFSET                                                                      (0)
  #define RTL9300_MCCCR_INVALIDATE_MASK                                                                        (0x1 << RTL9300_MCCCR_INVALIDATE_OFFSET)

#define RTL9300_MCBAR_ADDR                                                                                     (0x1604)
  #define RTL9300_MCBAR_MC_BADR_OFFSET                                                                         (0)
  #define RTL9300_MCBAR_MC_BADR_MASK                                                                           (0xFFFFFFFF << RTL9300_MCBAR_MC_BADR_OFFSET)

#define RTL9300_MCMR_ADDR                                                                                      (0x1608)
  #define RTL9300_MCMR_MC_MADR_OFFSET                                                                          (0)
  #define RTL9300_MCMR_MC_MADR_MASK                                                                            (0xFFFFFFFF << RTL9300_MCMR_MC_MADR_OFFSET)

#define RTL9300_MCDCSR_ADDR                                                                                    (0x160C)
  #define RTL9300_MCDCSR_TRIG_OFFSET                                                                           (31)
  #define RTL9300_MCDCSR_TRIG_MASK                                                                             (0x1 << RTL9300_MCDCSR_TRIG_OFFSET)
  #define RTL9300_MCDCSR_TAG_IDX_OFFSET                                                                        (25)
  #define RTL9300_MCDCSR_TAG_IDX_MASK                                                                          (0x3F << RTL9300_MCDCSR_TAG_IDX_OFFSET)
  #define RTL9300_MCDCSR_DW_IDX_OFFSET                                                                         (19)
  #define RTL9300_MCDCSR_DW_IDX_MASK                                                                           (0x3F << RTL9300_MCDCSR_DW_IDX_OFFSET)
  #define RTL9300_MCDCSR_MODE_OFFSET                                                                           (16)
  #define RTL9300_MCDCSR_MODE_MASK                                                                             (0x7 << RTL9300_MCDCSR_MODE_OFFSET)

#define RTL9300_MCDDR0_ADDR                                                                                    (0x1610)
  #define RTL9300_MCDDR0_TAG_OFFSET                                                                            (1)
  #define RTL9300_MCDDR0_TAG_MASK                                                                              (0x7FFFFFFF << RTL9300_MCDDR0_TAG_OFFSET)
  #define RTL9300_MCDDR0_DW_VALID_OFFSET                                                                       (0)
  #define RTL9300_MCDDR0_DW_VALID_MASK                                                                         (0x1 << RTL9300_MCDDR0_DW_VALID_OFFSET)

#define RTL9300_MCDDR1_ADDR                                                                                    (0x1614)
  #define RTL9300_MCDDR1_DW_DATA_OFFSET                                                                        (0)
  #define RTL9300_MCDDR1_DW_DATA_MASK                                                                          (0xFFFFFFFF << RTL9300_MCDDR1_DW_DATA_OFFSET)

/*
 * Feature: UART0
 */
#define RTL9300_UART0_PBR_THR_DLL_ADDR                                                                         (0x2000)
  #define RTL9300_UART0_PBR_THR_DLL_RBR_THR_DLL_OFFSET                                                         (24)
  #define RTL9300_UART0_PBR_THR_DLL_RBR_THR_DLL_MASK                                                           (0xFF << RTL9300_UART0_PBR_THR_DLL_RBR_THR_DLL_OFFSET)

#define RTL9300_UART0_IER_DLM_ADDR                                                                             (0x2004)
  #define RTL9300_UART0_IER_DLM_IER_DLM_OFFSET                                                                 (24)
  #define RTL9300_UART0_IER_DLM_IER_DLM_MASK                                                                   (0xFF << RTL9300_UART0_IER_DLM_IER_DLM_OFFSET)

#define RTL9300_UART0_IIR_FCR_ADDR                                                                             (0x2008)
  #define RTL9300_UART0_IIR_FCR_IIR_FCR_1_OFFSET                                                               (30)
  #define RTL9300_UART0_IIR_FCR_IIR_FCR_1_MASK                                                                 (0x3 << RTL9300_UART0_IIR_FCR_IIR_FCR_1_OFFSET)
  #define RTL9300_UART0_IIR_FCR_IIR_FCR_0_OFFSET                                                               (24)
  #define RTL9300_UART0_IIR_FCR_IIR_FCR_0_MASK                                                                 (0xF << RTL9300_UART0_IIR_FCR_IIR_FCR_0_OFFSET)

#define RTL9300_UART0_LCR_ADDR                                                                                 (0x200C)
  #define RTL9300_UART0_LCR_DLAB_OFFSET                                                                        (31)
  #define RTL9300_UART0_LCR_DLAB_MASK                                                                          (0x1 << RTL9300_UART0_LCR_DLAB_OFFSET)
  #define RTL9300_UART0_LCR_BRK_OFFSET                                                                         (30)
  #define RTL9300_UART0_LCR_BRK_MASK                                                                           (0x1 << RTL9300_UART0_LCR_BRK_OFFSET)
  #define RTL9300_UART0_LCR_EPS_OFFSET                                                                         (28)
  #define RTL9300_UART0_LCR_EPS_MASK                                                                           (0x3 << RTL9300_UART0_LCR_EPS_OFFSET)
  #define RTL9300_UART0_LCR_PEN_OFFSET                                                                         (27)
  #define RTL9300_UART0_LCR_PEN_MASK                                                                           (0x1 << RTL9300_UART0_LCR_PEN_OFFSET)
  #define RTL9300_UART0_LCR_STB_OFFSET                                                                         (26)
  #define RTL9300_UART0_LCR_STB_MASK                                                                           (0x1 << RTL9300_UART0_LCR_STB_OFFSET)
  #define RTL9300_UART0_LCR_WLS_1_OFFSET                                                                       (25)
  #define RTL9300_UART0_LCR_WLS_1_MASK                                                                         (0x1 << RTL9300_UART0_LCR_WLS_1_OFFSET)
  #define RTL9300_UART0_LCR_WLS_0_OFFSET                                                                       (24)
  #define RTL9300_UART0_LCR_WLS_0_MASK                                                                         (0x1 << RTL9300_UART0_LCR_WLS_0_OFFSET)

#define RTL9300_UART0_MCR_ADDR                                                                                 (0x2010)
  #define RTL9300_UART0_MCR_LXCLK_SEL_OFFSET                                                                   (30)
  #define RTL9300_UART0_MCR_LXCLK_SEL_MASK                                                                     (0x1 << RTL9300_UART0_MCR_LXCLK_SEL_OFFSET)
  #define RTL9300_UART0_MCR_AFE_OFFSET                                                                         (29)
  #define RTL9300_UART0_MCR_AFE_MASK                                                                           (0x1 << RTL9300_UART0_MCR_AFE_OFFSET)
  #define RTL9300_UART0_MCR_LOOP_OFFSET                                                                        (28)
  #define RTL9300_UART0_MCR_LOOP_MASK                                                                          (0x1 << RTL9300_UART0_MCR_LOOP_OFFSET)
  #define RTL9300_UART0_MCR_OUT2_OFFSET                                                                        (27)
  #define RTL9300_UART0_MCR_OUT2_MASK                                                                          (0x1 << RTL9300_UART0_MCR_OUT2_OFFSET)
  #define RTL9300_UART0_MCR_OUT1_OFFSET                                                                        (26)
  #define RTL9300_UART0_MCR_OUT1_MASK                                                                          (0x1 << RTL9300_UART0_MCR_OUT1_OFFSET)
  #define RTL9300_UART0_MCR_RTS_OFFSET                                                                         (25)
  #define RTL9300_UART0_MCR_RTS_MASK                                                                           (0x1 << RTL9300_UART0_MCR_RTS_OFFSET)
  #define RTL9300_UART0_MCR_DTR_OFFSET                                                                         (24)
  #define RTL9300_UART0_MCR_DTR_MASK                                                                           (0x1 << RTL9300_UART0_MCR_DTR_OFFSET)

#define RTL9300_UART0_LSR_ADDR                                                                                 (0x2014)
  #define RTL9300_UART0_LSR_RFE_OFFSET                                                                         (31)
  #define RTL9300_UART0_LSR_RFE_MASK                                                                           (0x1 << RTL9300_UART0_LSR_RFE_OFFSET)
  #define RTL9300_UART0_LSR_TEMT_OFFSET                                                                        (30)
  #define RTL9300_UART0_LSR_TEMT_MASK                                                                          (0x1 << RTL9300_UART0_LSR_TEMT_OFFSET)
  #define RTL9300_UART0_LSR_THRE_OFFSET                                                                        (29)
  #define RTL9300_UART0_LSR_THRE_MASK                                                                          (0x1 << RTL9300_UART0_LSR_THRE_OFFSET)
  #define RTL9300_UART0_LSR_BI_OFFSET                                                                          (28)
  #define RTL9300_UART0_LSR_BI_MASK                                                                            (0x1 << RTL9300_UART0_LSR_BI_OFFSET)
  #define RTL9300_UART0_LSR_FE_OFFSET                                                                          (27)
  #define RTL9300_UART0_LSR_FE_MASK                                                                            (0x1 << RTL9300_UART0_LSR_FE_OFFSET)
  #define RTL9300_UART0_LSR_PE_OFFSET                                                                          (26)
  #define RTL9300_UART0_LSR_PE_MASK                                                                            (0x1 << RTL9300_UART0_LSR_PE_OFFSET)
  #define RTL9300_UART0_LSR_OE_OFFSET                                                                          (25)
  #define RTL9300_UART0_LSR_OE_MASK                                                                            (0x1 << RTL9300_UART0_LSR_OE_OFFSET)
  #define RTL9300_UART0_LSR_DR_OFFSET                                                                          (24)
  #define RTL9300_UART0_LSR_DR_MASK                                                                            (0x1 << RTL9300_UART0_LSR_DR_OFFSET)

#define RTL9300_UART0_MSR_ADDR                                                                                 (0x2018)
  #define RTL9300_UART0_MSR_DCD_OFFSET                                                                         (31)
  #define RTL9300_UART0_MSR_DCD_MASK                                                                           (0x1 << RTL9300_UART0_MSR_DCD_OFFSET)
  #define RTL9300_UART0_MSR_RI_OFFSET                                                                          (30)
  #define RTL9300_UART0_MSR_RI_MASK                                                                            (0x1 << RTL9300_UART0_MSR_RI_OFFSET)
  #define RTL9300_UART0_MSR_DSR_OFFSET                                                                         (29)
  #define RTL9300_UART0_MSR_DSR_MASK                                                                           (0x1 << RTL9300_UART0_MSR_DSR_OFFSET)
  #define RTL9300_UART0_MSR_CTS_OFFSET                                                                         (28)
  #define RTL9300_UART0_MSR_CTS_MASK                                                                           (0x1 << RTL9300_UART0_MSR_CTS_OFFSET)
  #define RTL9300_UART0_MSR_DDCD_OFFSET                                                                        (27)
  #define RTL9300_UART0_MSR_DDCD_MASK                                                                          (0x1 << RTL9300_UART0_MSR_DDCD_OFFSET)
  #define RTL9300_UART0_MSR_TERI_OFFSET                                                                        (26)
  #define RTL9300_UART0_MSR_TERI_MASK                                                                          (0x1 << RTL9300_UART0_MSR_TERI_OFFSET)
  #define RTL9300_UART0_MSR_DDSR_OFFSET                                                                        (25)
  #define RTL9300_UART0_MSR_DDSR_MASK                                                                          (0x1 << RTL9300_UART0_MSR_DDSR_OFFSET)
  #define RTL9300_UART0_MSR_DCTS_OFFSET                                                                        (24)
  #define RTL9300_UART0_MSR_DCTS_MASK                                                                          (0x1 << RTL9300_UART0_MSR_DCTS_OFFSET)

/*
 * Feature: UART1
 */
#define RTL9300_UART1_PBR_THR_DLL_ADDR                                                                         (0x2100)
  #define RTL9300_UART1_PBR_THR_DLL_RBR_THR_DLL_OFFSET                                                         (24)
  #define RTL9300_UART1_PBR_THR_DLL_RBR_THR_DLL_MASK                                                           (0xFF << RTL9300_UART1_PBR_THR_DLL_RBR_THR_DLL_OFFSET)

#define RTL9300_UART1_IER_DLM_ADDR                                                                             (0x2104)
  #define RTL9300_UART1_IER_DLM_IER_DLM_OFFSET                                                                 (24)
  #define RTL9300_UART1_IER_DLM_IER_DLM_MASK                                                                   (0xFF << RTL9300_UART1_IER_DLM_IER_DLM_OFFSET)

#define RTL9300_UART1_IIR_FCR_ADDR                                                                             (0x2108)
  #define RTL9300_UART1_IIR_FCR_IIR_FCR_1_OFFSET                                                               (30)
  #define RTL9300_UART1_IIR_FCR_IIR_FCR_1_MASK                                                                 (0x3 << RTL9300_UART1_IIR_FCR_IIR_FCR_1_OFFSET)
  #define RTL9300_UART1_IIR_FCR_IIR_FCR_0_OFFSET                                                               (24)
  #define RTL9300_UART1_IIR_FCR_IIR_FCR_0_MASK                                                                 (0xF << RTL9300_UART1_IIR_FCR_IIR_FCR_0_OFFSET)

#define RTL9300_UART1_LCR_ADDR                                                                                 (0x210C)
  #define RTL9300_UART1_LCR_DLAB_OFFSET                                                                        (31)
  #define RTL9300_UART1_LCR_DLAB_MASK                                                                          (0x1 << RTL9300_UART1_LCR_DLAB_OFFSET)
  #define RTL9300_UART1_LCR_BRK_OFFSET                                                                         (30)
  #define RTL9300_UART1_LCR_BRK_MASK                                                                           (0x1 << RTL9300_UART1_LCR_BRK_OFFSET)
  #define RTL9300_UART1_LCR_EPS_OFFSET                                                                         (28)
  #define RTL9300_UART1_LCR_EPS_MASK                                                                           (0x3 << RTL9300_UART1_LCR_EPS_OFFSET)
  #define RTL9300_UART1_LCR_PEN_OFFSET                                                                         (27)
  #define RTL9300_UART1_LCR_PEN_MASK                                                                           (0x1 << RTL9300_UART1_LCR_PEN_OFFSET)
  #define RTL9300_UART1_LCR_STB_OFFSET                                                                         (26)
  #define RTL9300_UART1_LCR_STB_MASK                                                                           (0x1 << RTL9300_UART1_LCR_STB_OFFSET)
  #define RTL9300_UART1_LCR_WLS_1_OFFSET                                                                       (25)
  #define RTL9300_UART1_LCR_WLS_1_MASK                                                                         (0x1 << RTL9300_UART1_LCR_WLS_1_OFFSET)
  #define RTL9300_UART1_LCR_WLS_0_OFFSET                                                                       (24)
  #define RTL9300_UART1_LCR_WLS_0_MASK                                                                         (0x1 << RTL9300_UART1_LCR_WLS_0_OFFSET)

#define RTL9300_UART1_MCR_ADDR                                                                                 (0x2110)
  #define RTL9300_UART1_MCR_LXCLK_SEL_OFFSET                                                                   (30)
  #define RTL9300_UART1_MCR_LXCLK_SEL_MASK                                                                     (0x1 << RTL9300_UART1_MCR_LXCLK_SEL_OFFSET)
  #define RTL9300_UART1_MCR_AFE_OFFSET                                                                         (29)
  #define RTL9300_UART1_MCR_AFE_MASK                                                                           (0x1 << RTL9300_UART1_MCR_AFE_OFFSET)
  #define RTL9300_UART1_MCR_LOOP_OFFSET                                                                        (28)
  #define RTL9300_UART1_MCR_LOOP_MASK                                                                          (0x1 << RTL9300_UART1_MCR_LOOP_OFFSET)
  #define RTL9300_UART1_MCR_OUT2_OFFSET                                                                        (27)
  #define RTL9300_UART1_MCR_OUT2_MASK                                                                          (0x1 << RTL9300_UART1_MCR_OUT2_OFFSET)
  #define RTL9300_UART1_MCR_OUT1_OFFSET                                                                        (26)
  #define RTL9300_UART1_MCR_OUT1_MASK                                                                          (0x1 << RTL9300_UART1_MCR_OUT1_OFFSET)
  #define RTL9300_UART1_MCR_RTS_OFFSET                                                                         (25)
  #define RTL9300_UART1_MCR_RTS_MASK                                                                           (0x1 << RTL9300_UART1_MCR_RTS_OFFSET)
  #define RTL9300_UART1_MCR_DTR_OFFSET                                                                         (24)
  #define RTL9300_UART1_MCR_DTR_MASK                                                                           (0x1 << RTL9300_UART1_MCR_DTR_OFFSET)

#define RTL9300_UART1_LSR_ADDR                                                                                 (0x2114)
  #define RTL9300_UART1_LSR_RFE_OFFSET                                                                         (31)
  #define RTL9300_UART1_LSR_RFE_MASK                                                                           (0x1 << RTL9300_UART1_LSR_RFE_OFFSET)
  #define RTL9300_UART1_LSR_TEMT_OFFSET                                                                        (30)
  #define RTL9300_UART1_LSR_TEMT_MASK                                                                          (0x1 << RTL9300_UART1_LSR_TEMT_OFFSET)
  #define RTL9300_UART1_LSR_THRE_OFFSET                                                                        (29)
  #define RTL9300_UART1_LSR_THRE_MASK                                                                          (0x1 << RTL9300_UART1_LSR_THRE_OFFSET)
  #define RTL9300_UART1_LSR_BI_OFFSET                                                                          (28)
  #define RTL9300_UART1_LSR_BI_MASK                                                                            (0x1 << RTL9300_UART1_LSR_BI_OFFSET)
  #define RTL9300_UART1_LSR_FE_OFFSET                                                                          (27)
  #define RTL9300_UART1_LSR_FE_MASK                                                                            (0x1 << RTL9300_UART1_LSR_FE_OFFSET)
  #define RTL9300_UART1_LSR_PE_OFFSET                                                                          (26)
  #define RTL9300_UART1_LSR_PE_MASK                                                                            (0x1 << RTL9300_UART1_LSR_PE_OFFSET)
  #define RTL9300_UART1_LSR_OE_OFFSET                                                                          (25)
  #define RTL9300_UART1_LSR_OE_MASK                                                                            (0x1 << RTL9300_UART1_LSR_OE_OFFSET)
  #define RTL9300_UART1_LSR_DR_OFFSET                                                                          (24)
  #define RTL9300_UART1_LSR_DR_MASK                                                                            (0x1 << RTL9300_UART1_LSR_DR_OFFSET)

#define RTL9300_UART1_MSR_ADDR                                                                                 (0x2118)
  #define RTL9300_UART1_MSR_DCD_OFFSET                                                                         (31)
  #define RTL9300_UART1_MSR_DCD_MASK                                                                           (0x1 << RTL9300_UART1_MSR_DCD_OFFSET)
  #define RTL9300_UART1_MSR_RI_OFFSET                                                                          (30)
  #define RTL9300_UART1_MSR_RI_MASK                                                                            (0x1 << RTL9300_UART1_MSR_RI_OFFSET)
  #define RTL9300_UART1_MSR_DSR_OFFSET                                                                         (29)
  #define RTL9300_UART1_MSR_DSR_MASK                                                                           (0x1 << RTL9300_UART1_MSR_DSR_OFFSET)
  #define RTL9300_UART1_MSR_CTS_OFFSET                                                                         (28)
  #define RTL9300_UART1_MSR_CTS_MASK                                                                           (0x1 << RTL9300_UART1_MSR_CTS_OFFSET)
  #define RTL9300_UART1_MSR_DDCD_OFFSET                                                                        (27)
  #define RTL9300_UART1_MSR_DDCD_MASK                                                                          (0x1 << RTL9300_UART1_MSR_DDCD_OFFSET)
  #define RTL9300_UART1_MSR_TERI_OFFSET                                                                        (26)
  #define RTL9300_UART1_MSR_TERI_MASK                                                                          (0x1 << RTL9300_UART1_MSR_TERI_OFFSET)
  #define RTL9300_UART1_MSR_DDSR_OFFSET                                                                        (25)
  #define RTL9300_UART1_MSR_DDSR_MASK                                                                          (0x1 << RTL9300_UART1_MSR_DDSR_OFFSET)
  #define RTL9300_UART1_MSR_DCTS_OFFSET                                                                        (24)
  #define RTL9300_UART1_MSR_DCTS_MASK                                                                          (0x1 << RTL9300_UART1_MSR_DCTS_OFFSET)

/*
 * Feature: INTC_CTRL
 */
#define RTL9300_VPE0_GIMR_ADDR                                                                                 (0x3000)
  #define RTL9300_VPE0_GIMR_UART1_IE_OFFSET                                                                    (31)
  #define RTL9300_VPE0_GIMR_UART1_IE_MASK                                                                      (0x1 << RTL9300_VPE0_GIMR_UART1_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_UART0_IE_OFFSET                                                                    (30)
  #define RTL9300_VPE0_GIMR_UART0_IE_MASK                                                                      (0x1 << RTL9300_VPE0_GIMR_UART0_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_USB_H2_IE_OFFSET                                                                   (28)
  #define RTL9300_VPE0_GIMR_USB_H2_IE_MASK                                                                     (0x1 << RTL9300_VPE0_GIMR_USB_H2_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_NIC_IE_OFFSET                                                                      (24)
  #define RTL9300_VPE0_GIMR_NIC_IE_MASK                                                                        (0x1 << RTL9300_VPE0_GIMR_NIC_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_SWCORE_IE_OFFSET                                                                   (23)
  #define RTL9300_VPE0_GIMR_SWCORE_IE_MASK                                                                     (0x1 << RTL9300_VPE0_GIMR_SWCORE_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_SECURITY_IE_OFFSET                                                                 (22)
  #define RTL9300_VPE0_GIMR_SECURITY_IE_MASK                                                                   (0x1 << RTL9300_VPE0_GIMR_SECURITY_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_ECC_IE_OFFSET                                                                      (20)
  #define RTL9300_VPE0_GIMR_ECC_IE_MASK                                                                        (0x1 << RTL9300_VPE0_GIMR_ECC_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_SPI_NAND_IE_OFFSET                                                                 (19)
  #define RTL9300_VPE0_GIMR_SPI_NAND_IE_MASK                                                                   (0x1 << RTL9300_VPE0_GIMR_SPI_NAND_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_OCPTO_IE_OFFSET                                                                    (17)
  #define RTL9300_VPE0_GIMR_OCPTO_IE_MASK                                                                      (0x1 << RTL9300_VPE0_GIMR_OCPTO_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_LXMTO_IE_OFFSET                                                                    (16)
  #define RTL9300_VPE0_GIMR_LXMTO_IE_MASK                                                                      (0x1 << RTL9300_VPE0_GIMR_LXMTO_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_LXSTO_IE_OFFSET                                                                    (15)
  #define RTL9300_VPE0_GIMR_LXSTO_IE_MASK                                                                      (0x1 << RTL9300_VPE0_GIMR_LXSTO_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_GPIO_ABC_IE_OFFSET                                                                 (13)
  #define RTL9300_VPE0_GIMR_GPIO_ABC_IE_MASK                                                                   (0x1 << RTL9300_VPE0_GIMR_GPIO_ABC_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_BTG_IE_OFFSET                                                                      (12)
  #define RTL9300_VPE0_GIMR_BTG_IE_MASK                                                                        (0x1 << RTL9300_VPE0_GIMR_BTG_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_TC4_IE_OFFSET                                                                      (11)
  #define RTL9300_VPE0_GIMR_TC4_IE_MASK                                                                        (0x1 << RTL9300_VPE0_GIMR_TC4_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_TC3_IE_OFFSET                                                                      (10)
  #define RTL9300_VPE0_GIMR_TC3_IE_MASK                                                                        (0x1 << RTL9300_VPE0_GIMR_TC3_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_TC2_IE_OFFSET                                                                      (9)
  #define RTL9300_VPE0_GIMR_TC2_IE_MASK                                                                        (0x1 << RTL9300_VPE0_GIMR_TC2_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_TC1_IE_OFFSET                                                                      (8)
  #define RTL9300_VPE0_GIMR_TC1_IE_MASK                                                                        (0x1 << RTL9300_VPE0_GIMR_TC1_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_TC0_IE_OFFSET                                                                      (7)
  #define RTL9300_VPE0_GIMR_TC0_IE_MASK                                                                        (0x1 << RTL9300_VPE0_GIMR_TC0_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_WDT_PH1TO_IE_OFFSET                                                                (5)
  #define RTL9300_VPE0_GIMR_WDT_PH1TO_IE_MASK                                                                  (0x1 << RTL9300_VPE0_GIMR_WDT_PH1TO_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_TC4_DELAY_INT_IE_OFFSET                                                            (4)
  #define RTL9300_VPE0_GIMR_TC4_DELAY_INT_IE_MASK                                                              (0x1 << RTL9300_VPE0_GIMR_TC4_DELAY_INT_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_TC3_DELAY_INT_IE_OFFSET                                                            (3)
  #define RTL9300_VPE0_GIMR_TC3_DELAY_INT_IE_MASK                                                              (0x1 << RTL9300_VPE0_GIMR_TC3_DELAY_INT_IE_OFFSET)
  #define RTL9300_VPE0_GIMR_TC2_DELAY_INT_IE_OFFSET                                                            (2)
  #define RTL9300_VPE0_GIMR_TC2_DELAY_INT_IE_MASK                                                              (0x1 << RTL9300_VPE0_GIMR_TC2_DELAY_INT_IE_OFFSET)

#define RTL9300_VPE0_GISR_ADDR                                                                                 (0x3004)
  #define RTL9300_VPE0_GISR_UART1_IP_OFFSET                                                                    (31)
  #define RTL9300_VPE0_GISR_UART1_IP_MASK                                                                      (0x1 << RTL9300_VPE0_GISR_UART1_IP_OFFSET)
  #define RTL9300_VPE0_GISR_UART0_IP_OFFSET                                                                    (30)
  #define RTL9300_VPE0_GISR_UART0_IP_MASK                                                                      (0x1 << RTL9300_VPE0_GISR_UART0_IP_OFFSET)
  #define RTL9300_VPE0_GISR_USB_H2_IP_OFFSET                                                                   (28)
  #define RTL9300_VPE0_GISR_USB_H2_IP_MASK                                                                     (0x1 << RTL9300_VPE0_GISR_USB_H2_IP_OFFSET)
  #define RTL9300_VPE0_GISR_NIC_IP_OFFSET                                                                      (24)
  #define RTL9300_VPE0_GISR_NIC_IP_MASK                                                                        (0x1 << RTL9300_VPE0_GISR_NIC_IP_OFFSET)
  #define RTL9300_VPE0_GISR_SWCORE_IP_OFFSET                                                                   (23)
  #define RTL9300_VPE0_GISR_SWCORE_IP_MASK                                                                     (0x1 << RTL9300_VPE0_GISR_SWCORE_IP_OFFSET)
  #define RTL9300_VPE0_GISR_SECURITY_IP_OFFSET                                                                 (22)
  #define RTL9300_VPE0_GISR_SECURITY_IP_MASK                                                                   (0x1 << RTL9300_VPE0_GISR_SECURITY_IP_OFFSET)
  #define RTL9300_VPE0_GISR_ECC_IP_OFFSET                                                                      (20)
  #define RTL9300_VPE0_GISR_ECC_IP_MASK                                                                        (0x1 << RTL9300_VPE0_GISR_ECC_IP_OFFSET)
  #define RTL9300_VPE0_GISR_SPI_NAND_IP_OFFSET                                                                 (19)
  #define RTL9300_VPE0_GISR_SPI_NAND_IP_MASK                                                                   (0x1 << RTL9300_VPE0_GISR_SPI_NAND_IP_OFFSET)
  #define RTL9300_VPE0_GISR_OCPTO_IP_OFFSET                                                                    (17)
  #define RTL9300_VPE0_GISR_OCPTO_IP_MASK                                                                      (0x1 << RTL9300_VPE0_GISR_OCPTO_IP_OFFSET)
  #define RTL9300_VPE0_GISR_LXMTO_IP_OFFSET                                                                    (16)
  #define RTL9300_VPE0_GISR_LXMTO_IP_MASK                                                                      (0x1 << RTL9300_VPE0_GISR_LXMTO_IP_OFFSET)
  #define RTL9300_VPE0_GISR_LXSTO_IP_OFFSET                                                                    (15)
  #define RTL9300_VPE0_GISR_LXSTO_IP_MASK                                                                      (0x1 << RTL9300_VPE0_GISR_LXSTO_IP_OFFSET)
  #define RTL9300_VPE0_GISR_GPIO_ABC_IP_OFFSET                                                                 (13)
  #define RTL9300_VPE0_GISR_GPIO_ABC_IP_MASK                                                                   (0x1 << RTL9300_VPE0_GISR_GPIO_ABC_IP_OFFSET)
  #define RTL9300_VPE0_GISR_BTG_IP_OFFSET                                                                      (12)
  #define RTL9300_VPE0_GISR_BTG_IP_MASK                                                                        (0x1 << RTL9300_VPE0_GISR_BTG_IP_OFFSET)
  #define RTL9300_VPE0_GISR_TC4_IP_OFFSET                                                                      (11)
  #define RTL9300_VPE0_GISR_TC4_IP_MASK                                                                        (0x1 << RTL9300_VPE0_GISR_TC4_IP_OFFSET)
  #define RTL9300_VPE0_GISR_TC3_IP_OFFSET                                                                      (10)
  #define RTL9300_VPE0_GISR_TC3_IP_MASK                                                                        (0x1 << RTL9300_VPE0_GISR_TC3_IP_OFFSET)
  #define RTL9300_VPE0_GISR_TC2_IP_OFFSET                                                                      (9)
  #define RTL9300_VPE0_GISR_TC2_IP_MASK                                                                        (0x1 << RTL9300_VPE0_GISR_TC2_IP_OFFSET)
  #define RTL9300_VPE0_GISR_TC1_IP_OFFSET                                                                      (8)
  #define RTL9300_VPE0_GISR_TC1_IP_MASK                                                                        (0x1 << RTL9300_VPE0_GISR_TC1_IP_OFFSET)
  #define RTL9300_VPE0_GISR_TC0_IP_OFFSET                                                                      (7)
  #define RTL9300_VPE0_GISR_TC0_IP_MASK                                                                        (0x1 << RTL9300_VPE0_GISR_TC0_IP_OFFSET)
  #define RTL9300_VPE0_GISR_WDT_PH1TO_IP_OFFSET                                                                (5)
  #define RTL9300_VPE0_GISR_WDT_PH1TO_IP_MASK                                                                  (0x1 << RTL9300_VPE0_GISR_WDT_PH1TO_IP_OFFSET)
  #define RTL9300_VPE0_GISR_TC4_DELAY_INT_IP_OFFSET                                                            (4)
  #define RTL9300_VPE0_GISR_TC4_DELAY_INT_IP_MASK                                                              (0x1 << RTL9300_VPE0_GISR_TC4_DELAY_INT_IP_OFFSET)
  #define RTL9300_VPE0_GISR_TC3_DELAY_INT_IP_OFFSET                                                            (3)
  #define RTL9300_VPE0_GISR_TC3_DELAY_INT_IP_MASK                                                              (0x1 << RTL9300_VPE0_GISR_TC3_DELAY_INT_IP_OFFSET)
  #define RTL9300_VPE0_GISR_TC2_DELAY_INT_IP_OFFSET                                                            (2)
  #define RTL9300_VPE0_GISR_TC2_DELAY_INT_IP_MASK                                                              (0x1 << RTL9300_VPE0_GISR_TC2_DELAY_INT_IP_OFFSET)

#define RTL9300_VPE0_IRR0_ADDR                                                                                 (0x3008)
  #define RTL9300_VPE0_IRR0_UART1_RS_OFFSET                                                                    (28)
  #define RTL9300_VPE0_IRR0_UART1_RS_MASK                                                                      (0xF << RTL9300_VPE0_IRR0_UART1_RS_OFFSET)
  #define RTL9300_VPE0_IRR0_UART0_RS_OFFSET                                                                    (24)
  #define RTL9300_VPE0_IRR0_UART0_RS_MASK                                                                      (0xF << RTL9300_VPE0_IRR0_UART0_RS_OFFSET)
  #define RTL9300_VPE0_IRR0_USB_H2_RS_OFFSET                                                                   (16)
  #define RTL9300_VPE0_IRR0_USB_H2_RS_MASK                                                                     (0xF << RTL9300_VPE0_IRR0_USB_H2_RS_OFFSET)
  #define RTL9300_VPE0_IRR0_NIC_RS_OFFSET                                                                      (0)
  #define RTL9300_VPE0_IRR0_NIC_RS_MASK                                                                        (0xF << RTL9300_VPE0_IRR0_NIC_RS_OFFSET)

#define RTL9300_VPE0_IRR1_ADDR                                                                                 (0x300C)
  #define RTL9300_VPE0_IRR1_SWCORE_RS_OFFSET                                                                   (28)
  #define RTL9300_VPE0_IRR1_SWCORE_RS_MASK                                                                     (0xF << RTL9300_VPE0_IRR1_SWCORE_RS_OFFSET)
  #define RTL9300_VPE0_IRR1_SECURITY_RS_OFFSET                                                                 (24)
  #define RTL9300_VPE0_IRR1_SECURITY_RS_MASK                                                                   (0xF << RTL9300_VPE0_IRR1_SECURITY_RS_OFFSET)
  #define RTL9300_VPE0_IRR1_ECC_RS_OFFSET                                                                      (16)
  #define RTL9300_VPE0_IRR1_ECC_RS_MASK                                                                        (0xF << RTL9300_VPE0_IRR1_ECC_RS_OFFSET)
  #define RTL9300_VPE0_IRR1_SPI_NAND_RS_OFFSET                                                                 (12)
  #define RTL9300_VPE0_IRR1_SPI_NAND_RS_MASK                                                                   (0xF << RTL9300_VPE0_IRR1_SPI_NAND_RS_OFFSET)
  #define RTL9300_VPE0_IRR1_OCP_RS_OFFSET                                                                      (4)
  #define RTL9300_VPE0_IRR1_OCP_RS_MASK                                                                        (0xF << RTL9300_VPE0_IRR1_OCP_RS_OFFSET)
  #define RTL9300_VPE0_IRR1_LXMTO_RS_OFFSET                                                                    (0)
  #define RTL9300_VPE0_IRR1_LXMTO_RS_MASK                                                                      (0xF << RTL9300_VPE0_IRR1_LXMTO_RS_OFFSET)

#define RTL9300_VPE0_IRR2_ADDR                                                                                 (0x3010)
  #define RTL9300_VPE0_IRR2_LXSTO_RS_OFFSET                                                                    (28)
  #define RTL9300_VPE0_IRR2_LXSTO_RS_MASK                                                                      (0xF << RTL9300_VPE0_IRR2_LXSTO_RS_OFFSET)
  #define RTL9300_VPE0_IRR2_GPIO_ABC_RS_OFFSET                                                                 (20)
  #define RTL9300_VPE0_IRR2_GPIO_ABC_RS_MASK                                                                   (0xF << RTL9300_VPE0_IRR2_GPIO_ABC_RS_OFFSET)
  #define RTL9300_VPE0_IRR2_BTG_RS_OFFSET                                                                      (16)
  #define RTL9300_VPE0_IRR2_BTG_RS_MASK                                                                        (0xF << RTL9300_VPE0_IRR2_BTG_RS_OFFSET)
  #define RTL9300_VPE0_IRR2_TC4_RS_OFFSET                                                                      (12)
  #define RTL9300_VPE0_IRR2_TC4_RS_MASK                                                                        (0xF << RTL9300_VPE0_IRR2_TC4_RS_OFFSET)
  #define RTL9300_VPE0_IRR2_TC3_RS_OFFSET                                                                      (8)
  #define RTL9300_VPE0_IRR2_TC3_RS_MASK                                                                        (0xF << RTL9300_VPE0_IRR2_TC3_RS_OFFSET)
  #define RTL9300_VPE0_IRR2_TC2_RS_OFFSET                                                                      (4)
  #define RTL9300_VPE0_IRR2_TC2_RS_MASK                                                                        (0xF << RTL9300_VPE0_IRR2_TC2_RS_OFFSET)
  #define RTL9300_VPE0_IRR2_TC1_RS_OFFSET                                                                      (0)
  #define RTL9300_VPE0_IRR2_TC1_RS_MASK                                                                        (0xF << RTL9300_VPE0_IRR2_TC1_RS_OFFSET)

#define RTL9300_VPE0_IRR3_ADDR                                                                                 (0x3014)
  #define RTL9300_VPE0_IRR3_TC0_RS_OFFSET                                                                      (28)
  #define RTL9300_VPE0_IRR3_TC0_RS_MASK                                                                        (0xF << RTL9300_VPE0_IRR3_TC0_RS_OFFSET)
  #define RTL9300_VPE0_IRR3_WDT_PH1TO_RS_OFFSET                                                                (20)
  #define RTL9300_VPE0_IRR3_WDT_PH1TO_RS_MASK                                                                  (0xF << RTL9300_VPE0_IRR3_WDT_PH1TO_RS_OFFSET)
  #define RTL9300_VPE0_IRR3_TC4_DELAY_INT_RS_OFFSET                                                            (16)
  #define RTL9300_VPE0_IRR3_TC4_DELAY_INT_RS_MASK                                                              (0xF << RTL9300_VPE0_IRR3_TC4_DELAY_INT_RS_OFFSET)
  #define RTL9300_VPE0_IRR3_TC3_DELAY_INT_RS_OFFSET                                                            (12)
  #define RTL9300_VPE0_IRR3_TC3_DELAY_INT_RS_MASK                                                              (0xF << RTL9300_VPE0_IRR3_TC3_DELAY_INT_RS_OFFSET)
  #define RTL9300_VPE0_IRR3_TC2_DELAY_INT_RS_OFFSET                                                            (8)
  #define RTL9300_VPE0_IRR3_TC2_DELAY_INT_RS_MASK                                                              (0xF << RTL9300_VPE0_IRR3_TC2_DELAY_INT_RS_OFFSET)

#define RTL9300_VPE1_GIMR_ADDR                                                                                 (0x3018)
  #define RTL9300_VPE1_GIMR_UART1_IE_OFFSET                                                                    (31)
  #define RTL9300_VPE1_GIMR_UART1_IE_MASK                                                                      (0x1 << RTL9300_VPE1_GIMR_UART1_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_UART0_IE_OFFSET                                                                    (30)
  #define RTL9300_VPE1_GIMR_UART0_IE_MASK                                                                      (0x1 << RTL9300_VPE1_GIMR_UART0_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_USB_H2_IE_OFFSET                                                                   (28)
  #define RTL9300_VPE1_GIMR_USB_H2_IE_MASK                                                                     (0x1 << RTL9300_VPE1_GIMR_USB_H2_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_NIC_IE_OFFSET                                                                      (24)
  #define RTL9300_VPE1_GIMR_NIC_IE_MASK                                                                        (0x1 << RTL9300_VPE1_GIMR_NIC_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_SWCORE_IE_OFFSET                                                                   (23)
  #define RTL9300_VPE1_GIMR_SWCORE_IE_MASK                                                                     (0x1 << RTL9300_VPE1_GIMR_SWCORE_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_SECURITY_IE_OFFSET                                                                 (22)
  #define RTL9300_VPE1_GIMR_SECURITY_IE_MASK                                                                   (0x1 << RTL9300_VPE1_GIMR_SECURITY_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_ECC_IE_OFFSET                                                                      (20)
  #define RTL9300_VPE1_GIMR_ECC_IE_MASK                                                                        (0x1 << RTL9300_VPE1_GIMR_ECC_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_SPI_NAND_IE_OFFSET                                                                 (19)
  #define RTL9300_VPE1_GIMR_SPI_NAND_IE_MASK                                                                   (0x1 << RTL9300_VPE1_GIMR_SPI_NAND_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_OCPTO_IE_OFFSET                                                                    (17)
  #define RTL9300_VPE1_GIMR_OCPTO_IE_MASK                                                                      (0x1 << RTL9300_VPE1_GIMR_OCPTO_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_LXMTO_IE_OFFSET                                                                    (16)
  #define RTL9300_VPE1_GIMR_LXMTO_IE_MASK                                                                      (0x1 << RTL9300_VPE1_GIMR_LXMTO_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_LXSTO_IE_OFFSET                                                                    (15)
  #define RTL9300_VPE1_GIMR_LXSTO_IE_MASK                                                                      (0x1 << RTL9300_VPE1_GIMR_LXSTO_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_GPIO_ABC_IE_OFFSET                                                                 (13)
  #define RTL9300_VPE1_GIMR_GPIO_ABC_IE_MASK                                                                   (0x1 << RTL9300_VPE1_GIMR_GPIO_ABC_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_BTG_IE_OFFSET                                                                      (12)
  #define RTL9300_VPE1_GIMR_BTG_IE_MASK                                                                        (0x1 << RTL9300_VPE1_GIMR_BTG_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_TC4_IE_OFFSET                                                                      (11)
  #define RTL9300_VPE1_GIMR_TC4_IE_MASK                                                                        (0x1 << RTL9300_VPE1_GIMR_TC4_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_TC3_IE_OFFSET                                                                      (10)
  #define RTL9300_VPE1_GIMR_TC3_IE_MASK                                                                        (0x1 << RTL9300_VPE1_GIMR_TC3_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_TC2_IE_OFFSET                                                                      (9)
  #define RTL9300_VPE1_GIMR_TC2_IE_MASK                                                                        (0x1 << RTL9300_VPE1_GIMR_TC2_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_TC1_IE_OFFSET                                                                      (8)
  #define RTL9300_VPE1_GIMR_TC1_IE_MASK                                                                        (0x1 << RTL9300_VPE1_GIMR_TC1_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_TC0_IE_OFFSET                                                                      (7)
  #define RTL9300_VPE1_GIMR_TC0_IE_MASK                                                                        (0x1 << RTL9300_VPE1_GIMR_TC0_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_WDT_PH1TO_IE_OFFSET                                                                (5)
  #define RTL9300_VPE1_GIMR_WDT_PH1TO_IE_MASK                                                                  (0x1 << RTL9300_VPE1_GIMR_WDT_PH1TO_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_TC4_DELAY_INT_IE_OFFSET                                                            (4)
  #define RTL9300_VPE1_GIMR_TC4_DELAY_INT_IE_MASK                                                              (0x1 << RTL9300_VPE1_GIMR_TC4_DELAY_INT_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_TC3_DELAY_INT_IE_OFFSET                                                            (3)
  #define RTL9300_VPE1_GIMR_TC3_DELAY_INT_IE_MASK                                                              (0x1 << RTL9300_VPE1_GIMR_TC3_DELAY_INT_IE_OFFSET)
  #define RTL9300_VPE1_GIMR_TC2_DELAY_INT_IE_OFFSET                                                            (2)
  #define RTL9300_VPE1_GIMR_TC2_DELAY_INT_IE_MASK                                                              (0x1 << RTL9300_VPE1_GIMR_TC2_DELAY_INT_IE_OFFSET)

#define RTL9300_VPE1_GISR_ADDR                                                                                 (0x301C)
  #define RTL9300_VPE1_GISR_UART1_IP_OFFSET                                                                    (31)
  #define RTL9300_VPE1_GISR_UART1_IP_MASK                                                                      (0x1 << RTL9300_VPE1_GISR_UART1_IP_OFFSET)
  #define RTL9300_VPE1_GISR_UART0_IP_OFFSET                                                                    (30)
  #define RTL9300_VPE1_GISR_UART0_IP_MASK                                                                      (0x1 << RTL9300_VPE1_GISR_UART0_IP_OFFSET)
  #define RTL9300_VPE1_GISR_USB_H2_IP_OFFSET                                                                   (28)
  #define RTL9300_VPE1_GISR_USB_H2_IP_MASK                                                                     (0x1 << RTL9300_VPE1_GISR_USB_H2_IP_OFFSET)
  #define RTL9300_VPE1_GISR_NIC_IP_OFFSET                                                                      (24)
  #define RTL9300_VPE1_GISR_NIC_IP_MASK                                                                        (0x1 << RTL9300_VPE1_GISR_NIC_IP_OFFSET)
  #define RTL9300_VPE1_GISR_SWCORE_IP_OFFSET                                                                   (23)
  #define RTL9300_VPE1_GISR_SWCORE_IP_MASK                                                                     (0x1 << RTL9300_VPE1_GISR_SWCORE_IP_OFFSET)
  #define RTL9300_VPE1_GISR_SECURITY_IP_OFFSET                                                                 (22)
  #define RTL9300_VPE1_GISR_SECURITY_IP_MASK                                                                   (0x1 << RTL9300_VPE1_GISR_SECURITY_IP_OFFSET)
  #define RTL9300_VPE1_GISR_ECC_IP_OFFSET                                                                      (20)
  #define RTL9300_VPE1_GISR_ECC_IP_MASK                                                                        (0x1 << RTL9300_VPE1_GISR_ECC_IP_OFFSET)
  #define RTL9300_VPE1_GISR_SPI_NAND_IP_OFFSET                                                                 (19)
  #define RTL9300_VPE1_GISR_SPI_NAND_IP_MASK                                                                   (0x1 << RTL9300_VPE1_GISR_SPI_NAND_IP_OFFSET)
  #define RTL9300_VPE1_GISR_OCPTO_IP_OFFSET                                                                    (17)
  #define RTL9300_VPE1_GISR_OCPTO_IP_MASK                                                                      (0x1 << RTL9300_VPE1_GISR_OCPTO_IP_OFFSET)
  #define RTL9300_VPE1_GISR_LXMTO_IP_OFFSET                                                                    (16)
  #define RTL9300_VPE1_GISR_LXMTO_IP_MASK                                                                      (0x1 << RTL9300_VPE1_GISR_LXMTO_IP_OFFSET)
  #define RTL9300_VPE1_GISR_LXSTO_IP_OFFSET                                                                    (15)
  #define RTL9300_VPE1_GISR_LXSTO_IP_MASK                                                                      (0x1 << RTL9300_VPE1_GISR_LXSTO_IP_OFFSET)
  #define RTL9300_VPE1_GISR_GPIO_ABC_IP_OFFSET                                                                 (13)
  #define RTL9300_VPE1_GISR_GPIO_ABC_IP_MASK                                                                   (0x1 << RTL9300_VPE1_GISR_GPIO_ABC_IP_OFFSET)
  #define RTL9300_VPE1_GISR_BTG_IP_OFFSET                                                                      (12)
  #define RTL9300_VPE1_GISR_BTG_IP_MASK                                                                        (0x1 << RTL9300_VPE1_GISR_BTG_IP_OFFSET)
  #define RTL9300_VPE1_GISR_TC4_IP_OFFSET                                                                      (11)
  #define RTL9300_VPE1_GISR_TC4_IP_MASK                                                                        (0x1 << RTL9300_VPE1_GISR_TC4_IP_OFFSET)
  #define RTL9300_VPE1_GISR_TC3_IP_OFFSET                                                                      (10)
  #define RTL9300_VPE1_GISR_TC3_IP_MASK                                                                        (0x1 << RTL9300_VPE1_GISR_TC3_IP_OFFSET)
  #define RTL9300_VPE1_GISR_TC2_IP_OFFSET                                                                      (9)
  #define RTL9300_VPE1_GISR_TC2_IP_MASK                                                                        (0x1 << RTL9300_VPE1_GISR_TC2_IP_OFFSET)
  #define RTL9300_VPE1_GISR_TC1_IP_OFFSET                                                                      (8)
  #define RTL9300_VPE1_GISR_TC1_IP_MASK                                                                        (0x1 << RTL9300_VPE1_GISR_TC1_IP_OFFSET)
  #define RTL9300_VPE1_GISR_TC0_IP_OFFSET                                                                      (7)
  #define RTL9300_VPE1_GISR_TC0_IP_MASK                                                                        (0x1 << RTL9300_VPE1_GISR_TC0_IP_OFFSET)
  #define RTL9300_VPE1_GISR_WDT_PH1TO_IP_OFFSET                                                                (5)
  #define RTL9300_VPE1_GISR_WDT_PH1TO_IP_MASK                                                                  (0x1 << RTL9300_VPE1_GISR_WDT_PH1TO_IP_OFFSET)
  #define RTL9300_VPE1_GISR_TC4_DELAY_INT_IP_OFFSET                                                            (4)
  #define RTL9300_VPE1_GISR_TC4_DELAY_INT_IP_MASK                                                              (0x1 << RTL9300_VPE1_GISR_TC4_DELAY_INT_IP_OFFSET)
  #define RTL9300_VPE1_GISR_TC3_DELAY_INT_IP_OFFSET                                                            (3)
  #define RTL9300_VPE1_GISR_TC3_DELAY_INT_IP_MASK                                                              (0x1 << RTL9300_VPE1_GISR_TC3_DELAY_INT_IP_OFFSET)
  #define RTL9300_VPE1_GISR_TC2_DELAY_INT_IP_OFFSET                                                            (2)
  #define RTL9300_VPE1_GISR_TC2_DELAY_INT_IP_MASK                                                              (0x1 << RTL9300_VPE1_GISR_TC2_DELAY_INT_IP_OFFSET)

#define RTL9300_VPE1_IRR0_ADDR                                                                                 (0x3020)
  #define RTL9300_VPE1_IRR0_UART1_RS_OFFSET                                                                    (28)
  #define RTL9300_VPE1_IRR0_UART1_RS_MASK                                                                      (0xF << RTL9300_VPE1_IRR0_UART1_RS_OFFSET)
  #define RTL9300_VPE1_IRR0_UART0_RS_OFFSET                                                                    (24)
  #define RTL9300_VPE1_IRR0_UART0_RS_MASK                                                                      (0xF << RTL9300_VPE1_IRR0_UART0_RS_OFFSET)
  #define RTL9300_VPE1_IRR0_USB_H2_RS_OFFSET                                                                   (16)
  #define RTL9300_VPE1_IRR0_USB_H2_RS_MASK                                                                     (0xF << RTL9300_VPE1_IRR0_USB_H2_RS_OFFSET)
  #define RTL9300_VPE1_IRR0_NIC_RS_OFFSET                                                                      (0)
  #define RTL9300_VPE1_IRR0_NIC_RS_MASK                                                                        (0xF << RTL9300_VPE1_IRR0_NIC_RS_OFFSET)

#define RTL9300_VPE1_IRR1_ADDR                                                                                 (0x3024)
  #define RTL9300_VPE1_IRR1_SWCORE_RS_OFFSET                                                                   (28)
  #define RTL9300_VPE1_IRR1_SWCORE_RS_MASK                                                                     (0xF << RTL9300_VPE1_IRR1_SWCORE_RS_OFFSET)
  #define RTL9300_VPE1_IRR1_SECURITY_RS_OFFSET                                                                 (24)
  #define RTL9300_VPE1_IRR1_SECURITY_RS_MASK                                                                   (0xF << RTL9300_VPE1_IRR1_SECURITY_RS_OFFSET)
  #define RTL9300_VPE1_IRR1_ECC_RS_OFFSET                                                                      (16)
  #define RTL9300_VPE1_IRR1_ECC_RS_MASK                                                                        (0xF << RTL9300_VPE1_IRR1_ECC_RS_OFFSET)
  #define RTL9300_VPE1_IRR1_SPI_NAND_RS_OFFSET                                                                 (12)
  #define RTL9300_VPE1_IRR1_SPI_NAND_RS_MASK                                                                   (0xF << RTL9300_VPE1_IRR1_SPI_NAND_RS_OFFSET)
  #define RTL9300_VPE1_IRR1_OCP_RS_OFFSET                                                                      (4)
  #define RTL9300_VPE1_IRR1_OCP_RS_MASK                                                                        (0xF << RTL9300_VPE1_IRR1_OCP_RS_OFFSET)
  #define RTL9300_VPE1_IRR1_LXMTO_RS_OFFSET                                                                    (0)
  #define RTL9300_VPE1_IRR1_LXMTO_RS_MASK                                                                      (0xF << RTL9300_VPE1_IRR1_LXMTO_RS_OFFSET)

#define RTL9300_VPE1_IRR2_ADDR                                                                                 (0x3028)
  #define RTL9300_VPE1_IRR2_LXSTO_RS_OFFSET                                                                    (28)
  #define RTL9300_VPE1_IRR2_LXSTO_RS_MASK                                                                      (0xF << RTL9300_VPE1_IRR2_LXSTO_RS_OFFSET)
  #define RTL9300_VPE1_IRR2_GPIO_ABC_RS_OFFSET                                                                 (20)
  #define RTL9300_VPE1_IRR2_GPIO_ABC_RS_MASK                                                                   (0xF << RTL9300_VPE1_IRR2_GPIO_ABC_RS_OFFSET)
  #define RTL9300_VPE1_IRR2_BTG_RS_OFFSET                                                                      (16)
  #define RTL9300_VPE1_IRR2_BTG_RS_MASK                                                                        (0xF << RTL9300_VPE1_IRR2_BTG_RS_OFFSET)
  #define RTL9300_VPE1_IRR2_TC4_RS_OFFSET                                                                      (12)
  #define RTL9300_VPE1_IRR2_TC4_RS_MASK                                                                        (0xF << RTL9300_VPE1_IRR2_TC4_RS_OFFSET)
  #define RTL9300_VPE1_IRR2_TC3_RS_OFFSET                                                                      (8)
  #define RTL9300_VPE1_IRR2_TC3_RS_MASK                                                                        (0xF << RTL9300_VPE1_IRR2_TC3_RS_OFFSET)
  #define RTL9300_VPE1_IRR2_TC2_RS_OFFSET                                                                      (4)
  #define RTL9300_VPE1_IRR2_TC2_RS_MASK                                                                        (0xF << RTL9300_VPE1_IRR2_TC2_RS_OFFSET)
  #define RTL9300_VPE1_IRR2_TC1_RS_OFFSET                                                                      (0)
  #define RTL9300_VPE1_IRR2_TC1_RS_MASK                                                                        (0xF << RTL9300_VPE1_IRR2_TC1_RS_OFFSET)

#define RTL9300_VPE1_IRR3_ADDR                                                                                 (0x302C)
  #define RTL9300_VPE1_IRR3_TC0_RS_OFFSET                                                                      (28)
  #define RTL9300_VPE1_IRR3_TC0_RS_MASK                                                                        (0xF << RTL9300_VPE1_IRR3_TC0_RS_OFFSET)
  #define RTL9300_VPE1_IRR3_WDT_PH1TO_RS_OFFSET                                                                (20)
  #define RTL9300_VPE1_IRR3_WDT_PH1TO_RS_MASK                                                                  (0xF << RTL9300_VPE1_IRR3_WDT_PH1TO_RS_OFFSET)
  #define RTL9300_VPE1_IRR3_TC4_DELAY_INT_RS_OFFSET                                                            (16)
  #define RTL9300_VPE1_IRR3_TC4_DELAY_INT_RS_MASK                                                              (0xF << RTL9300_VPE1_IRR3_TC4_DELAY_INT_RS_OFFSET)
  #define RTL9300_VPE1_IRR3_TC3_DELAY_INT_RS_OFFSET                                                            (12)
  #define RTL9300_VPE1_IRR3_TC3_DELAY_INT_RS_MASK                                                              (0xF << RTL9300_VPE1_IRR3_TC3_DELAY_INT_RS_OFFSET)
  #define RTL9300_VPE1_IRR3_TC2_DELAY_INT_RS_OFFSET                                                            (8)
  #define RTL9300_VPE1_IRR3_TC2_DELAY_INT_RS_MASK                                                              (0xF << RTL9300_VPE1_IRR3_TC2_DELAY_INT_RS_OFFSET)

/*
 * Feature: DLY_INTC
 */
#define RTL9300_TC2_DLY_INTR_ADDR                                                                              (0x3088)
  #define RTL9300_TC2_DLY_INTR_ITI_TRIG_OFFSET                                                                 (31)
  #define RTL9300_TC2_DLY_INTR_ITI_TRIG_MASK                                                                   (0x1 << RTL9300_TC2_DLY_INTR_ITI_TRIG_OFFSET)
  #define RTL9300_TC2_DLY_INTR_DELAYED_IP_SEL_OFFSET                                                           (0)
  #define RTL9300_TC2_DLY_INTR_DELAYED_IP_SEL_MASK                                                             (0xF << RTL9300_TC2_DLY_INTR_DELAYED_IP_SEL_OFFSET)

#define RTL9300_TC3_DLY_INTR_ADDR                                                                              (0x308C)
  #define RTL9300_TC3_DLY_INTR_ITI_TRIG_OFFSET                                                                 (31)
  #define RTL9300_TC3_DLY_INTR_ITI_TRIG_MASK                                                                   (0x1 << RTL9300_TC3_DLY_INTR_ITI_TRIG_OFFSET)
  #define RTL9300_TC3_DLY_INTR_DELAYED_IP_SEL_OFFSET                                                           (0)
  #define RTL9300_TC3_DLY_INTR_DELAYED_IP_SEL_MASK                                                             (0xF << RTL9300_TC3_DLY_INTR_DELAYED_IP_SEL_OFFSET)

#define RTL9300_TC4_DLY_INTR_ADDR                                                                              (0x3090)
  #define RTL9300_TC4_DLY_INTR_ITI_TRIG_OFFSET                                                                 (31)
  #define RTL9300_TC4_DLY_INTR_ITI_TRIG_MASK                                                                   (0x1 << RTL9300_TC4_DLY_INTR_ITI_TRIG_OFFSET)
  #define RTL9300_TC4_DLY_INTR_DELAYED_IP_SEL_OFFSET                                                           (0)
  #define RTL9300_TC4_DLY_INTR_DELAYED_IP_SEL_MASK                                                             (0xF << RTL9300_TC4_DLY_INTR_DELAYED_IP_SEL_OFFSET)

/*
 * Feature: TIMER
 */
#define RTL9300_TC0DATA_ADDR                                                                                   (0x3200)
  #define RTL9300_TC0DATA_TC0DATA_OFFSET                                                                       (0)
  #define RTL9300_TC0DATA_TC0DATA_MASK                                                                         (0xFFFFFFF << RTL9300_TC0DATA_TC0DATA_OFFSET)

#define RTL9300_TC0CNT_ADDR                                                                                    (0x3204)
  #define RTL9300_TC0CNT_TC0VALUE_OFFSET                                                                       (0)
  #define RTL9300_TC0CNT_TC0VALUE_MASK                                                                         (0xFFFFFFF << RTL9300_TC0CNT_TC0VALUE_OFFSET)

#define RTL9300_TC0CTRL_ADDR                                                                                   (0x3208)
  #define RTL9300_TC0CTRL_TC0EN_OFFSET                                                                         (28)
  #define RTL9300_TC0CTRL_TC0EN_MASK                                                                           (0x1 << RTL9300_TC0CTRL_TC0EN_OFFSET)
  #define RTL9300_TC0CTRL_TC0MODE_OFFSET                                                                       (24)
  #define RTL9300_TC0CTRL_TC0MODE_MASK                                                                         (0x1 << RTL9300_TC0CTRL_TC0MODE_OFFSET)
  #define RTL9300_TC0CTRL_TC0DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9300_TC0CTRL_TC0DIVFACTOR_MASK                                                                    (0xFFFF << RTL9300_TC0CTRL_TC0DIVFACTOR_OFFSET)

#define RTL9300_TC0INTR_ADDR                                                                                   (0x320C)
  #define RTL9300_TC0INTR_TC0IE_OFFSET                                                                         (20)
  #define RTL9300_TC0INTR_TC0IE_MASK                                                                           (0x1 << RTL9300_TC0INTR_TC0IE_OFFSET)
  #define RTL9300_TC0INTR_TC0IP_OFFSET                                                                         (16)
  #define RTL9300_TC0INTR_TC0IP_MASK                                                                           (0x1 << RTL9300_TC0INTR_TC0IP_OFFSET)

#define RTL9300_TC1DATA_ADDR                                                                                   (0x3210)
  #define RTL9300_TC1DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9300_TC1DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9300_TC1DATA_TC1DATA_OFFSET)

#define RTL9300_TC1CNTR_ADDR                                                                                   (0x3214)
  #define RTL9300_TC1CNTR_TC1VALUE_OFFSET                                                                      (0)
  #define RTL9300_TC1CNTR_TC1VALUE_MASK                                                                        (0xFFFFFFF << RTL9300_TC1CNTR_TC1VALUE_OFFSET)

#define RTL9300_TC1CTRL_ADDR                                                                                   (0x3218)
  #define RTL9300_TC1CTRL_TC1EN_OFFSET                                                                         (28)
  #define RTL9300_TC1CTRL_TC1EN_MASK                                                                           (0x1 << RTL9300_TC1CTRL_TC1EN_OFFSET)
  #define RTL9300_TC1CTRL_TC1MODE_OFFSET                                                                       (24)
  #define RTL9300_TC1CTRL_TC1MODE_MASK                                                                         (0x1 << RTL9300_TC1CTRL_TC1MODE_OFFSET)
  #define RTL9300_TC1CTRL_TC1DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9300_TC1CTRL_TC1DIVFACTOR_MASK                                                                    (0xFFFF << RTL9300_TC1CTRL_TC1DIVFACTOR_OFFSET)

#define RTL9300_TC1INTR_ADDR                                                                                   (0x321C)
  #define RTL9300_TC1INTR_TC1IE_OFFSET                                                                         (20)
  #define RTL9300_TC1INTR_TC1IE_MASK                                                                           (0x1 << RTL9300_TC1INTR_TC1IE_OFFSET)
  #define RTL9300_TC1INTR_TC1IP_OFFSET                                                                         (16)
  #define RTL9300_TC1INTR_TC1IP_MASK                                                                           (0x1 << RTL9300_TC1INTR_TC1IP_OFFSET)

#define RTL9300_TC2DATA_ADDR                                                                                   (0x3220)
  #define RTL9300_TC2DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9300_TC2DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9300_TC2DATA_TC1DATA_OFFSET)

#define RTL9300_TC2CNTR_ADDR                                                                                   (0x3224)
  #define RTL9300_TC2CNTR_TC2VALUE_OFFSET                                                                      (0)
  #define RTL9300_TC2CNTR_TC2VALUE_MASK                                                                        (0xFFFFFFF << RTL9300_TC2CNTR_TC2VALUE_OFFSET)

#define RTL9300_TC2CTRL_ADDR                                                                                   (0x3228)
  #define RTL9300_TC2CTRL_TC2EN_OFFSET                                                                         (28)
  #define RTL9300_TC2CTRL_TC2EN_MASK                                                                           (0x1 << RTL9300_TC2CTRL_TC2EN_OFFSET)
  #define RTL9300_TC2CTRL_TC2MODE_OFFSET                                                                       (24)
  #define RTL9300_TC2CTRL_TC2MODE_MASK                                                                         (0x1 << RTL9300_TC2CTRL_TC2MODE_OFFSET)
  #define RTL9300_TC2CTRL_TC2DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9300_TC2CTRL_TC2DIVFACTOR_MASK                                                                    (0xFFFF << RTL9300_TC2CTRL_TC2DIVFACTOR_OFFSET)

#define RTL9300_TC2INTR_ADDR                                                                                   (0x322C)
  #define RTL9300_TC2INTR_TC2IE_OFFSET                                                                         (20)
  #define RTL9300_TC2INTR_TC2IE_MASK                                                                           (0x1 << RTL9300_TC2INTR_TC2IE_OFFSET)
  #define RTL9300_TC2INTR_TC2IP_OFFSET                                                                         (16)
  #define RTL9300_TC2INTR_TC2IP_MASK                                                                           (0x1 << RTL9300_TC2INTR_TC2IP_OFFSET)

#define RTL9300_TC3DATA_ADDR                                                                                   (0x3230)
  #define RTL9300_TC3DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9300_TC3DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9300_TC3DATA_TC1DATA_OFFSET)

#define RTL9300_TC3CNTR_ADDR                                                                                   (0x3234)
  #define RTL9300_TC3CNTR_TC3VALUE_OFFSET                                                                      (0)
  #define RTL9300_TC3CNTR_TC3VALUE_MASK                                                                        (0xFFFFFFF << RTL9300_TC3CNTR_TC3VALUE_OFFSET)

#define RTL9300_TC3CTRL_ADDR                                                                                   (0x3238)
  #define RTL9300_TC3CTRL_TC3EN_OFFSET                                                                         (28)
  #define RTL9300_TC3CTRL_TC3EN_MASK                                                                           (0x1 << RTL9300_TC3CTRL_TC3EN_OFFSET)
  #define RTL9300_TC3CTRL_TC3MODE_OFFSET                                                                       (24)
  #define RTL9300_TC3CTRL_TC3MODE_MASK                                                                         (0x1 << RTL9300_TC3CTRL_TC3MODE_OFFSET)
  #define RTL9300_TC3CTRL_TC3DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9300_TC3CTRL_TC3DIVFACTOR_MASK                                                                    (0xFFFF << RTL9300_TC3CTRL_TC3DIVFACTOR_OFFSET)

#define RTL9300_TC3INTR_ADDR                                                                                   (0x323C)
  #define RTL9300_TC3INTR_TC3IE_OFFSET                                                                         (20)
  #define RTL9300_TC3INTR_TC3IE_MASK                                                                           (0x1 << RTL9300_TC3INTR_TC3IE_OFFSET)
  #define RTL9300_TC3INTR_TC3IP_OFFSET                                                                         (16)
  #define RTL9300_TC3INTR_TC3IP_MASK                                                                           (0x1 << RTL9300_TC3INTR_TC3IP_OFFSET)

#define RTL9300_TC4DATA_ADDR                                                                                   (0x3240)
  #define RTL9300_TC4DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9300_TC4DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9300_TC4DATA_TC1DATA_OFFSET)

#define RTL9300_TC4CNTR_ADDR                                                                                   (0x3244)
  #define RTL9300_TC4CNTR_TC4VALUE_OFFSET                                                                      (0)
  #define RTL9300_TC4CNTR_TC4VALUE_MASK                                                                        (0xFFFFFFF << RTL9300_TC4CNTR_TC4VALUE_OFFSET)

#define RTL9300_TC4CTRL_ADDR                                                                                   (0x3248)
  #define RTL9300_TC4CTRL_TC4EN_OFFSET                                                                         (28)
  #define RTL9300_TC4CTRL_TC4EN_MASK                                                                           (0x1 << RTL9300_TC4CTRL_TC4EN_OFFSET)
  #define RTL9300_TC4CTRL_TC4MODE_OFFSET                                                                       (24)
  #define RTL9300_TC4CTRL_TC4MODE_MASK                                                                         (0x1 << RTL9300_TC4CTRL_TC4MODE_OFFSET)
  #define RTL9300_TC4CTRL_TC4DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9300_TC4CTRL_TC4DIVFACTOR_MASK                                                                    (0xFFFF << RTL9300_TC4CTRL_TC4DIVFACTOR_OFFSET)

#define RTL9300_TC4INTR_ADDR                                                                                   (0x324C)
  #define RTL9300_TC4INTR_TC4IE_OFFSET                                                                         (20)
  #define RTL9300_TC4INTR_TC4IE_MASK                                                                           (0x1 << RTL9300_TC4INTR_TC4IE_OFFSET)
  #define RTL9300_TC4INTR_TC4IP_OFFSET                                                                         (16)
  #define RTL9300_TC4INTR_TC4IP_MASK                                                                           (0x1 << RTL9300_TC4INTR_TC4IP_OFFSET)

#define RTL9300_TC5DATA_ADDR                                                                                   (0x3250)
  #define RTL9300_TC5DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9300_TC5DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9300_TC5DATA_TC1DATA_OFFSET)

#define RTL9300_TC5CNTR_ADDR                                                                                   (0x3254)
  #define RTL9300_TC5CNTR_TC5VALUE_OFFSET                                                                      (0)
  #define RTL9300_TC5CNTR_TC5VALUE_MASK                                                                        (0xFFFFFFF << RTL9300_TC5CNTR_TC5VALUE_OFFSET)

#define RTL9300_TC5CTRL_ADDR                                                                                   (0x3258)
  #define RTL9300_TC5CTRL_TC5EN_OFFSET                                                                         (28)
  #define RTL9300_TC5CTRL_TC5EN_MASK                                                                           (0x1 << RTL9300_TC5CTRL_TC5EN_OFFSET)
  #define RTL9300_TC5CTRL_TC5MODE_OFFSET                                                                       (24)
  #define RTL9300_TC5CTRL_TC5MODE_MASK                                                                         (0x1 << RTL9300_TC5CTRL_TC5MODE_OFFSET)
  #define RTL9300_TC5CTRL_TC5DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9300_TC5CTRL_TC5DIVFACTOR_MASK                                                                    (0xFFFF << RTL9300_TC5CTRL_TC5DIVFACTOR_OFFSET)

#define RTL9300_TC5INTR_ADDR                                                                                   (0x325C)
  #define RTL9300_TC5INTR_TC5IE_OFFSET                                                                         (20)
  #define RTL9300_TC5INTR_TC5IE_MASK                                                                           (0x1 << RTL9300_TC5INTR_TC5IE_OFFSET)
  #define RTL9300_TC5INTR_TC5IP_OFFSET                                                                         (16)
  #define RTL9300_TC5INTR_TC5IP_MASK                                                                           (0x1 << RTL9300_TC5INTR_TC5IP_OFFSET)

#define RTL9300_WDTCNTRR_ADDR                                                                                  (0x3260)
  #define RTL9300_WDTCNTRR_WDT_KICK_OFFSET                                                                     (31)
  #define RTL9300_WDTCNTRR_WDT_KICK_MASK                                                                       (0x1 << RTL9300_WDTCNTRR_WDT_KICK_OFFSET)

#define RTL9300_WDTINTRR_ADDR                                                                                  (0x3264)
  #define RTL9300_WDTINTRR_PH1_IP_OFFSET                                                                       (31)
  #define RTL9300_WDTINTRR_PH1_IP_MASK                                                                         (0x1 << RTL9300_WDTINTRR_PH1_IP_OFFSET)
  #define RTL9300_WDTINTRR_PH2_IP_OFFSET                                                                       (30)
  #define RTL9300_WDTINTRR_PH2_IP_MASK                                                                         (0x1 << RTL9300_WDTINTRR_PH2_IP_OFFSET)

#define RTL9300_WDT_CTRL_ADDR                                                                                  (0x3268)
  #define RTL9300_WDT_CTRL_WDT_E_OFFSET                                                                        (31)
  #define RTL9300_WDT_CTRL_WDT_E_MASK                                                                          (0x1 << RTL9300_WDT_CTRL_WDT_E_OFFSET)
  #define RTL9300_WDT_CTRL_WDT_CLK_SC_OFFSET                                                                   (29)
  #define RTL9300_WDT_CTRL_WDT_CLK_SC_MASK                                                                     (0x3 << RTL9300_WDT_CTRL_WDT_CLK_SC_OFFSET)
  #define RTL9300_WDT_CTRL_PH1_TO_OFFSET                                                                       (22)
  #define RTL9300_WDT_CTRL_PH1_TO_MASK                                                                         (0x1F << RTL9300_WDT_CTRL_PH1_TO_OFFSET)
  #define RTL9300_WDT_CTRL_PH2_TO_OFFSET                                                                       (15)
  #define RTL9300_WDT_CTRL_PH2_TO_MASK                                                                         (0x1F << RTL9300_WDT_CTRL_PH2_TO_OFFSET)
  #define RTL9300_WDT_CTRL_WDT_RESET_MODE_OFFSET                                                               (0)
  #define RTL9300_WDT_CTRL_WDT_RESET_MODE_MASK                                                                 (0x3 << RTL9300_WDT_CTRL_WDT_RESET_MODE_OFFSET)

/*
 * Feature: GPIO
 */
#define RTL9300_GPIO_NO_USE_0004_ADDR                                                                          (0x3304)
  #define RTL9300_GPIO_NO_USE_0004_NO_USE31_OFFSET                                                             (0)
  #define RTL9300_GPIO_NO_USE_0004_NO_USE31_MASK                                                               (0xFFFFFFFF << RTL9300_GPIO_NO_USE_0004_NO_USE31_OFFSET)

#define RTL9300_PABCD_DIR_ADDR                                                                                 (0x3308)
  #define RTL9300_PABCD_DIR_DRC_C_OFFSET                                                                       (16)
  #define RTL9300_PABCD_DIR_DRC_C_MASK                                                                         (0xFF << RTL9300_PABCD_DIR_DRC_C_OFFSET)
  #define RTL9300_PABCD_DIR_DRC_B_OFFSET                                                                       (8)
  #define RTL9300_PABCD_DIR_DRC_B_MASK                                                                         (0xFF << RTL9300_PABCD_DIR_DRC_B_OFFSET)
  #define RTL9300_PABCD_DIR_DRC_A_OFFSET                                                                       (0)
  #define RTL9300_PABCD_DIR_DRC_A_MASK                                                                         (0xFF << RTL9300_PABCD_DIR_DRC_A_OFFSET)

#define RTL9300_PABCD_DAT_ADDR                                                                                 (0x330C)
  #define RTL9300_PABCD_DAT_PD_C_OFFSET                                                                        (16)
  #define RTL9300_PABCD_DAT_PD_C_MASK                                                                          (0xFF << RTL9300_PABCD_DAT_PD_C_OFFSET)
  #define RTL9300_PABCD_DAT_PD_B_OFFSET                                                                        (8)
  #define RTL9300_PABCD_DAT_PD_B_MASK                                                                          (0xFF << RTL9300_PABCD_DAT_PD_B_OFFSET)
  #define RTL9300_PABCD_DAT_PD_A_OFFSET                                                                        (0)
  #define RTL9300_PABCD_DAT_PD_A_MASK                                                                          (0xFF << RTL9300_PABCD_DAT_PD_A_OFFSET)

#define RTL9300_PABCD_ISR_ADDR                                                                                 (0x3310)
  #define RTL9300_PABCD_ISR_IPS_C_OFFSET                                                                       (16)
  #define RTL9300_PABCD_ISR_IPS_C_MASK                                                                         (0xFF << RTL9300_PABCD_ISR_IPS_C_OFFSET)
  #define RTL9300_PABCD_ISR_IPS_B_OFFSET                                                                       (8)
  #define RTL9300_PABCD_ISR_IPS_B_MASK                                                                         (0xFF << RTL9300_PABCD_ISR_IPS_B_OFFSET)
  #define RTL9300_PABCD_ISR_IPS_A_OFFSET                                                                       (0)
  #define RTL9300_PABCD_ISR_IPS_A_MASK                                                                         (0xFF << RTL9300_PABCD_ISR_IPS_A_OFFSET)

#define RTL9300_PAB_IMR_ADDR                                                                                   (0x3314)
  #define RTL9300_PAB_IMR_PB7_IM_OFFSET                                                                        (30)
  #define RTL9300_PAB_IMR_PB7_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PB7_IM_OFFSET)
  #define RTL9300_PAB_IMR_PB6_IM_OFFSET                                                                        (28)
  #define RTL9300_PAB_IMR_PB6_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PB6_IM_OFFSET)
  #define RTL9300_PAB_IMR_PB5_IM_OFFSET                                                                        (26)
  #define RTL9300_PAB_IMR_PB5_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PB5_IM_OFFSET)
  #define RTL9300_PAB_IMR_PB4_IM_OFFSET                                                                        (24)
  #define RTL9300_PAB_IMR_PB4_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PB4_IM_OFFSET)
  #define RTL9300_PAB_IMR_PB3_IM_OFFSET                                                                        (22)
  #define RTL9300_PAB_IMR_PB3_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PB3_IM_OFFSET)
  #define RTL9300_PAB_IMR_PB2_IM_OFFSET                                                                        (20)
  #define RTL9300_PAB_IMR_PB2_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PB2_IM_OFFSET)
  #define RTL9300_PAB_IMR_PB1_IM_OFFSET                                                                        (18)
  #define RTL9300_PAB_IMR_PB1_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PB1_IM_OFFSET)
  #define RTL9300_PAB_IMR_PB0_IM_OFFSET                                                                        (16)
  #define RTL9300_PAB_IMR_PB0_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PB0_IM_OFFSET)
  #define RTL9300_PAB_IMR_PA7_IM_OFFSET                                                                        (14)
  #define RTL9300_PAB_IMR_PA7_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PA7_IM_OFFSET)
  #define RTL9300_PAB_IMR_PA6_IM_OFFSET                                                                        (12)
  #define RTL9300_PAB_IMR_PA6_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PA6_IM_OFFSET)
  #define RTL9300_PAB_IMR_PA5_IM_OFFSET                                                                        (10)
  #define RTL9300_PAB_IMR_PA5_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PA5_IM_OFFSET)
  #define RTL9300_PAB_IMR_PA4_IM_OFFSET                                                                        (8)
  #define RTL9300_PAB_IMR_PA4_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PA4_IM_OFFSET)
  #define RTL9300_PAB_IMR_PA3_IM_OFFSET                                                                        (6)
  #define RTL9300_PAB_IMR_PA3_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PA3_IM_OFFSET)
  #define RTL9300_PAB_IMR_PA2_IM_OFFSET                                                                        (4)
  #define RTL9300_PAB_IMR_PA2_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PA2_IM_OFFSET)
  #define RTL9300_PAB_IMR_PA1_IM_OFFSET                                                                        (2)
  #define RTL9300_PAB_IMR_PA1_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PA1_IM_OFFSET)
  #define RTL9300_PAB_IMR_PA0_IM_OFFSET                                                                        (0)
  #define RTL9300_PAB_IMR_PA0_IM_MASK                                                                          (0x3 << RTL9300_PAB_IMR_PA0_IM_OFFSET)

#define RTL9300_PCD_IMR_ADDR                                                                                   (0x3318)
  #define RTL9300_PCD_IMR_PC7_IM_OFFSET                                                                        (14)
  #define RTL9300_PCD_IMR_PC7_IM_MASK                                                                          (0x3 << RTL9300_PCD_IMR_PC7_IM_OFFSET)
  #define RTL9300_PCD_IMR_PC6_IM_OFFSET                                                                        (12)
  #define RTL9300_PCD_IMR_PC6_IM_MASK                                                                          (0x3 << RTL9300_PCD_IMR_PC6_IM_OFFSET)
  #define RTL9300_PCD_IMR_PC5_IM_OFFSET                                                                        (10)
  #define RTL9300_PCD_IMR_PC5_IM_MASK                                                                          (0x3 << RTL9300_PCD_IMR_PC5_IM_OFFSET)
  #define RTL9300_PCD_IMR_PC4_IM_OFFSET                                                                        (8)
  #define RTL9300_PCD_IMR_PC4_IM_MASK                                                                          (0x3 << RTL9300_PCD_IMR_PC4_IM_OFFSET)
  #define RTL9300_PCD_IMR_PC3_IM_OFFSET                                                                        (6)
  #define RTL9300_PCD_IMR_PC3_IM_MASK                                                                          (0x3 << RTL9300_PCD_IMR_PC3_IM_OFFSET)
  #define RTL9300_PCD_IMR_PC2_IM_OFFSET                                                                        (4)
  #define RTL9300_PCD_IMR_PC2_IM_MASK                                                                          (0x3 << RTL9300_PCD_IMR_PC2_IM_OFFSET)
  #define RTL9300_PCD_IMR_PC1_IM_OFFSET                                                                        (2)
  #define RTL9300_PCD_IMR_PC1_IM_MASK                                                                          (0x3 << RTL9300_PCD_IMR_PC1_IM_OFFSET)
  #define RTL9300_PCD_IMR_PC0_IM_OFFSET                                                                        (0)
  #define RTL9300_PCD_IMR_PC0_IM_MASK                                                                          (0x3 << RTL9300_PCD_IMR_PC0_IM_OFFSET)

#define RTL9300_PABCD_C0_IER_ADDR                                                                              (0x3338)
  #define RTL9300_PABCD_C0_IER_PC_IE_OFFSET                                                                    (16)
  #define RTL9300_PABCD_C0_IER_PC_IE_MASK                                                                      (0xFF << RTL9300_PABCD_C0_IER_PC_IE_OFFSET)
  #define RTL9300_PABCD_C0_IER_PB_IE_OFFSET                                                                    (8)
  #define RTL9300_PABCD_C0_IER_PB_IE_MASK                                                                      (0xFF << RTL9300_PABCD_C0_IER_PB_IE_OFFSET)
  #define RTL9300_PABCD_C0_IER_PA_IE_OFFSET                                                                    (0)
  #define RTL9300_PABCD_C0_IER_PA_IE_MASK                                                                      (0xFF << RTL9300_PABCD_C0_IER_PA_IE_OFFSET)

/*
 * Feature: OCP_BUS_TO_MONT
 */
#define RTL9300_TO_CTRL_ADDR                                                                                   (0x5100)
  #define RTL9300_TO_CTRL_TO_CTRL_EN_OFFSET                                                                    (31)
  #define RTL9300_TO_CTRL_TO_CTRL_EN_MASK                                                                      (0x1 << RTL9300_TO_CTRL_TO_CTRL_EN_OFFSET)
  #define RTL9300_TO_CTRL_ERR_INDCAT_OFFSET                                                                    (30)
  #define RTL9300_TO_CTRL_ERR_INDCAT_MASK                                                                      (0x1 << RTL9300_TO_CTRL_ERR_INDCAT_OFFSET)
  #define RTL9300_TO_CTRL_TO_CTRL_THR_OFFSET                                                                   (26)
  #define RTL9300_TO_CTRL_TO_CTRL_THR_MASK                                                                     (0xF << RTL9300_TO_CTRL_TO_CTRL_THR_OFFSET)

#define RTL9300_TO_INTR_ADDR                                                                                   (0x5104)
  #define RTL9300_TO_INTR_TO_IP_OFFSET                                                                         (30)
  #define RTL9300_TO_INTR_TO_IP_MASK                                                                           (0x3 << RTL9300_TO_INTR_TO_IP_OFFSET)

#define RTL9300_TO_MONT_ADDR_ADDR                                                                              (0x5108)
  #define RTL9300_TO_MONT_ADDR_TO_ADDR_OFFSET                                                                  (0)
  #define RTL9300_TO_MONT_ADDR_TO_ADDR_MASK                                                                    (0xFFFFFFFF << RTL9300_TO_MONT_ADDR_TO_ADDR_OFFSET)

/*
 * Feature: Lexra_BUS_TO_MONT
 */
#define RTL9300_LBPSTCR_ADDR                                                                                   (0x5200)
  #define RTL9300_LBPSTCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9300_LBPSTCR_LX_TCEN_MASK                                                                         (0x1 << RTL9300_LBPSTCR_LX_TCEN_OFFSET)
  #define RTL9300_LBPSTCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9300_LBPSTCR_LX_TCT_MASK                                                                          (0x7 << RTL9300_LBPSTCR_LX_TCT_OFFSET)

#define RTL9300_LBPSTIR_ADDR                                                                                   (0x5204)
  #define RTL9300_LBPSTIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9300_LBPSTIR_LX_IP_MASK                                                                           (0x1 << RTL9300_LBPSTIR_LX_IP_OFFSET)

#define RTL9300_LBPSTMAR_ADDR                                                                                  (0x5208)
  #define RTL9300_LBPSTMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9300_LBPSTMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9300_LBPSTMAR_LX_TO_ADDR_OFFSET)

#define RTL9300_LB0MTCR_ADDR                                                                                   (0x5210)
  #define RTL9300_LB0MTCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9300_LB0MTCR_LX_TCEN_MASK                                                                         (0x1 << RTL9300_LB0MTCR_LX_TCEN_OFFSET)
  #define RTL9300_LB0MTCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9300_LB0MTCR_LX_TCT_MASK                                                                          (0x7 << RTL9300_LB0MTCR_LX_TCT_OFFSET)

#define RTL9300_LB0MTIR_ADDR                                                                                   (0x5214)
  #define RTL9300_LB0MTIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9300_LB0MTIR_LX_IP_MASK                                                                           (0x1 << RTL9300_LB0MTIR_LX_IP_OFFSET)

#define RTL9300_LB0MTMAR_ADDR                                                                                  (0x5218)
  #define RTL9300_LB0MTMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9300_LB0MTMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9300_LB0MTMAR_LX_TO_ADDR_OFFSET)

#define RTL9300_LB0STCR_ADDR                                                                                   (0x5220)
  #define RTL9300_LB0STCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9300_LB0STCR_LX_TCEN_MASK                                                                         (0x1 << RTL9300_LB0STCR_LX_TCEN_OFFSET)
  #define RTL9300_LB0STCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9300_LB0STCR_LX_TCT_MASK                                                                          (0x7 << RTL9300_LB0STCR_LX_TCT_OFFSET)

#define RTL9300_LB0STIR_ADDR                                                                                   (0x5224)
  #define RTL9300_LB0STIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9300_LB0STIR_LX_IP_MASK                                                                           (0x1 << RTL9300_LB0STIR_LX_IP_OFFSET)

#define RTL9300_LB0STMAR_ADDR                                                                                  (0x5228)
  #define RTL9300_LB0STMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9300_LB0STMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9300_LB0STMAR_LX_TO_ADDR_OFFSET)

#define RTL9300_LB1MTCR_ADDR                                                                                   (0x5230)
  #define RTL9300_LB1MTCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9300_LB1MTCR_LX_TCEN_MASK                                                                         (0x1 << RTL9300_LB1MTCR_LX_TCEN_OFFSET)
  #define RTL9300_LB1MTCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9300_LB1MTCR_LX_TCT_MASK                                                                          (0x7 << RTL9300_LB1MTCR_LX_TCT_OFFSET)

#define RTL9300_LB1MTIR_ADDR                                                                                   (0x5234)
  #define RTL9300_LB1MTIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9300_LB1MTIR_LX_IP_MASK                                                                           (0x1 << RTL9300_LB1MTIR_LX_IP_OFFSET)

#define RTL9300_LB1MTMAR_ADDR                                                                                  (0x5238)
  #define RTL9300_LB1MTMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9300_LB1MTMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9300_LB1MTMAR_LX_TO_ADDR_OFFSET)

#define RTL9300_LB1STCR_ADDR                                                                                   (0x5240)
  #define RTL9300_LB1STCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9300_LB1STCR_LX_TCEN_MASK                                                                         (0x1 << RTL9300_LB1STCR_LX_TCEN_OFFSET)
  #define RTL9300_LB1STCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9300_LB1STCR_LX_TCT_MASK                                                                          (0x7 << RTL9300_LB1STCR_LX_TCT_OFFSET)

#define RTL9300_LB1STIR_ADDR                                                                                   (0x5244)
  #define RTL9300_LB1STIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9300_LB1STIR_LX_IP_MASK                                                                           (0x1 << RTL9300_LB1STIR_LX_IP_OFFSET)

#define RTL9300_LB1STMAR_ADDR                                                                                  (0x5248)
  #define RTL9300_LB1STMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9300_LB1STMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9300_LB1STMAR_LX_TO_ADDR_OFFSET)

#define RTL9300_LB2MTCR_ADDR                                                                                   (0x5250)
  #define RTL9300_LB2MTCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9300_LB2MTCR_LX_TCEN_MASK                                                                         (0x1 << RTL9300_LB2MTCR_LX_TCEN_OFFSET)
  #define RTL9300_LB2MTCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9300_LB2MTCR_LX_TCT_MASK                                                                          (0x7 << RTL9300_LB2MTCR_LX_TCT_OFFSET)

#define RTL9300_LB2MTIR_ADDR                                                                                   (0x5254)
  #define RTL9300_LB2MTIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9300_LB2MTIR_LX_IP_MASK                                                                           (0x1 << RTL9300_LB2MTIR_LX_IP_OFFSET)

#define RTL9300_LB2MTMAR_ADDR                                                                                  (0x5258)
  #define RTL9300_LB2MTMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9300_LB2MTMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9300_LB2MTMAR_LX_TO_ADDR_OFFSET)

#define RTL9300_LB2STCR_ADDR                                                                                   (0x5260)
  #define RTL9300_LB2STCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9300_LB2STCR_LX_TCEN_MASK                                                                         (0x1 << RTL9300_LB2STCR_LX_TCEN_OFFSET)
  #define RTL9300_LB2STCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9300_LB2STCR_LX_TCT_MASK                                                                          (0x7 << RTL9300_LB2STCR_LX_TCT_OFFSET)

#define RTL9300_LB2STIR_ADDR                                                                                   (0x5264)
  #define RTL9300_LB2STIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9300_LB2STIR_LX_IP_MASK                                                                           (0x1 << RTL9300_LB2STIR_LX_IP_OFFSET)

#define RTL9300_LB2STMAR_ADDR                                                                                  (0x5268)
  #define RTL9300_LB2STMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9300_LB2STMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9300_LB2STMAR_LX_TO_ADDR_OFFSET)

/*
 * Feature: BUS_TRAF_GEN
 */
#define RTL9300_LX0_GDMA_CTRL_ADDR                                                                             (0x144000)
  #define RTL9300_LX0_GDMA_CTRL_ENABLE_OFFSET                                                                  (31)
  #define RTL9300_LX0_GDMA_CTRL_ENABLE_MASK                                                                    (0x1 << RTL9300_LX0_GDMA_CTRL_ENABLE_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_POLL_OFFSET                                                                    (30)
  #define RTL9300_LX0_GDMA_CTRL_POLL_MASK                                                                      (0x1 << RTL9300_LX0_GDMA_CTRL_POLL_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_BUS_TRAF_GEN_OFFSET                                                            (28)
  #define RTL9300_LX0_GDMA_CTRL_BUS_TRAF_GEN_MASK                                                              (0x3 << RTL9300_LX0_GDMA_CTRL_BUS_TRAF_GEN_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_FUNC_OFFSET                                                                    (24)
  #define RTL9300_LX0_GDMA_CTRL_FUNC_MASK                                                                      (0xF << RTL9300_LX0_GDMA_CTRL_FUNC_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_DUMMY23_OFFSET                                                                 (23)
  #define RTL9300_LX0_GDMA_CTRL_DUMMY23_MASK                                                                   (0x1 << RTL9300_LX0_GDMA_CTRL_DUMMY23_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_SWAP_TYPE_OFFSET                                                               (22)
  #define RTL9300_LX0_GDMA_CTRL_SWAP_TYPE_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_CTRL_SWAP_TYPE_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_ENT_SIZE_OFFSET                                                                (20)
  #define RTL9300_LX0_GDMA_CTRL_ENT_SIZE_MASK                                                                  (0x3 << RTL9300_LX0_GDMA_CTRL_ENT_SIZE_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_DUMMY19_10_OFFSET                                                              (10)
  #define RTL9300_LX0_GDMA_CTRL_DUMMY19_10_MASK                                                                (0x3FF << RTL9300_LX0_GDMA_CTRL_DUMMY19_10_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_DIS_CHECK_DDR_OFFSET                                                           (9)
  #define RTL9300_LX0_GDMA_CTRL_DIS_CHECK_DDR_MASK                                                             (0x1 << RTL9300_LX0_GDMA_CTRL_DIS_CHECK_DDR_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_DEBUG_SEL_OFFSET                                                               (8)
  #define RTL9300_LX0_GDMA_CTRL_DEBUG_SEL_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_CTRL_DEBUG_SEL_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_BURST_SIZE_OFFSET                                                              (6)
  #define RTL9300_LX0_GDMA_CTRL_BURST_SIZE_MASK                                                                (0x3 << RTL9300_LX0_GDMA_CTRL_BURST_SIZE_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_ENOUGH_THR_OFFSET                                                              (4)
  #define RTL9300_LX0_GDMA_CTRL_ENOUGH_THR_MASK                                                                (0x3 << RTL9300_LX0_GDMA_CTRL_ENOUGH_THR_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_DST_LOW_THR_OFFSET                                                             (2)
  #define RTL9300_LX0_GDMA_CTRL_DST_LOW_THR_MASK                                                               (0x3 << RTL9300_LX0_GDMA_CTRL_DST_LOW_THR_OFFSET)
  #define RTL9300_LX0_GDMA_CTRL_SRC_LOW_TH_OFFSET                                                              (0)
  #define RTL9300_LX0_GDMA_CTRL_SRC_LOW_TH_MASK                                                                (0x3 << RTL9300_LX0_GDMA_CTRL_SRC_LOW_TH_OFFSET)

#define RTL9300_LX0_GDMA_IM_ADDR                                                                               (0x144004)
  #define RTL9300_LX0_GDMA_IM_COMP_IE_OFFSET                                                                   (31)
  #define RTL9300_LX0_GDMA_IM_COMP_IE_MASK                                                                     (0x1 << RTL9300_LX0_GDMA_IM_COMP_IE_OFFSET)
  #define RTL9300_LX0_GDMA_IM_DUMMY30_29_OFFSET                                                                (29)
  #define RTL9300_LX0_GDMA_IM_DUMMY30_29_MASK                                                                  (0x3 << RTL9300_LX0_GDMA_IM_DUMMY30_29_OFFSET)
  #define RTL9300_LX0_GDMA_IM_NEED_CPU_IE_OFFSET                                                               (28)
  #define RTL9300_LX0_GDMA_IM_NEED_CPU_IE_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_IM_NEED_CPU_IE_OFFSET)
  #define RTL9300_LX0_GDMA_IM_RD_PKT_IE_OFFSET                                                                 (27)
  #define RTL9300_LX0_GDMA_IM_RD_PKT_IE_MASK                                                                   (0x1 << RTL9300_LX0_GDMA_IM_RD_PKT_IE_OFFSET)
  #define RTL9300_LX0_GDMA_IM_ERR_RCHK_IE_OFFSET                                                               (26)
  #define RTL9300_LX0_GDMA_IM_ERR_RCHK_IE_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_IM_ERR_RCHK_IE_OFFSET)
  #define RTL9300_LX0_GDMA_IM_ERR_RPRD_IE_OFFSET                                                               (25)
  #define RTL9300_LX0_GDMA_IM_ERR_RPRD_IE_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_IM_ERR_RPRD_IE_OFFSET)
  #define RTL9300_LX0_GDMA_IM_ERR_RRP_IE_OFFSET                                                                (24)
  #define RTL9300_LX0_GDMA_IM_ERR_RRP_IE_MASK                                                                  (0x1 << RTL9300_LX0_GDMA_IM_ERR_RRP_IE_OFFSET)
  #define RTL9300_LX0_GDMA_IM_WR_PKT_IE_OFFSET                                                                 (23)
  #define RTL9300_LX0_GDMA_IM_WR_PKT_IE_MASK                                                                   (0x1 << RTL9300_LX0_GDMA_IM_WR_PKT_IE_OFFSET)
  #define RTL9300_LX0_GDMA_IM_DUMMY22_OFFSET                                                                   (22)
  #define RTL9300_LX0_GDMA_IM_DUMMY22_MASK                                                                     (0x1 << RTL9300_LX0_GDMA_IM_DUMMY22_OFFSET)
  #define RTL9300_LX0_GDMA_IM_ERR_WPRD_IE_OFFSET                                                               (21)
  #define RTL9300_LX0_GDMA_IM_ERR_WPRD_IE_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_IM_ERR_WPRD_IE_OFFSET)
  #define RTL9300_LX0_GDMA_IM_ERR_WRP_IE_OFFSET                                                                (20)
  #define RTL9300_LX0_GDMA_IM_ERR_WRP_IE_MASK                                                                  (0x1 << RTL9300_LX0_GDMA_IM_ERR_WRP_IE_OFFSET)
  #define RTL9300_LX0_GDMA_IM_DUMMY19_0_OFFSET                                                                 (0)
  #define RTL9300_LX0_GDMA_IM_DUMMY19_0_MASK                                                                   (0xFFFFF << RTL9300_LX0_GDMA_IM_DUMMY19_0_OFFSET)

#define RTL9300_LX0_GDMA_IS_ADDR                                                                               (0x144008)
  #define RTL9300_LX0_GDMA_IS_COMP_IP_OFFSET                                                                   (31)
  #define RTL9300_LX0_GDMA_IS_COMP_IP_MASK                                                                     (0x1 << RTL9300_LX0_GDMA_IS_COMP_IP_OFFSET)
  #define RTL9300_LX0_GDMA_IS_NEED_CPU_IP_OFFSET                                                               (28)
  #define RTL9300_LX0_GDMA_IS_NEED_CPU_IP_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_IS_NEED_CPU_IP_OFFSET)
  #define RTL9300_LX0_GDMA_IS_RD_PKT_IP_OFFSET                                                                 (27)
  #define RTL9300_LX0_GDMA_IS_RD_PKT_IP_MASK                                                                   (0x1 << RTL9300_LX0_GDMA_IS_RD_PKT_IP_OFFSET)
  #define RTL9300_LX0_GDMA_IS_ERR_RCHK_IP_OFFSET                                                               (26)
  #define RTL9300_LX0_GDMA_IS_ERR_RCHK_IP_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_IS_ERR_RCHK_IP_OFFSET)
  #define RTL9300_LX0_GDMA_IS_ERR_RPRD_IP_OFFSET                                                               (25)
  #define RTL9300_LX0_GDMA_IS_ERR_RPRD_IP_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_IS_ERR_RPRD_IP_OFFSET)
  #define RTL9300_LX0_GDMA_IS_ERR_RRP_IP_OFFSET                                                                (24)
  #define RTL9300_LX0_GDMA_IS_ERR_RRP_IP_MASK                                                                  (0x1 << RTL9300_LX0_GDMA_IS_ERR_RRP_IP_OFFSET)
  #define RTL9300_LX0_GDMA_IS_WR_PKT_IP_OFFSET                                                                 (23)
  #define RTL9300_LX0_GDMA_IS_WR_PKT_IP_MASK                                                                   (0x1 << RTL9300_LX0_GDMA_IS_WR_PKT_IP_OFFSET)
  #define RTL9300_LX0_GDMA_IS_ERR_WPRD_IP_OFFSET                                                               (21)
  #define RTL9300_LX0_GDMA_IS_ERR_WPRD_IP_MASK                                                                 (0x1 << RTL9300_LX0_GDMA_IS_ERR_WPRD_IP_OFFSET)
  #define RTL9300_LX0_GDMA_IS_ERR_WRP_IP_OFFSET                                                                (20)
  #define RTL9300_LX0_GDMA_IS_ERR_WRP_IP_MASK                                                                  (0x1 << RTL9300_LX0_GDMA_IS_ERR_WRP_IP_OFFSET)

#define RTL9300_LX0_GDMA_ICVL_ADDR                                                                             (0x14400C)
  #define RTL9300_LX0_GDMA_ICVL_ICVL_OFFSET                                                                    (0)
  #define RTL9300_LX0_GDMA_ICVL_ICVL_MASK                                                                      (0xFFFFFFFF << RTL9300_LX0_GDMA_ICVL_ICVL_OFFSET)

#define RTL9300_LX0_BTG_WRITE_CTRL_ADDR                                                                        (0x144100)
  #define RTL9300_LX0_BTG_WRITE_CTRL_ENABLE_OFFSET                                                             (31)
  #define RTL9300_LX0_BTG_WRITE_CTRL_ENABLE_MASK                                                               (0x1 << RTL9300_LX0_BTG_WRITE_CTRL_ENABLE_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_CTRL_NO_USE30_OFFSET                                                           (23)
  #define RTL9300_LX0_BTG_WRITE_CTRL_NO_USE30_MASK                                                             (0xFF << RTL9300_LX0_BTG_WRITE_CTRL_NO_USE30_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_CTRL_REC_ERR_OFFSET                                                            (22)
  #define RTL9300_LX0_BTG_WRITE_CTRL_REC_ERR_MASK                                                              (0x1 << RTL9300_LX0_BTG_WRITE_CTRL_REC_ERR_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_CTRL_PREC_OFFSET                                                               (21)
  #define RTL9300_LX0_BTG_WRITE_CTRL_PREC_MASK                                                                 (0x1 << RTL9300_LX0_BTG_WRITE_CTRL_PREC_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_CTRL_INFINITE_OFFSET                                                           (20)
  #define RTL9300_LX0_BTG_WRITE_CTRL_INFINITE_MASK                                                             (0x1 << RTL9300_LX0_BTG_WRITE_CTRL_INFINITE_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_CTRL_NO_USE19_OFFSET                                                           (18)
  #define RTL9300_LX0_BTG_WRITE_CTRL_NO_USE19_MASK                                                             (0x3 << RTL9300_LX0_BTG_WRITE_CTRL_NO_USE19_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_CTRL_BURST_LEN_OFFSET                                                          (16)
  #define RTL9300_LX0_BTG_WRITE_CTRL_BURST_LEN_MASK                                                            (0x3 << RTL9300_LX0_BTG_WRITE_CTRL_BURST_LEN_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_CTRL_NO_USE15_OFFSET                                                           (13)
  #define RTL9300_LX0_BTG_WRITE_CTRL_NO_USE15_MASK                                                             (0x7 << RTL9300_LX0_BTG_WRITE_CTRL_NO_USE15_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_CTRL_PKT_LEN_OFFSET                                                            (5)
  #define RTL9300_LX0_BTG_WRITE_CTRL_PKT_LEN_MASK                                                              (0xFF << RTL9300_LX0_BTG_WRITE_CTRL_PKT_LEN_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_CTRL_NO_USE04_OFFSET                                                           (0)
  #define RTL9300_LX0_BTG_WRITE_CTRL_NO_USE04_MASK                                                             (0x1F << RTL9300_LX0_BTG_WRITE_CTRL_NO_USE04_OFFSET)

#define RTL9300_LX0_BTG_WRITE_ITER_ADDR                                                                        (0x144104)
  #define RTL9300_LX0_BTG_WRITE_ITER_ITER_OFFSET                                                               (0)
  #define RTL9300_LX0_BTG_WRITE_ITER_ITER_MASK                                                                 (0xFFFFFFFF << RTL9300_LX0_BTG_WRITE_ITER_ITER_OFFSET)

#define RTL9300_LX0_BTG_WRITE_RESP_TIME_ADDR                                                                   (0x144108)
  #define RTL9300_LX0_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET                                                     (0)
  #define RTL9300_LX0_BTG_WRITE_RESP_TIME_RESP_TIME_MASK                                                       (0xFFFFFFFF << RTL9300_LX0_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9300_LX0_BTG_WRITE_PERI_ADDR                                                                        (0x14410C)
  #define RTL9300_LX0_BTG_WRITE_PERI_PERIOD_OFFSET                                                             (0)
  #define RTL9300_LX0_BTG_WRITE_PERI_PERIOD_MASK                                                               (0xFFFFFFFF << RTL9300_LX0_BTG_WRITE_PERI_PERIOD_OFFSET)

#define RTL9300_LX0_BTG_WRITE_ADDR_ADDR                                                                        (0x144110)
  #define RTL9300_LX0_BTG_WRITE_ADDR_BASE_ADDR_OFFSET                                                          (0)
  #define RTL9300_LX0_BTG_WRITE_ADDR_BASE_ADDR_MASK                                                            (0xFFFFFFFF << RTL9300_LX0_BTG_WRITE_ADDR_BASE_ADDR_OFFSET)

#define RTL9300_LX0_BTG_WRITE_ADDR_MASK_ADDR                                                                   (0x144114)
  #define RTL9300_LX0_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET                                                      (0)
  #define RTL9300_LX0_BTG_WRITE_ADDR_MASK_ADDR_MSK_MASK                                                        (0xFFFFFFFF << RTL9300_LX0_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9300_LX0_BTG_WRITE_GAP_ADDR                                                                         (0x144118)
  #define RTL9300_LX0_BTG_WRITE_GAP_DEC_GAP_OFFSET                                                             (31)
  #define RTL9300_LX0_BTG_WRITE_GAP_DEC_GAP_MASK                                                               (0x1 << RTL9300_LX0_BTG_WRITE_GAP_DEC_GAP_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_GAP_NO_USE30_OFFSET                                                            (16)
  #define RTL9300_LX0_BTG_WRITE_GAP_NO_USE30_MASK                                                              (0x7FFF << RTL9300_LX0_BTG_WRITE_GAP_NO_USE30_OFFSET)
  #define RTL9300_LX0_BTG_WRITE_GAP_ADDR_GAP_OFFSET                                                            (0)
  #define RTL9300_LX0_BTG_WRITE_GAP_ADDR_GAP_MASK                                                              (0xFFFF << RTL9300_LX0_BTG_WRITE_GAP_ADDR_GAP_OFFSET)

#define RTL9300_LX0_BTG_WRITE_CURR_ADDR_ADDR                                                                   (0x14411C)
  #define RTL9300_LX0_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET                                                      (0)
  #define RTL9300_LX0_BTG_WRITE_CURR_ADDR_CUR_ADDR_MASK                                                        (0xFFFFFFFF << RTL9300_LX0_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9300_LX0_BTG_WRITE_RESP_FAIL_ADDR_ADDR                                                              (0x144120)
  #define RTL9300_LX0_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                (0)
  #define RTL9300_LX0_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                  (0xFFFFFFFF << RTL9300_LX0_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9300_LX0_BTG_WRITE_PERI_FAIL_ADDR_ADDR                                                              (0x144124)
  #define RTL9300_LX0_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                (0)
  #define RTL9300_LX0_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                  (0xFFFFFFFF << RTL9300_LX0_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9300_LX0_BTG_WRITE_MAX_RESP_TIME_ADDR                                                               (0x14412C)
  #define RTL9300_LX0_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                             (0)
  #define RTL9300_LX0_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                               (0xFFFFFFFF << RTL9300_LX0_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9300_LX0_BTC_WRITE_IN_VEC_ADDR(index)                                                               (0x144130 + (((index) << 2))) /* index: 0-15 */
  #define RTL9300_LX0_BTC_WRITE_IN_VEC_IN_VEC_OFFSET                                                           (0)
  #define RTL9300_LX0_BTC_WRITE_IN_VEC_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9300_LX0_BTC_WRITE_IN_VEC_IN_VEC_OFFSET)

#define RTL9300_LX0_BTG_READ_CTRL_ADDR                                                                         (0x144200)
  #define RTL9300_LX0_BTG_READ_CTRL_ENABLE_OFFSET                                                              (31)
  #define RTL9300_LX0_BTG_READ_CTRL_ENABLE_MASK                                                                (0x1 << RTL9300_LX0_BTG_READ_CTRL_ENABLE_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE30_OFFSET                                                            (26)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE30_MASK                                                              (0x1F << RTL9300_LX0_BTG_READ_CTRL_NO_USE30_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_CHK_MODE_OFFSET                                                            (24)
  #define RTL9300_LX0_BTG_READ_CTRL_CHK_MODE_MASK                                                              (0x3 << RTL9300_LX0_BTG_READ_CTRL_CHK_MODE_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE23_OFFSET                                                            (23)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE23_MASK                                                              (0x1 << RTL9300_LX0_BTG_READ_CTRL_NO_USE23_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_REC_ERR_OFFSET                                                             (22)
  #define RTL9300_LX0_BTG_READ_CTRL_REC_ERR_MASK                                                               (0x1 << RTL9300_LX0_BTG_READ_CTRL_REC_ERR_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_PREC_OFFSET                                                                (21)
  #define RTL9300_LX0_BTG_READ_CTRL_PREC_MASK                                                                  (0x1 << RTL9300_LX0_BTG_READ_CTRL_PREC_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_INFINITE_OFFSET                                                            (20)
  #define RTL9300_LX0_BTG_READ_CTRL_INFINITE_MASK                                                              (0x1 << RTL9300_LX0_BTG_READ_CTRL_INFINITE_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE19_OFFSET                                                            (18)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE19_MASK                                                              (0x3 << RTL9300_LX0_BTG_READ_CTRL_NO_USE19_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_BURST_LEN_OFFSET                                                           (16)
  #define RTL9300_LX0_BTG_READ_CTRL_BURST_LEN_MASK                                                             (0x3 << RTL9300_LX0_BTG_READ_CTRL_BURST_LEN_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE15_OFFSET                                                            (13)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE15_MASK                                                              (0x7 << RTL9300_LX0_BTG_READ_CTRL_NO_USE15_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_PKT_LEN_OFFSET                                                             (5)
  #define RTL9300_LX0_BTG_READ_CTRL_PKT_LEN_MASK                                                               (0xFF << RTL9300_LX0_BTG_READ_CTRL_PKT_LEN_OFFSET)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE04_OFFSET                                                            (0)
  #define RTL9300_LX0_BTG_READ_CTRL_NO_USE04_MASK                                                              (0x1F << RTL9300_LX0_BTG_READ_CTRL_NO_USE04_OFFSET)

#define RTL9300_LX0_BTG_READ_ITER_ADDR                                                                         (0x144204)
  #define RTL9300_LX0_BTG_READ_ITER_ITER_OFFSET                                                                (0)
  #define RTL9300_LX0_BTG_READ_ITER_ITER_MASK                                                                  (0xFFFFFFFF << RTL9300_LX0_BTG_READ_ITER_ITER_OFFSET)

#define RTL9300_LX0_BTG_READ_RESP_TIME_ADDR                                                                    (0x144208)
  #define RTL9300_LX0_BTG_READ_RESP_TIME_RESP_TIME_OFFSET                                                      (0)
  #define RTL9300_LX0_BTG_READ_RESP_TIME_RESP_TIME_MASK                                                        (0xFFFFFFFF << RTL9300_LX0_BTG_READ_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9300_LX0_BTG_READ_PERI_ADDR                                                                         (0x14420C)
  #define RTL9300_LX0_BTG_READ_PERI_PERIOD_OFFSET                                                              (0)
  #define RTL9300_LX0_BTG_READ_PERI_PERIOD_MASK                                                                (0xFFFFFFFF << RTL9300_LX0_BTG_READ_PERI_PERIOD_OFFSET)

#define RTL9300_LX0_BTG_READ_ADDR_ADDR                                                                         (0x144210)
  #define RTL9300_LX0_BTG_READ_ADDR_BASE_ADDR_OFFSET                                                           (0)
  #define RTL9300_LX0_BTG_READ_ADDR_BASE_ADDR_MASK                                                             (0xFFFFFFFF << RTL9300_LX0_BTG_READ_ADDR_BASE_ADDR_OFFSET)

#define RTL9300_LX0_BTG_READ_ADDR_MASK_ADDR                                                                    (0x144214)
  #define RTL9300_LX0_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET                                                       (0)
  #define RTL9300_LX0_BTG_READ_ADDR_MASK_ADDR_MSK_MASK                                                         (0xFFFFFFFF << RTL9300_LX0_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9300_LX0_BTG_READ_GAP_ADDR                                                                          (0x144218)
  #define RTL9300_LX0_BTG_READ_GAP_DEC_GAP_OFFSET                                                              (31)
  #define RTL9300_LX0_BTG_READ_GAP_DEC_GAP_MASK                                                                (0x1 << RTL9300_LX0_BTG_READ_GAP_DEC_GAP_OFFSET)
  #define RTL9300_LX0_BTG_READ_GAP_NO_USE30_OFFSET                                                             (16)
  #define RTL9300_LX0_BTG_READ_GAP_NO_USE30_MASK                                                               (0x7FFF << RTL9300_LX0_BTG_READ_GAP_NO_USE30_OFFSET)
  #define RTL9300_LX0_BTG_READ_GAP_ADDR_GAP_OFFSET                                                             (0)
  #define RTL9300_LX0_BTG_READ_GAP_ADDR_GAP_MASK                                                               (0xFFFF << RTL9300_LX0_BTG_READ_GAP_ADDR_GAP_OFFSET)

#define RTL9300_LX0_BTG_READ_CURR_ADDR_ADDR                                                                    (0x14421C)
  #define RTL9300_LX0_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET                                                       (0)
  #define RTL9300_LX0_BTG_READ_CURR_ADDR_CUR_ADDR_MASK                                                         (0xFFFFFFFF << RTL9300_LX0_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9300_LX0_BTG_READ_RESP_FAIL_ADDR_ADDR                                                               (0x144220)
  #define RTL9300_LX0_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                 (0)
  #define RTL9300_LX0_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                   (0xFFFFFFFF << RTL9300_LX0_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9300_LX0_BTG_READ_PERI_FAIL_ADDR_ADDR                                                               (0x144224)
  #define RTL9300_LX0_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                 (0)
  #define RTL9300_LX0_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                   (0xFFFFFFFF << RTL9300_LX0_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9300_LX0_BTG_READ_VERI_FAIL_ADDR_ADDR                                                               (0x144228)
  #define RTL9300_LX0_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET                                                  (0)
  #define RTL9300_LX0_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_MASK                                                    (0xFFFFFFFF << RTL9300_LX0_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET)

#define RTL9300_LX0_BTG_READ_MAX_RESP_TIME_ADDR                                                                (0x14422C)
  #define RTL9300_LX0_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                              (0)
  #define RTL9300_LX0_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                                (0xFFFFFFFF << RTL9300_LX0_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9300_LX0_BTG_READ_IN_VEC0_ADDR                                                                      (0x144230)
  #define RTL9300_LX0_BTG_READ_IN_VEC0_IN_VEC_OFFSET                                                           (0)
  #define RTL9300_LX0_BTG_READ_IN_VEC0_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9300_LX0_BTG_READ_IN_VEC0_IN_VEC_OFFSET)

#define RTL9300_LX0_BTG_READ_IN_VEC1_ADDR                                                                      (0x144234)
  #define RTL9300_LX0_BTG_READ_IN_VEC1_IN_VEC_OFFSET                                                           (0)
  #define RTL9300_LX0_BTG_READ_IN_VEC1_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9300_LX0_BTG_READ_IN_VEC1_IN_VEC_OFFSET)

#define RTL9300_LX0_BTG_READ_IN_VEC_IDX_ADDR(index)                                                            (0x144238 + (((index) << 2))) /* index: 0-12 */
  #define RTL9300_LX0_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET                                                        (0)
  #define RTL9300_LX0_BTG_READ_IN_VEC_IDX_IN_VEC_MASK                                                          (0xFFFFFFFF << RTL9300_LX0_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET)

/*
 * Feature: BUS_TRAF_GEN
 */
#define RTL9300_LX1_GDMA_CTRL_ADDR                                                                             (0xA000)
  #define RTL9300_LX1_GDMA_CTRL_ENABLE_OFFSET                                                                  (31)
  #define RTL9300_LX1_GDMA_CTRL_ENABLE_MASK                                                                    (0x1 << RTL9300_LX1_GDMA_CTRL_ENABLE_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_POLL_OFFSET                                                                    (30)
  #define RTL9300_LX1_GDMA_CTRL_POLL_MASK                                                                      (0x1 << RTL9300_LX1_GDMA_CTRL_POLL_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_BUS_TRAF_GEN_OFFSET                                                            (28)
  #define RTL9300_LX1_GDMA_CTRL_BUS_TRAF_GEN_MASK                                                              (0x3 << RTL9300_LX1_GDMA_CTRL_BUS_TRAF_GEN_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_FUNC_OFFSET                                                                    (24)
  #define RTL9300_LX1_GDMA_CTRL_FUNC_MASK                                                                      (0xF << RTL9300_LX1_GDMA_CTRL_FUNC_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_DUMMY23_OFFSET                                                                 (23)
  #define RTL9300_LX1_GDMA_CTRL_DUMMY23_MASK                                                                   (0x1 << RTL9300_LX1_GDMA_CTRL_DUMMY23_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_SWAP_TYPE_OFFSET                                                               (22)
  #define RTL9300_LX1_GDMA_CTRL_SWAP_TYPE_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_CTRL_SWAP_TYPE_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_ENT_SIZE_OFFSET                                                                (20)
  #define RTL9300_LX1_GDMA_CTRL_ENT_SIZE_MASK                                                                  (0x3 << RTL9300_LX1_GDMA_CTRL_ENT_SIZE_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_DUMMY19_10_OFFSET                                                              (10)
  #define RTL9300_LX1_GDMA_CTRL_DUMMY19_10_MASK                                                                (0x3FF << RTL9300_LX1_GDMA_CTRL_DUMMY19_10_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_DIS_CHECK_DDR_OFFSET                                                           (9)
  #define RTL9300_LX1_GDMA_CTRL_DIS_CHECK_DDR_MASK                                                             (0x1 << RTL9300_LX1_GDMA_CTRL_DIS_CHECK_DDR_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_DEBUG_SEL_OFFSET                                                               (8)
  #define RTL9300_LX1_GDMA_CTRL_DEBUG_SEL_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_CTRL_DEBUG_SEL_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_BURST_SIZE_OFFSET                                                              (6)
  #define RTL9300_LX1_GDMA_CTRL_BURST_SIZE_MASK                                                                (0x3 << RTL9300_LX1_GDMA_CTRL_BURST_SIZE_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_ENOUGH_THR_OFFSET                                                              (4)
  #define RTL9300_LX1_GDMA_CTRL_ENOUGH_THR_MASK                                                                (0x3 << RTL9300_LX1_GDMA_CTRL_ENOUGH_THR_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_DST_LOW_THR_OFFSET                                                             (2)
  #define RTL9300_LX1_GDMA_CTRL_DST_LOW_THR_MASK                                                               (0x3 << RTL9300_LX1_GDMA_CTRL_DST_LOW_THR_OFFSET)
  #define RTL9300_LX1_GDMA_CTRL_SRC_LOW_TH_OFFSET                                                              (0)
  #define RTL9300_LX1_GDMA_CTRL_SRC_LOW_TH_MASK                                                                (0x3 << RTL9300_LX1_GDMA_CTRL_SRC_LOW_TH_OFFSET)

#define RTL9300_LX1_GDMA_IM_ADDR                                                                               (0xA004)
  #define RTL9300_LX1_GDMA_IM_COMP_IE_OFFSET                                                                   (31)
  #define RTL9300_LX1_GDMA_IM_COMP_IE_MASK                                                                     (0x1 << RTL9300_LX1_GDMA_IM_COMP_IE_OFFSET)
  #define RTL9300_LX1_GDMA_IM_DUMMY30_29_OFFSET                                                                (29)
  #define RTL9300_LX1_GDMA_IM_DUMMY30_29_MASK                                                                  (0x3 << RTL9300_LX1_GDMA_IM_DUMMY30_29_OFFSET)
  #define RTL9300_LX1_GDMA_IM_NEED_CPU_IE_OFFSET                                                               (28)
  #define RTL9300_LX1_GDMA_IM_NEED_CPU_IE_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_IM_NEED_CPU_IE_OFFSET)
  #define RTL9300_LX1_GDMA_IM_RD_PKT_IE_OFFSET                                                                 (27)
  #define RTL9300_LX1_GDMA_IM_RD_PKT_IE_MASK                                                                   (0x1 << RTL9300_LX1_GDMA_IM_RD_PKT_IE_OFFSET)
  #define RTL9300_LX1_GDMA_IM_ERR_RCHK_IE_OFFSET                                                               (26)
  #define RTL9300_LX1_GDMA_IM_ERR_RCHK_IE_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_IM_ERR_RCHK_IE_OFFSET)
  #define RTL9300_LX1_GDMA_IM_ERR_RPRD_IE_OFFSET                                                               (25)
  #define RTL9300_LX1_GDMA_IM_ERR_RPRD_IE_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_IM_ERR_RPRD_IE_OFFSET)
  #define RTL9300_LX1_GDMA_IM_ERR_RRP_IE_OFFSET                                                                (24)
  #define RTL9300_LX1_GDMA_IM_ERR_RRP_IE_MASK                                                                  (0x1 << RTL9300_LX1_GDMA_IM_ERR_RRP_IE_OFFSET)
  #define RTL9300_LX1_GDMA_IM_WR_PKT_IE_OFFSET                                                                 (23)
  #define RTL9300_LX1_GDMA_IM_WR_PKT_IE_MASK                                                                   (0x1 << RTL9300_LX1_GDMA_IM_WR_PKT_IE_OFFSET)
  #define RTL9300_LX1_GDMA_IM_DUMMY22_OFFSET                                                                   (22)
  #define RTL9300_LX1_GDMA_IM_DUMMY22_MASK                                                                     (0x1 << RTL9300_LX1_GDMA_IM_DUMMY22_OFFSET)
  #define RTL9300_LX1_GDMA_IM_ERR_WPRD_IE_OFFSET                                                               (21)
  #define RTL9300_LX1_GDMA_IM_ERR_WPRD_IE_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_IM_ERR_WPRD_IE_OFFSET)
  #define RTL9300_LX1_GDMA_IM_ERR_WRP_IE_OFFSET                                                                (20)
  #define RTL9300_LX1_GDMA_IM_ERR_WRP_IE_MASK                                                                  (0x1 << RTL9300_LX1_GDMA_IM_ERR_WRP_IE_OFFSET)
  #define RTL9300_LX1_GDMA_IM_DUMMY19_0_OFFSET                                                                 (0)
  #define RTL9300_LX1_GDMA_IM_DUMMY19_0_MASK                                                                   (0xFFFFF << RTL9300_LX1_GDMA_IM_DUMMY19_0_OFFSET)

#define RTL9300_LX1_GDMA_IS_ADDR                                                                               (0xA008)
  #define RTL9300_LX1_GDMA_IS_COMP_IP_OFFSET                                                                   (31)
  #define RTL9300_LX1_GDMA_IS_COMP_IP_MASK                                                                     (0x1 << RTL9300_LX1_GDMA_IS_COMP_IP_OFFSET)
  #define RTL9300_LX1_GDMA_IS_NEED_CPU_IP_OFFSET                                                               (28)
  #define RTL9300_LX1_GDMA_IS_NEED_CPU_IP_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_IS_NEED_CPU_IP_OFFSET)
  #define RTL9300_LX1_GDMA_IS_RD_PKT_IP_OFFSET                                                                 (27)
  #define RTL9300_LX1_GDMA_IS_RD_PKT_IP_MASK                                                                   (0x1 << RTL9300_LX1_GDMA_IS_RD_PKT_IP_OFFSET)
  #define RTL9300_LX1_GDMA_IS_ERR_RCHK_IP_OFFSET                                                               (26)
  #define RTL9300_LX1_GDMA_IS_ERR_RCHK_IP_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_IS_ERR_RCHK_IP_OFFSET)
  #define RTL9300_LX1_GDMA_IS_ERR_RPRD_IP_OFFSET                                                               (25)
  #define RTL9300_LX1_GDMA_IS_ERR_RPRD_IP_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_IS_ERR_RPRD_IP_OFFSET)
  #define RTL9300_LX1_GDMA_IS_ERR_RRP_IP_OFFSET                                                                (24)
  #define RTL9300_LX1_GDMA_IS_ERR_RRP_IP_MASK                                                                  (0x1 << RTL9300_LX1_GDMA_IS_ERR_RRP_IP_OFFSET)
  #define RTL9300_LX1_GDMA_IS_WR_PKT_IP_OFFSET                                                                 (23)
  #define RTL9300_LX1_GDMA_IS_WR_PKT_IP_MASK                                                                   (0x1 << RTL9300_LX1_GDMA_IS_WR_PKT_IP_OFFSET)
  #define RTL9300_LX1_GDMA_IS_ERR_WPRD_IP_OFFSET                                                               (21)
  #define RTL9300_LX1_GDMA_IS_ERR_WPRD_IP_MASK                                                                 (0x1 << RTL9300_LX1_GDMA_IS_ERR_WPRD_IP_OFFSET)
  #define RTL9300_LX1_GDMA_IS_ERR_WRP_IP_OFFSET                                                                (20)
  #define RTL9300_LX1_GDMA_IS_ERR_WRP_IP_MASK                                                                  (0x1 << RTL9300_LX1_GDMA_IS_ERR_WRP_IP_OFFSET)

#define RTL9300_LX1_GDMA_ICVL_ADDR                                                                             (0xA00C)
  #define RTL9300_LX1_GDMA_ICVL_ICVL_OFFSET                                                                    (0)
  #define RTL9300_LX1_GDMA_ICVL_ICVL_MASK                                                                      (0xFFFFFFFF << RTL9300_LX1_GDMA_ICVL_ICVL_OFFSET)

#define RTL9300_LX1_BTG_WRITE_CTRL_ADDR                                                                        (0xA100)
  #define RTL9300_LX1_BTG_WRITE_CTRL_ENABLE_OFFSET                                                             (31)
  #define RTL9300_LX1_BTG_WRITE_CTRL_ENABLE_MASK                                                               (0x1 << RTL9300_LX1_BTG_WRITE_CTRL_ENABLE_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_CTRL_NO_USE30_OFFSET                                                           (23)
  #define RTL9300_LX1_BTG_WRITE_CTRL_NO_USE30_MASK                                                             (0xFF << RTL9300_LX1_BTG_WRITE_CTRL_NO_USE30_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_CTRL_REC_ERR_OFFSET                                                            (22)
  #define RTL9300_LX1_BTG_WRITE_CTRL_REC_ERR_MASK                                                              (0x1 << RTL9300_LX1_BTG_WRITE_CTRL_REC_ERR_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_CTRL_PREC_OFFSET                                                               (21)
  #define RTL9300_LX1_BTG_WRITE_CTRL_PREC_MASK                                                                 (0x1 << RTL9300_LX1_BTG_WRITE_CTRL_PREC_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_CTRL_INFINITE_OFFSET                                                           (20)
  #define RTL9300_LX1_BTG_WRITE_CTRL_INFINITE_MASK                                                             (0x1 << RTL9300_LX1_BTG_WRITE_CTRL_INFINITE_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_CTRL_NO_USE19_OFFSET                                                           (18)
  #define RTL9300_LX1_BTG_WRITE_CTRL_NO_USE19_MASK                                                             (0x3 << RTL9300_LX1_BTG_WRITE_CTRL_NO_USE19_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_CTRL_BURST_LEN_OFFSET                                                          (16)
  #define RTL9300_LX1_BTG_WRITE_CTRL_BURST_LEN_MASK                                                            (0x3 << RTL9300_LX1_BTG_WRITE_CTRL_BURST_LEN_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_CTRL_NO_USE15_OFFSET                                                           (13)
  #define RTL9300_LX1_BTG_WRITE_CTRL_NO_USE15_MASK                                                             (0x7 << RTL9300_LX1_BTG_WRITE_CTRL_NO_USE15_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_CTRL_PKT_LEN_OFFSET                                                            (5)
  #define RTL9300_LX1_BTG_WRITE_CTRL_PKT_LEN_MASK                                                              (0xFF << RTL9300_LX1_BTG_WRITE_CTRL_PKT_LEN_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_CTRL_NO_USE04_OFFSET                                                           (0)
  #define RTL9300_LX1_BTG_WRITE_CTRL_NO_USE04_MASK                                                             (0x1F << RTL9300_LX1_BTG_WRITE_CTRL_NO_USE04_OFFSET)

#define RTL9300_LX1_BTG_WRITE_ITER_ADDR                                                                        (0xA104)
  #define RTL9300_LX1_BTG_WRITE_ITER_ITER_OFFSET                                                               (0)
  #define RTL9300_LX1_BTG_WRITE_ITER_ITER_MASK                                                                 (0xFFFFFFFF << RTL9300_LX1_BTG_WRITE_ITER_ITER_OFFSET)

#define RTL9300_LX1_BTG_WRITE_RESP_TIME_ADDR                                                                   (0xA108)
  #define RTL9300_LX1_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET                                                     (0)
  #define RTL9300_LX1_BTG_WRITE_RESP_TIME_RESP_TIME_MASK                                                       (0xFFFFFFFF << RTL9300_LX1_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9300_LX1_BTG_WRITE_PERI_ADDR                                                                        (0xA10C)
  #define RTL9300_LX1_BTG_WRITE_PERI_PERIOD_OFFSET                                                             (0)
  #define RTL9300_LX1_BTG_WRITE_PERI_PERIOD_MASK                                                               (0xFFFFFFFF << RTL9300_LX1_BTG_WRITE_PERI_PERIOD_OFFSET)

#define RTL9300_LX1_BTG_WRITE_ADDR_ADDR                                                                        (0xA110)
  #define RTL9300_LX1_BTG_WRITE_ADDR_BASE_ADDR_OFFSET                                                          (0)
  #define RTL9300_LX1_BTG_WRITE_ADDR_BASE_ADDR_MASK                                                            (0xFFFFFFFF << RTL9300_LX1_BTG_WRITE_ADDR_BASE_ADDR_OFFSET)

#define RTL9300_LX1_BTG_WRITE_ADDR_MASK_ADDR                                                                   (0xA114)
  #define RTL9300_LX1_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET                                                      (0)
  #define RTL9300_LX1_BTG_WRITE_ADDR_MASK_ADDR_MSK_MASK                                                        (0xFFFFFFFF << RTL9300_LX1_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9300_LX1_BTG_WRITE_GAP_ADDR                                                                         (0xA118)
  #define RTL9300_LX1_BTG_WRITE_GAP_DEC_GAP_OFFSET                                                             (31)
  #define RTL9300_LX1_BTG_WRITE_GAP_DEC_GAP_MASK                                                               (0x1 << RTL9300_LX1_BTG_WRITE_GAP_DEC_GAP_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_GAP_NO_USE30_OFFSET                                                            (16)
  #define RTL9300_LX1_BTG_WRITE_GAP_NO_USE30_MASK                                                              (0x7FFF << RTL9300_LX1_BTG_WRITE_GAP_NO_USE30_OFFSET)
  #define RTL9300_LX1_BTG_WRITE_GAP_ADDR_GAP_OFFSET                                                            (0)
  #define RTL9300_LX1_BTG_WRITE_GAP_ADDR_GAP_MASK                                                              (0xFFFF << RTL9300_LX1_BTG_WRITE_GAP_ADDR_GAP_OFFSET)

#define RTL9300_LX1_BTG_WRITE_CURR_ADDR_ADDR                                                                   (0xA11C)
  #define RTL9300_LX1_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET                                                      (0)
  #define RTL9300_LX1_BTG_WRITE_CURR_ADDR_CUR_ADDR_MASK                                                        (0xFFFFFFFF << RTL9300_LX1_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9300_LX1_BTG_WRITE_RESP_FAIL_ADDR_ADDR                                                              (0xA120)
  #define RTL9300_LX1_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                (0)
  #define RTL9300_LX1_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                  (0xFFFFFFFF << RTL9300_LX1_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9300_LX1_BTG_WRITE_PERI_FAIL_ADDR_ADDR                                                              (0xA124)
  #define RTL9300_LX1_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                (0)
  #define RTL9300_LX1_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                  (0xFFFFFFFF << RTL9300_LX1_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9300_LX1_BTG_WRITE_MAX_RESP_TIME_ADDR                                                               (0xA12C)
  #define RTL9300_LX1_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                             (0)
  #define RTL9300_LX1_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                               (0xFFFFFFFF << RTL9300_LX1_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9300_LX1_BTC_WRITE_IN_VEC_ADDR(index)                                                               (0xA130 + (((index) << 2))) /* index: 0-15 */
  #define RTL9300_LX1_BTC_WRITE_IN_VEC_IN_VEC_OFFSET                                                           (0)
  #define RTL9300_LX1_BTC_WRITE_IN_VEC_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9300_LX1_BTC_WRITE_IN_VEC_IN_VEC_OFFSET)

#define RTL9300_LX1_BTG_READ_CTRL_ADDR                                                                         (0xA200)
  #define RTL9300_LX1_BTG_READ_CTRL_ENABLE_OFFSET                                                              (31)
  #define RTL9300_LX1_BTG_READ_CTRL_ENABLE_MASK                                                                (0x1 << RTL9300_LX1_BTG_READ_CTRL_ENABLE_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE30_OFFSET                                                            (26)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE30_MASK                                                              (0x1F << RTL9300_LX1_BTG_READ_CTRL_NO_USE30_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_CHK_MODE_OFFSET                                                            (24)
  #define RTL9300_LX1_BTG_READ_CTRL_CHK_MODE_MASK                                                              (0x3 << RTL9300_LX1_BTG_READ_CTRL_CHK_MODE_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE23_OFFSET                                                            (23)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE23_MASK                                                              (0x1 << RTL9300_LX1_BTG_READ_CTRL_NO_USE23_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_REC_ERR_OFFSET                                                             (22)
  #define RTL9300_LX1_BTG_READ_CTRL_REC_ERR_MASK                                                               (0x1 << RTL9300_LX1_BTG_READ_CTRL_REC_ERR_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_PREC_OFFSET                                                                (21)
  #define RTL9300_LX1_BTG_READ_CTRL_PREC_MASK                                                                  (0x1 << RTL9300_LX1_BTG_READ_CTRL_PREC_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_INFINITE_OFFSET                                                            (20)
  #define RTL9300_LX1_BTG_READ_CTRL_INFINITE_MASK                                                              (0x1 << RTL9300_LX1_BTG_READ_CTRL_INFINITE_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE19_OFFSET                                                            (18)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE19_MASK                                                              (0x3 << RTL9300_LX1_BTG_READ_CTRL_NO_USE19_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_BURST_LEN_OFFSET                                                           (16)
  #define RTL9300_LX1_BTG_READ_CTRL_BURST_LEN_MASK                                                             (0x3 << RTL9300_LX1_BTG_READ_CTRL_BURST_LEN_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE15_OFFSET                                                            (13)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE15_MASK                                                              (0x7 << RTL9300_LX1_BTG_READ_CTRL_NO_USE15_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_PKT_LEN_OFFSET                                                             (5)
  #define RTL9300_LX1_BTG_READ_CTRL_PKT_LEN_MASK                                                               (0xFF << RTL9300_LX1_BTG_READ_CTRL_PKT_LEN_OFFSET)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE04_OFFSET                                                            (0)
  #define RTL9300_LX1_BTG_READ_CTRL_NO_USE04_MASK                                                              (0x1F << RTL9300_LX1_BTG_READ_CTRL_NO_USE04_OFFSET)

#define RTL9300_LX1_BTG_READ_ITER_ADDR                                                                         (0xA204)
  #define RTL9300_LX1_BTG_READ_ITER_ITER_OFFSET                                                                (0)
  #define RTL9300_LX1_BTG_READ_ITER_ITER_MASK                                                                  (0xFFFFFFFF << RTL9300_LX1_BTG_READ_ITER_ITER_OFFSET)

#define RTL9300_LX1_BTG_READ_RESP_TIME_ADDR                                                                    (0xA208)
  #define RTL9300_LX1_BTG_READ_RESP_TIME_RESP_TIME_OFFSET                                                      (0)
  #define RTL9300_LX1_BTG_READ_RESP_TIME_RESP_TIME_MASK                                                        (0xFFFFFFFF << RTL9300_LX1_BTG_READ_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9300_LX1_BTG_READ_PERI_ADDR                                                                         (0xA20C)
  #define RTL9300_LX1_BTG_READ_PERI_PERIOD_OFFSET                                                              (0)
  #define RTL9300_LX1_BTG_READ_PERI_PERIOD_MASK                                                                (0xFFFFFFFF << RTL9300_LX1_BTG_READ_PERI_PERIOD_OFFSET)

#define RTL9300_LX1_BTG_READ_ADDR_ADDR                                                                         (0xA210)
  #define RTL9300_LX1_BTG_READ_ADDR_BASE_ADDR_OFFSET                                                           (0)
  #define RTL9300_LX1_BTG_READ_ADDR_BASE_ADDR_MASK                                                             (0xFFFFFFFF << RTL9300_LX1_BTG_READ_ADDR_BASE_ADDR_OFFSET)

#define RTL9300_LX1_BTG_READ_ADDR_MASK_ADDR                                                                    (0xA214)
  #define RTL9300_LX1_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET                                                       (0)
  #define RTL9300_LX1_BTG_READ_ADDR_MASK_ADDR_MSK_MASK                                                         (0xFFFFFFFF << RTL9300_LX1_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9300_LX1_BTG_READ_GAP_ADDR                                                                          (0xA218)
  #define RTL9300_LX1_BTG_READ_GAP_DEC_GAP_OFFSET                                                              (31)
  #define RTL9300_LX1_BTG_READ_GAP_DEC_GAP_MASK                                                                (0x1 << RTL9300_LX1_BTG_READ_GAP_DEC_GAP_OFFSET)
  #define RTL9300_LX1_BTG_READ_GAP_NO_USE30_OFFSET                                                             (16)
  #define RTL9300_LX1_BTG_READ_GAP_NO_USE30_MASK                                                               (0x7FFF << RTL9300_LX1_BTG_READ_GAP_NO_USE30_OFFSET)
  #define RTL9300_LX1_BTG_READ_GAP_ADDR_GAP_OFFSET                                                             (0)
  #define RTL9300_LX1_BTG_READ_GAP_ADDR_GAP_MASK                                                               (0xFFFF << RTL9300_LX1_BTG_READ_GAP_ADDR_GAP_OFFSET)

#define RTL9300_LX1_BTG_READ_CURR_ADDR_ADDR                                                                    (0xA21C)
  #define RTL9300_LX1_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET                                                       (0)
  #define RTL9300_LX1_BTG_READ_CURR_ADDR_CUR_ADDR_MASK                                                         (0xFFFFFFFF << RTL9300_LX1_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9300_LX1_BTG_READ_RESP_FAIL_ADDR_ADDR                                                               (0xA220)
  #define RTL9300_LX1_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                 (0)
  #define RTL9300_LX1_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                   (0xFFFFFFFF << RTL9300_LX1_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9300_LX1_BTG_READ_PERI_FAIL_ADDR_ADDR                                                               (0xA224)
  #define RTL9300_LX1_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                 (0)
  #define RTL9300_LX1_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                   (0xFFFFFFFF << RTL9300_LX1_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9300_LX1_BTG_READ_VERI_FAIL_ADDR_ADDR                                                               (0xA228)
  #define RTL9300_LX1_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET                                                  (0)
  #define RTL9300_LX1_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_MASK                                                    (0xFFFFFFFF << RTL9300_LX1_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET)

#define RTL9300_LX1_BTG_READ_MAX_RESP_TIME_ADDR                                                                (0xA22C)
  #define RTL9300_LX1_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                              (0)
  #define RTL9300_LX1_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                                (0xFFFFFFFF << RTL9300_LX1_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9300_LX1_BTG_READ_IN_VEC0_ADDR                                                                      (0xA230)
  #define RTL9300_LX1_BTG_READ_IN_VEC0_IN_VEC_OFFSET                                                           (0)
  #define RTL9300_LX1_BTG_READ_IN_VEC0_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9300_LX1_BTG_READ_IN_VEC0_IN_VEC_OFFSET)

#define RTL9300_LX1_BTG_READ_IN_VEC1_ADDR                                                                      (0xA234)
  #define RTL9300_LX1_BTG_READ_IN_VEC1_IN_VEC_OFFSET                                                           (0)
  #define RTL9300_LX1_BTG_READ_IN_VEC1_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9300_LX1_BTG_READ_IN_VEC1_IN_VEC_OFFSET)

#define RTL9300_LX1_BTG_READ_IN_VEC_IDX_ADDR(index)                                                            (0xA238 + (((index) << 2))) /* index: 0-12 */
  #define RTL9300_LX1_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET                                                        (0)
  #define RTL9300_LX1_BTG_READ_IN_VEC_IDX_IN_VEC_MASK                                                          (0xFFFFFFFF << RTL9300_LX1_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET)

/*
 * Feature: BUS_TRAF_GEN
 */
#define RTL9300_LX2_GDMA_CTRL_ADDR                                                                             (0x18000)
  #define RTL9300_LX2_GDMA_CTRL_ENABLE_OFFSET                                                                  (31)
  #define RTL9300_LX2_GDMA_CTRL_ENABLE_MASK                                                                    (0x1 << RTL9300_LX2_GDMA_CTRL_ENABLE_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_POLL_OFFSET                                                                    (30)
  #define RTL9300_LX2_GDMA_CTRL_POLL_MASK                                                                      (0x1 << RTL9300_LX2_GDMA_CTRL_POLL_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_BUS_TRAF_GEN_OFFSET                                                            (28)
  #define RTL9300_LX2_GDMA_CTRL_BUS_TRAF_GEN_MASK                                                              (0x3 << RTL9300_LX2_GDMA_CTRL_BUS_TRAF_GEN_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_FUNC_OFFSET                                                                    (24)
  #define RTL9300_LX2_GDMA_CTRL_FUNC_MASK                                                                      (0xF << RTL9300_LX2_GDMA_CTRL_FUNC_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_DUMMY23_OFFSET                                                                 (23)
  #define RTL9300_LX2_GDMA_CTRL_DUMMY23_MASK                                                                   (0x1 << RTL9300_LX2_GDMA_CTRL_DUMMY23_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_SWAP_TYPE_OFFSET                                                               (22)
  #define RTL9300_LX2_GDMA_CTRL_SWAP_TYPE_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_CTRL_SWAP_TYPE_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_ENT_SIZE_OFFSET                                                                (20)
  #define RTL9300_LX2_GDMA_CTRL_ENT_SIZE_MASK                                                                  (0x3 << RTL9300_LX2_GDMA_CTRL_ENT_SIZE_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_DUMMY19_10_OFFSET                                                              (10)
  #define RTL9300_LX2_GDMA_CTRL_DUMMY19_10_MASK                                                                (0x3FF << RTL9300_LX2_GDMA_CTRL_DUMMY19_10_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_DIS_CHECK_DDR_OFFSET                                                           (9)
  #define RTL9300_LX2_GDMA_CTRL_DIS_CHECK_DDR_MASK                                                             (0x1 << RTL9300_LX2_GDMA_CTRL_DIS_CHECK_DDR_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_DEBUG_SEL_OFFSET                                                               (8)
  #define RTL9300_LX2_GDMA_CTRL_DEBUG_SEL_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_CTRL_DEBUG_SEL_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_BURST_SIZE_OFFSET                                                              (6)
  #define RTL9300_LX2_GDMA_CTRL_BURST_SIZE_MASK                                                                (0x3 << RTL9300_LX2_GDMA_CTRL_BURST_SIZE_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_ENOUGH_THR_OFFSET                                                              (4)
  #define RTL9300_LX2_GDMA_CTRL_ENOUGH_THR_MASK                                                                (0x3 << RTL9300_LX2_GDMA_CTRL_ENOUGH_THR_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_DST_LOW_THR_OFFSET                                                             (2)
  #define RTL9300_LX2_GDMA_CTRL_DST_LOW_THR_MASK                                                               (0x3 << RTL9300_LX2_GDMA_CTRL_DST_LOW_THR_OFFSET)
  #define RTL9300_LX2_GDMA_CTRL_SRC_LOW_TH_OFFSET                                                              (0)
  #define RTL9300_LX2_GDMA_CTRL_SRC_LOW_TH_MASK                                                                (0x3 << RTL9300_LX2_GDMA_CTRL_SRC_LOW_TH_OFFSET)

#define RTL9300_LX2_GDMA_IM_ADDR                                                                               (0x18004)
  #define RTL9300_LX2_GDMA_IM_COMP_IE_OFFSET                                                                   (31)
  #define RTL9300_LX2_GDMA_IM_COMP_IE_MASK                                                                     (0x1 << RTL9300_LX2_GDMA_IM_COMP_IE_OFFSET)
  #define RTL9300_LX2_GDMA_IM_DUMMY30_29_OFFSET                                                                (29)
  #define RTL9300_LX2_GDMA_IM_DUMMY30_29_MASK                                                                  (0x3 << RTL9300_LX2_GDMA_IM_DUMMY30_29_OFFSET)
  #define RTL9300_LX2_GDMA_IM_NEED_CPU_IE_OFFSET                                                               (28)
  #define RTL9300_LX2_GDMA_IM_NEED_CPU_IE_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_IM_NEED_CPU_IE_OFFSET)
  #define RTL9300_LX2_GDMA_IM_RD_PKT_IE_OFFSET                                                                 (27)
  #define RTL9300_LX2_GDMA_IM_RD_PKT_IE_MASK                                                                   (0x1 << RTL9300_LX2_GDMA_IM_RD_PKT_IE_OFFSET)
  #define RTL9300_LX2_GDMA_IM_ERR_RCHK_IE_OFFSET                                                               (26)
  #define RTL9300_LX2_GDMA_IM_ERR_RCHK_IE_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_IM_ERR_RCHK_IE_OFFSET)
  #define RTL9300_LX2_GDMA_IM_ERR_RPRD_IE_OFFSET                                                               (25)
  #define RTL9300_LX2_GDMA_IM_ERR_RPRD_IE_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_IM_ERR_RPRD_IE_OFFSET)
  #define RTL9300_LX2_GDMA_IM_ERR_RRP_IE_OFFSET                                                                (24)
  #define RTL9300_LX2_GDMA_IM_ERR_RRP_IE_MASK                                                                  (0x1 << RTL9300_LX2_GDMA_IM_ERR_RRP_IE_OFFSET)
  #define RTL9300_LX2_GDMA_IM_WR_PKT_IE_OFFSET                                                                 (23)
  #define RTL9300_LX2_GDMA_IM_WR_PKT_IE_MASK                                                                   (0x1 << RTL9300_LX2_GDMA_IM_WR_PKT_IE_OFFSET)
  #define RTL9300_LX2_GDMA_IM_DUMMY22_OFFSET                                                                   (22)
  #define RTL9300_LX2_GDMA_IM_DUMMY22_MASK                                                                     (0x1 << RTL9300_LX2_GDMA_IM_DUMMY22_OFFSET)
  #define RTL9300_LX2_GDMA_IM_ERR_WPRD_IE_OFFSET                                                               (21)
  #define RTL9300_LX2_GDMA_IM_ERR_WPRD_IE_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_IM_ERR_WPRD_IE_OFFSET)
  #define RTL9300_LX2_GDMA_IM_ERR_WRP_IE_OFFSET                                                                (20)
  #define RTL9300_LX2_GDMA_IM_ERR_WRP_IE_MASK                                                                  (0x1 << RTL9300_LX2_GDMA_IM_ERR_WRP_IE_OFFSET)
  #define RTL9300_LX2_GDMA_IM_DUMMY19_0_OFFSET                                                                 (0)
  #define RTL9300_LX2_GDMA_IM_DUMMY19_0_MASK                                                                   (0xFFFFF << RTL9300_LX2_GDMA_IM_DUMMY19_0_OFFSET)

#define RTL9300_LX2_GDMA_IS_ADDR                                                                               (0x18008)
  #define RTL9300_LX2_GDMA_IS_COMP_IP_OFFSET                                                                   (31)
  #define RTL9300_LX2_GDMA_IS_COMP_IP_MASK                                                                     (0x1 << RTL9300_LX2_GDMA_IS_COMP_IP_OFFSET)
  #define RTL9300_LX2_GDMA_IS_NEED_CPU_IP_OFFSET                                                               (28)
  #define RTL9300_LX2_GDMA_IS_NEED_CPU_IP_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_IS_NEED_CPU_IP_OFFSET)
  #define RTL9300_LX2_GDMA_IS_RD_PKT_IP_OFFSET                                                                 (27)
  #define RTL9300_LX2_GDMA_IS_RD_PKT_IP_MASK                                                                   (0x1 << RTL9300_LX2_GDMA_IS_RD_PKT_IP_OFFSET)
  #define RTL9300_LX2_GDMA_IS_ERR_RCHK_IP_OFFSET                                                               (26)
  #define RTL9300_LX2_GDMA_IS_ERR_RCHK_IP_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_IS_ERR_RCHK_IP_OFFSET)
  #define RTL9300_LX2_GDMA_IS_ERR_RPRD_IP_OFFSET                                                               (25)
  #define RTL9300_LX2_GDMA_IS_ERR_RPRD_IP_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_IS_ERR_RPRD_IP_OFFSET)
  #define RTL9300_LX2_GDMA_IS_ERR_RRP_IP_OFFSET                                                                (24)
  #define RTL9300_LX2_GDMA_IS_ERR_RRP_IP_MASK                                                                  (0x1 << RTL9300_LX2_GDMA_IS_ERR_RRP_IP_OFFSET)
  #define RTL9300_LX2_GDMA_IS_WR_PKT_IP_OFFSET                                                                 (23)
  #define RTL9300_LX2_GDMA_IS_WR_PKT_IP_MASK                                                                   (0x1 << RTL9300_LX2_GDMA_IS_WR_PKT_IP_OFFSET)
  #define RTL9300_LX2_GDMA_IS_ERR_WPRD_IP_OFFSET                                                               (21)
  #define RTL9300_LX2_GDMA_IS_ERR_WPRD_IP_MASK                                                                 (0x1 << RTL9300_LX2_GDMA_IS_ERR_WPRD_IP_OFFSET)
  #define RTL9300_LX2_GDMA_IS_ERR_WRP_IP_OFFSET                                                                (20)
  #define RTL9300_LX2_GDMA_IS_ERR_WRP_IP_MASK                                                                  (0x1 << RTL9300_LX2_GDMA_IS_ERR_WRP_IP_OFFSET)

#define RTL9300_LX2_GDMA_ICVL_ADDR                                                                             (0x1800C)
  #define RTL9300_LX2_GDMA_ICVL_ICVL_OFFSET                                                                    (0)
  #define RTL9300_LX2_GDMA_ICVL_ICVL_MASK                                                                      (0xFFFFFFFF << RTL9300_LX2_GDMA_ICVL_ICVL_OFFSET)

#define RTL9300_LX2_BTG_WRITE_CTRL_ADDR                                                                        (0x18100)
  #define RTL9300_LX2_BTG_WRITE_CTRL_ENABLE_OFFSET                                                             (31)
  #define RTL9300_LX2_BTG_WRITE_CTRL_ENABLE_MASK                                                               (0x1 << RTL9300_LX2_BTG_WRITE_CTRL_ENABLE_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_CTRL_NO_USE30_OFFSET                                                           (23)
  #define RTL9300_LX2_BTG_WRITE_CTRL_NO_USE30_MASK                                                             (0xFF << RTL9300_LX2_BTG_WRITE_CTRL_NO_USE30_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_CTRL_REC_ERR_OFFSET                                                            (22)
  #define RTL9300_LX2_BTG_WRITE_CTRL_REC_ERR_MASK                                                              (0x1 << RTL9300_LX2_BTG_WRITE_CTRL_REC_ERR_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_CTRL_PREC_OFFSET                                                               (21)
  #define RTL9300_LX2_BTG_WRITE_CTRL_PREC_MASK                                                                 (0x1 << RTL9300_LX2_BTG_WRITE_CTRL_PREC_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_CTRL_INFINITE_OFFSET                                                           (20)
  #define RTL9300_LX2_BTG_WRITE_CTRL_INFINITE_MASK                                                             (0x1 << RTL9300_LX2_BTG_WRITE_CTRL_INFINITE_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_CTRL_NO_USE19_OFFSET                                                           (18)
  #define RTL9300_LX2_BTG_WRITE_CTRL_NO_USE19_MASK                                                             (0x3 << RTL9300_LX2_BTG_WRITE_CTRL_NO_USE19_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_CTRL_BURST_LEN_OFFSET                                                          (16)
  #define RTL9300_LX2_BTG_WRITE_CTRL_BURST_LEN_MASK                                                            (0x3 << RTL9300_LX2_BTG_WRITE_CTRL_BURST_LEN_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_CTRL_NO_USE15_OFFSET                                                           (13)
  #define RTL9300_LX2_BTG_WRITE_CTRL_NO_USE15_MASK                                                             (0x7 << RTL9300_LX2_BTG_WRITE_CTRL_NO_USE15_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_CTRL_PKT_LEN_OFFSET                                                            (5)
  #define RTL9300_LX2_BTG_WRITE_CTRL_PKT_LEN_MASK                                                              (0xFF << RTL9300_LX2_BTG_WRITE_CTRL_PKT_LEN_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_CTRL_NO_USE04_OFFSET                                                           (0)
  #define RTL9300_LX2_BTG_WRITE_CTRL_NO_USE04_MASK                                                             (0x1F << RTL9300_LX2_BTG_WRITE_CTRL_NO_USE04_OFFSET)

#define RTL9300_LX2_BTG_WRITE_ITER_ADDR                                                                        (0x18104)
  #define RTL9300_LX2_BTG_WRITE_ITER_ITER_OFFSET                                                               (0)
  #define RTL9300_LX2_BTG_WRITE_ITER_ITER_MASK                                                                 (0xFFFFFFFF << RTL9300_LX2_BTG_WRITE_ITER_ITER_OFFSET)

#define RTL9300_LX2_BTG_WRITE_RESP_TIME_ADDR                                                                   (0x18108)
  #define RTL9300_LX2_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET                                                     (0)
  #define RTL9300_LX2_BTG_WRITE_RESP_TIME_RESP_TIME_MASK                                                       (0xFFFFFFFF << RTL9300_LX2_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9300_LX2_BTG_WRITE_PERI_ADDR                                                                        (0x1810C)
  #define RTL9300_LX2_BTG_WRITE_PERI_PERIOD_OFFSET                                                             (0)
  #define RTL9300_LX2_BTG_WRITE_PERI_PERIOD_MASK                                                               (0xFFFFFFFF << RTL9300_LX2_BTG_WRITE_PERI_PERIOD_OFFSET)

#define RTL9300_LX2_BTG_WRITE_ADDR_ADDR                                                                        (0x18110)
  #define RTL9300_LX2_BTG_WRITE_ADDR_BASE_ADDR_OFFSET                                                          (0)
  #define RTL9300_LX2_BTG_WRITE_ADDR_BASE_ADDR_MASK                                                            (0xFFFFFFFF << RTL9300_LX2_BTG_WRITE_ADDR_BASE_ADDR_OFFSET)

#define RTL9300_LX2_BTG_WRITE_ADDR_MASK_ADDR                                                                   (0x18114)
  #define RTL9300_LX2_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET                                                      (0)
  #define RTL9300_LX2_BTG_WRITE_ADDR_MASK_ADDR_MSK_MASK                                                        (0xFFFFFFFF << RTL9300_LX2_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9300_LX2_BTG_WRITE_GAP_ADDR                                                                         (0x18118)
  #define RTL9300_LX2_BTG_WRITE_GAP_DEC_GAP_OFFSET                                                             (31)
  #define RTL9300_LX2_BTG_WRITE_GAP_DEC_GAP_MASK                                                               (0x1 << RTL9300_LX2_BTG_WRITE_GAP_DEC_GAP_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_GAP_NO_USE30_OFFSET                                                            (16)
  #define RTL9300_LX2_BTG_WRITE_GAP_NO_USE30_MASK                                                              (0x7FFF << RTL9300_LX2_BTG_WRITE_GAP_NO_USE30_OFFSET)
  #define RTL9300_LX2_BTG_WRITE_GAP_ADDR_GAP_OFFSET                                                            (0)
  #define RTL9300_LX2_BTG_WRITE_GAP_ADDR_GAP_MASK                                                              (0xFFFF << RTL9300_LX2_BTG_WRITE_GAP_ADDR_GAP_OFFSET)

#define RTL9300_LX2_BTG_WRITE_CURR_ADDR_ADDR                                                                   (0x1811C)
  #define RTL9300_LX2_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET                                                      (0)
  #define RTL9300_LX2_BTG_WRITE_CURR_ADDR_CUR_ADDR_MASK                                                        (0xFFFFFFFF << RTL9300_LX2_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9300_LX2_BTG_WRITE_RESP_FAIL_ADDR_ADDR                                                              (0x18120)
  #define RTL9300_LX2_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                (0)
  #define RTL9300_LX2_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                  (0xFFFFFFFF << RTL9300_LX2_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9300_LX2_BTG_WRITE_PERI_FAIL_ADDR_ADDR                                                              (0x18124)
  #define RTL9300_LX2_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                (0)
  #define RTL9300_LX2_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                  (0xFFFFFFFF << RTL9300_LX2_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9300_LX2_BTG_WRITE_MAX_RESP_TIME_ADDR                                                               (0x1812C)
  #define RTL9300_LX2_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                             (0)
  #define RTL9300_LX2_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                               (0xFFFFFFFF << RTL9300_LX2_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9300_LX2_BTC_WRITE_IN_VEC_ADDR(index)                                                               (0x18130 + (((index) << 2))) /* index: 0-15 */
  #define RTL9300_LX2_BTC_WRITE_IN_VEC_IN_VEC_OFFSET                                                           (0)
  #define RTL9300_LX2_BTC_WRITE_IN_VEC_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9300_LX2_BTC_WRITE_IN_VEC_IN_VEC_OFFSET)

#define RTL9300_LX2_BTG_READ_CTRL_ADDR                                                                         (0x18200)
  #define RTL9300_LX2_BTG_READ_CTRL_ENABLE_OFFSET                                                              (31)
  #define RTL9300_LX2_BTG_READ_CTRL_ENABLE_MASK                                                                (0x1 << RTL9300_LX2_BTG_READ_CTRL_ENABLE_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE30_OFFSET                                                            (26)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE30_MASK                                                              (0x1F << RTL9300_LX2_BTG_READ_CTRL_NO_USE30_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_CHK_MODE_OFFSET                                                            (24)
  #define RTL9300_LX2_BTG_READ_CTRL_CHK_MODE_MASK                                                              (0x3 << RTL9300_LX2_BTG_READ_CTRL_CHK_MODE_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE23_OFFSET                                                            (23)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE23_MASK                                                              (0x1 << RTL9300_LX2_BTG_READ_CTRL_NO_USE23_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_REC_ERR_OFFSET                                                             (22)
  #define RTL9300_LX2_BTG_READ_CTRL_REC_ERR_MASK                                                               (0x1 << RTL9300_LX2_BTG_READ_CTRL_REC_ERR_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_PREC_OFFSET                                                                (21)
  #define RTL9300_LX2_BTG_READ_CTRL_PREC_MASK                                                                  (0x1 << RTL9300_LX2_BTG_READ_CTRL_PREC_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_INFINITE_OFFSET                                                            (20)
  #define RTL9300_LX2_BTG_READ_CTRL_INFINITE_MASK                                                              (0x1 << RTL9300_LX2_BTG_READ_CTRL_INFINITE_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE19_OFFSET                                                            (18)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE19_MASK                                                              (0x3 << RTL9300_LX2_BTG_READ_CTRL_NO_USE19_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_BURST_LEN_OFFSET                                                           (16)
  #define RTL9300_LX2_BTG_READ_CTRL_BURST_LEN_MASK                                                             (0x3 << RTL9300_LX2_BTG_READ_CTRL_BURST_LEN_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE15_OFFSET                                                            (13)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE15_MASK                                                              (0x7 << RTL9300_LX2_BTG_READ_CTRL_NO_USE15_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_PKT_LEN_OFFSET                                                             (5)
  #define RTL9300_LX2_BTG_READ_CTRL_PKT_LEN_MASK                                                               (0xFF << RTL9300_LX2_BTG_READ_CTRL_PKT_LEN_OFFSET)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE04_OFFSET                                                            (0)
  #define RTL9300_LX2_BTG_READ_CTRL_NO_USE04_MASK                                                              (0x1F << RTL9300_LX2_BTG_READ_CTRL_NO_USE04_OFFSET)

#define RTL9300_LX2_BTG_READ_ITER_ADDR                                                                         (0x18204)
  #define RTL9300_LX2_BTG_READ_ITER_ITER_OFFSET                                                                (0)
  #define RTL9300_LX2_BTG_READ_ITER_ITER_MASK                                                                  (0xFFFFFFFF << RTL9300_LX2_BTG_READ_ITER_ITER_OFFSET)

#define RTL9300_LX2_BTG_READ_RESP_TIME_ADDR                                                                    (0x18208)
  #define RTL9300_LX2_BTG_READ_RESP_TIME_RESP_TIME_OFFSET                                                      (0)
  #define RTL9300_LX2_BTG_READ_RESP_TIME_RESP_TIME_MASK                                                        (0xFFFFFFFF << RTL9300_LX2_BTG_READ_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9300_LX2_BTG_READ_PERI_ADDR                                                                         (0x1820C)
  #define RTL9300_LX2_BTG_READ_PERI_PERIOD_OFFSET                                                              (0)
  #define RTL9300_LX2_BTG_READ_PERI_PERIOD_MASK                                                                (0xFFFFFFFF << RTL9300_LX2_BTG_READ_PERI_PERIOD_OFFSET)

#define RTL9300_LX2_BTG_READ_ADDR_ADDR                                                                         (0x18210)
  #define RTL9300_LX2_BTG_READ_ADDR_BASE_ADDR_OFFSET                                                           (0)
  #define RTL9300_LX2_BTG_READ_ADDR_BASE_ADDR_MASK                                                             (0xFFFFFFFF << RTL9300_LX2_BTG_READ_ADDR_BASE_ADDR_OFFSET)

#define RTL9300_LX2_BTG_READ_ADDR_MASK_ADDR                                                                    (0x18214)
  #define RTL9300_LX2_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET                                                       (0)
  #define RTL9300_LX2_BTG_READ_ADDR_MASK_ADDR_MSK_MASK                                                         (0xFFFFFFFF << RTL9300_LX2_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9300_LX2_BTG_READ_GAP_ADDR                                                                          (0x18218)
  #define RTL9300_LX2_BTG_READ_GAP_DEC_GAP_OFFSET                                                              (31)
  #define RTL9300_LX2_BTG_READ_GAP_DEC_GAP_MASK                                                                (0x1 << RTL9300_LX2_BTG_READ_GAP_DEC_GAP_OFFSET)
  #define RTL9300_LX2_BTG_READ_GAP_NO_USE30_OFFSET                                                             (16)
  #define RTL9300_LX2_BTG_READ_GAP_NO_USE30_MASK                                                               (0x7FFF << RTL9300_LX2_BTG_READ_GAP_NO_USE30_OFFSET)
  #define RTL9300_LX2_BTG_READ_GAP_ADDR_GAP_OFFSET                                                             (0)
  #define RTL9300_LX2_BTG_READ_GAP_ADDR_GAP_MASK                                                               (0xFFFF << RTL9300_LX2_BTG_READ_GAP_ADDR_GAP_OFFSET)

#define RTL9300_LX2_BTG_READ_CURR_ADDR_ADDR                                                                    (0x1821C)
  #define RTL9300_LX2_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET                                                       (0)
  #define RTL9300_LX2_BTG_READ_CURR_ADDR_CUR_ADDR_MASK                                                         (0xFFFFFFFF << RTL9300_LX2_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9300_LX2_BTG_READ_RESP_FAIL_ADDR_ADDR                                                               (0x18220)
  #define RTL9300_LX2_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                 (0)
  #define RTL9300_LX2_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                   (0xFFFFFFFF << RTL9300_LX2_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9300_LX2_BTG_READ_PERI_FAIL_ADDR_ADDR                                                               (0x18224)
  #define RTL9300_LX2_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                 (0)
  #define RTL9300_LX2_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                   (0xFFFFFFFF << RTL9300_LX2_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9300_LX2_BTG_READ_VERI_FAIL_ADDR_ADDR                                                               (0x18228)
  #define RTL9300_LX2_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET                                                  (0)
  #define RTL9300_LX2_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_MASK                                                    (0xFFFFFFFF << RTL9300_LX2_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET)

#define RTL9300_LX2_BTG_READ_MAX_RESP_TIME_ADDR                                                                (0x1822C)
  #define RTL9300_LX2_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                              (0)
  #define RTL9300_LX2_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                                (0xFFFFFFFF << RTL9300_LX2_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9300_LX2_BTG_READ_IN_VEC0_ADDR                                                                      (0x18230)
  #define RTL9300_LX2_BTG_READ_IN_VEC0_IN_VEC_OFFSET                                                           (0)
  #define RTL9300_LX2_BTG_READ_IN_VEC0_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9300_LX2_BTG_READ_IN_VEC0_IN_VEC_OFFSET)

#define RTL9300_LX2_BTG_READ_IN_VEC1_ADDR                                                                      (0x18234)
  #define RTL9300_LX2_BTG_READ_IN_VEC1_IN_VEC_OFFSET                                                           (0)
  #define RTL9300_LX2_BTG_READ_IN_VEC1_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9300_LX2_BTG_READ_IN_VEC1_IN_VEC_OFFSET)

#define RTL9300_LX2_BTG_READ_IN_VEC_IDX_ADDR(index)                                                            (0x18238 + (((index) << 2))) /* index: 0-12 */
  #define RTL9300_LX2_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET                                                        (0)
  #define RTL9300_LX2_BTG_READ_IN_VEC_IDX_IN_VEC_MASK                                                          (0xFFFFFFFF << RTL9300_LX2_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET)

/*
 * Feature: IPSEC_CRYPTO
 */
#define RTL9300_IPSEC_SRC_DESC_ADDR_ADDR                                                                       (0xC000)
  #define RTL9300_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_OFFSET                                                         (0)
  #define RTL9300_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_MASK                                                           (0xFFFFFFFF << RTL9300_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_OFFSET)

#define RTL9300_IPSEC_DST_DESC_ADDR_ADDR                                                                       (0xC004)
  #define RTL9300_IPSEC_DST_DESC_ADDR_DDSA_DDCA_OFFSET                                                         (0)
  #define RTL9300_IPSEC_DST_DESC_ADDR_DDSA_DDCA_MASK                                                           (0xFFFFFFFF << RTL9300_IPSEC_DST_DESC_ADDR_DDSA_DDCA_OFFSET)

#define RTL9300_IPSEC_CMD_STS_ADDR                                                                             (0xC008)
  #define RTL9300_IPSEC_CMD_STS_SDUE_OFFSET                                                                    (15)
  #define RTL9300_IPSEC_CMD_STS_SDUE_MASK                                                                      (0x1 << RTL9300_IPSEC_CMD_STS_SDUE_OFFSET)
  #define RTL9300_IPSEC_CMD_STS_SDLE_OFFSET                                                                    (14)
  #define RTL9300_IPSEC_CMD_STS_SDLE_MASK                                                                      (0x1 << RTL9300_IPSEC_CMD_STS_SDLE_OFFSET)
  #define RTL9300_IPSEC_CMD_STS_DDUE_OFFSET                                                                    (13)
  #define RTL9300_IPSEC_CMD_STS_DDUE_MASK                                                                      (0x1 << RTL9300_IPSEC_CMD_STS_DDUE_OFFSET)
  #define RTL9300_IPSEC_CMD_STS_DDOK_OFFSET                                                                    (12)
  #define RTL9300_IPSEC_CMD_STS_DDOK_MASK                                                                      (0x1 << RTL9300_IPSEC_CMD_STS_DDOK_OFFSET)
  #define RTL9300_IPSEC_CMD_STS_DABF_OFFSET                                                                    (11)
  #define RTL9300_IPSEC_CMD_STS_DABF_MASK                                                                      (0x1 << RTL9300_IPSEC_CMD_STS_DABF_OFFSET)
  #define RTL9300_IPSEC_CMD_STS_DBGS_OFFSET                                                                    (8)
  #define RTL9300_IPSEC_CMD_STS_DBGS_MASK                                                                      (0x1 << RTL9300_IPSEC_CMD_STS_DBGS_OFFSET)
  #define RTL9300_IPSEC_CMD_STS_POLL_OFFSET                                                                    (1)
  #define RTL9300_IPSEC_CMD_STS_POLL_MASK                                                                      (0x1 << RTL9300_IPSEC_CMD_STS_POLL_OFFSET)
  #define RTL9300_IPSEC_CMD_STS_SRST_OFFSET                                                                    (0)
  #define RTL9300_IPSEC_CMD_STS_SRST_MASK                                                                      (0x1 << RTL9300_IPSEC_CMD_STS_SRST_OFFSET)

#define RTL9300_IPSEC_CTRL_ADDR                                                                                (0xC00C)
  #define RTL9300_IPSEC_CTRL_SDUEM_OFFSET                                                                      (15)
  #define RTL9300_IPSEC_CTRL_SDUEM_MASK                                                                        (0x1 << RTL9300_IPSEC_CTRL_SDUEM_OFFSET)
  #define RTL9300_IPSEC_CTRL_SDLEM_OFFSET                                                                      (14)
  #define RTL9300_IPSEC_CTRL_SDLEM_MASK                                                                        (0x1 << RTL9300_IPSEC_CTRL_SDLEM_OFFSET)
  #define RTL9300_IPSEC_CTRL_DDUEM_OFFSET                                                                      (13)
  #define RTL9300_IPSEC_CTRL_DDUEM_MASK                                                                        (0x1 << RTL9300_IPSEC_CTRL_DDUEM_OFFSET)
  #define RTL9300_IPSEC_CTRL_DDOKM_OFFSET                                                                      (12)
  #define RTL9300_IPSEC_CTRL_DDOKM_MASK                                                                        (0x1 << RTL9300_IPSEC_CTRL_DDOKM_OFFSET)
  #define RTL9300_IPSEC_CTRL_DABFM_OFFSET                                                                      (11)
  #define RTL9300_IPSEC_CTRL_DABFM_MASK                                                                        (0x1 << RTL9300_IPSEC_CTRL_DABFM_OFFSET)
  #define RTL9300_IPSEC_CTRL_LBKM_OFFSET                                                                       (8)
  #define RTL9300_IPSEC_CTRL_LBKM_MASK                                                                         (0x1 << RTL9300_IPSEC_CTRL_LBKM_OFFSET)
  #define RTL9300_IPSEC_CTRL_SAWB_OFFSET                                                                       (7)
  #define RTL9300_IPSEC_CTRL_SAWB_MASK                                                                         (0x1 << RTL9300_IPSEC_CTRL_SAWB_OFFSET)
  #define RTL9300_IPSEC_CTRL_CKE_OFFSET                                                                        (6)
  #define RTL9300_IPSEC_CTRL_CKE_MASK                                                                          (0x1 << RTL9300_IPSEC_CTRL_CKE_OFFSET)
  #define RTL9300_IPSEC_CTRL_DMBS_OFFSET                                                                       (3)
  #define RTL9300_IPSEC_CTRL_DMBS_MASK                                                                         (0x7 << RTL9300_IPSEC_CTRL_DMBS_OFFSET)
  #define RTL9300_IPSEC_CTRL_SMBS_OFFSET                                                                       (0)
  #define RTL9300_IPSEC_CTRL_SMBS_MASK                                                                         (0x7 << RTL9300_IPSEC_CTRL_SMBS_OFFSET)

/*
 * Feature: SRAM
 */
#define RTL9300_CPU_SRAM_SEG0_ADDR_ADDR                                                                        (0x4000)
  #define RTL9300_CPU_SRAM_SEG0_ADDR_LX_SA_OFFSET                                                              (8)
  #define RTL9300_CPU_SRAM_SEG0_ADDR_LX_SA_MASK                                                                (0xFFFFFF << RTL9300_CPU_SRAM_SEG0_ADDR_LX_SA_OFFSET)
  #define RTL9300_CPU_SRAM_SEG0_ADDR_ENSRAM_OFFSET                                                             (0)
  #define RTL9300_CPU_SRAM_SEG0_ADDR_ENSRAM_MASK                                                               (0x1 << RTL9300_CPU_SRAM_SEG0_ADDR_ENSRAM_OFFSET)

#define RTL9300_CPU_SRAM_SEG0_SIZE_ADDR                                                                        (0x4004)
  #define RTL9300_CPU_SRAM_SEG0_SIZE_SIZE_OFFSET                                                               (0)
  #define RTL9300_CPU_SRAM_SEG0_SIZE_SIZE_MASK                                                                 (0xF << RTL9300_CPU_SRAM_SEG0_SIZE_SIZE_OFFSET)

#define RTL9300_CPU_SRAM_SEG0_BASE_ADDR                                                                        (0x4008)
  #define RTL9300_CPU_SRAM_SEG0_BASE_BASE_OFFSET                                                               (8)
  #define RTL9300_CPU_SRAM_SEG0_BASE_BASE_MASK                                                                 (0xFF << RTL9300_CPU_SRAM_SEG0_BASE_BASE_OFFSET)

#define RTL9300_CPU_SRAM_SEG1_ADDR_ADDR                                                                        (0x4010)
  #define RTL9300_CPU_SRAM_SEG1_ADDR_LX_SA_OFFSET                                                              (8)
  #define RTL9300_CPU_SRAM_SEG1_ADDR_LX_SA_MASK                                                                (0xFFFFFF << RTL9300_CPU_SRAM_SEG1_ADDR_LX_SA_OFFSET)
  #define RTL9300_CPU_SRAM_SEG1_ADDR_ENSRAM_OFFSET                                                             (0)
  #define RTL9300_CPU_SRAM_SEG1_ADDR_ENSRAM_MASK                                                               (0x1 << RTL9300_CPU_SRAM_SEG1_ADDR_ENSRAM_OFFSET)

#define RTL9300_CPU_SRAM_SEG1_SIZE_ADDR                                                                        (0x4014)
  #define RTL9300_CPU_SRAM_SEG1_SIZE_SIZE_OFFSET                                                               (0)
  #define RTL9300_CPU_SRAM_SEG1_SIZE_SIZE_MASK                                                                 (0xF << RTL9300_CPU_SRAM_SEG1_SIZE_SIZE_OFFSET)

#define RTL9300_CPU_SRAM_SEG1_BASE_ADDR                                                                        (0x4018)
  #define RTL9300_CPU_SRAM_SEG1_BASE_BASE_OFFSET                                                               (8)
  #define RTL9300_CPU_SRAM_SEG1_BASE_BASE_MASK                                                                 (0xFF << RTL9300_CPU_SRAM_SEG1_BASE_BASE_OFFSET)

#define RTL9300_CPU_SRAM_SEG2_ADDR_ADDR                                                                        (0x4020)
  #define RTL9300_CPU_SRAM_SEG2_ADDR_LX_SA_OFFSET                                                              (8)
  #define RTL9300_CPU_SRAM_SEG2_ADDR_LX_SA_MASK                                                                (0xFFFFFF << RTL9300_CPU_SRAM_SEG2_ADDR_LX_SA_OFFSET)
  #define RTL9300_CPU_SRAM_SEG2_ADDR_ENSRAM_OFFSET                                                             (0)
  #define RTL9300_CPU_SRAM_SEG2_ADDR_ENSRAM_MASK                                                               (0x1 << RTL9300_CPU_SRAM_SEG2_ADDR_ENSRAM_OFFSET)

#define RTL9300_CPU_SRAM_SEG2_SIZE_ADDR                                                                        (0x4024)
  #define RTL9300_CPU_SRAM_SEG2_SIZE_SIZE_OFFSET                                                               (0)
  #define RTL9300_CPU_SRAM_SEG2_SIZE_SIZE_MASK                                                                 (0xF << RTL9300_CPU_SRAM_SEG2_SIZE_SIZE_OFFSET)

#define RTL9300_CPU_SRAM_SEG2_BASE_ADDR                                                                        (0x4028)
  #define RTL9300_CPU_SRAM_SEG2_BASE_BASE_OFFSET                                                               (8)
  #define RTL9300_CPU_SRAM_SEG2_BASE_BASE_MASK                                                                 (0xFF << RTL9300_CPU_SRAM_SEG2_BASE_BASE_OFFSET)

#define RTL9300_CPU_SRAM_SEG3_ADDR_ADDR                                                                        (0x4030)
  #define RTL9300_CPU_SRAM_SEG3_ADDR_LX_SA_OFFSET                                                              (8)
  #define RTL9300_CPU_SRAM_SEG3_ADDR_LX_SA_MASK                                                                (0xFFFFFF << RTL9300_CPU_SRAM_SEG3_ADDR_LX_SA_OFFSET)
  #define RTL9300_CPU_SRAM_SEG3_ADDR_ENSRAM_OFFSET                                                             (0)
  #define RTL9300_CPU_SRAM_SEG3_ADDR_ENSRAM_MASK                                                               (0x1 << RTL9300_CPU_SRAM_SEG3_ADDR_ENSRAM_OFFSET)

#define RTL9300_CPU_SRAM_SEG3_SIZE_ADDR                                                                        (0x4034)
  #define RTL9300_CPU_SRAM_SEG3_SIZE_SIZE_OFFSET                                                               (0)
  #define RTL9300_CPU_SRAM_SEG3_SIZE_SIZE_MASK                                                                 (0xF << RTL9300_CPU_SRAM_SEG3_SIZE_SIZE_OFFSET)

#define RTL9300_CPU_SRAM_SEG3_BASE_ADDR                                                                        (0x4038)
  #define RTL9300_CPU_SRAM_SEG3_BASE_BASE_OFFSET                                                               (8)
  #define RTL9300_CPU_SRAM_SEG3_BASE_BASE_MASK                                                                 (0xFF << RTL9300_CPU_SRAM_SEG3_BASE_BASE_OFFSET)

#define RTL9300_DSP_SRAM_SEG0_ADDR_ADDR                                                                        (0x4040)
  #define RTL9300_DSP_SRAM_SEG0_ADDR_LX_SA_OFFSET                                                              (8)
  #define RTL9300_DSP_SRAM_SEG0_ADDR_LX_SA_MASK                                                                (0xFFFFFF << RTL9300_DSP_SRAM_SEG0_ADDR_LX_SA_OFFSET)
  #define RTL9300_DSP_SRAM_SEG0_ADDR_ENSRAM_OFFSET                                                             (0)
  #define RTL9300_DSP_SRAM_SEG0_ADDR_ENSRAM_MASK                                                               (0x1 << RTL9300_DSP_SRAM_SEG0_ADDR_ENSRAM_OFFSET)

#define RTL9300_DSP_SRAM_SEG1_ADDR_ADDR                                                                        (0x4050)
  #define RTL9300_DSP_SRAM_SEG1_ADDR_LX_SA_OFFSET                                                              (8)
  #define RTL9300_DSP_SRAM_SEG1_ADDR_LX_SA_MASK                                                                (0xFFFFFF << RTL9300_DSP_SRAM_SEG1_ADDR_LX_SA_OFFSET)
  #define RTL9300_DSP_SRAM_SEG1_ADDR_ENSRAM_OFFSET                                                             (0)
  #define RTL9300_DSP_SRAM_SEG1_ADDR_ENSRAM_MASK                                                               (0x1 << RTL9300_DSP_SRAM_SEG1_ADDR_ENSRAM_OFFSET)

#define RTL9300_DSP_SRAM_SEG2_ADDR_ADDR                                                                        (0x4060)
  #define RTL9300_DSP_SRAM_SEG2_ADDR_LX_SA_OFFSET                                                              (8)
  #define RTL9300_DSP_SRAM_SEG2_ADDR_LX_SA_MASK                                                                (0xFFFFFF << RTL9300_DSP_SRAM_SEG2_ADDR_LX_SA_OFFSET)
  #define RTL9300_DSP_SRAM_SEG2_ADDR_ENSRAM_OFFSET                                                             (0)
  #define RTL9300_DSP_SRAM_SEG2_ADDR_ENSRAM_MASK                                                               (0x1 << RTL9300_DSP_SRAM_SEG2_ADDR_ENSRAM_OFFSET)

#define RTL9300_DSP_SRAM_SEG3_ADDR_ADDR                                                                        (0x4070)
  #define RTL9300_DSP_SRAM_SEG3_ADDR_LX_SA_OFFSET                                                              (8)
  #define RTL9300_DSP_SRAM_SEG3_ADDR_LX_SA_MASK                                                                (0xFFFFFF << RTL9300_DSP_SRAM_SEG3_ADDR_LX_SA_OFFSET)
  #define RTL9300_DSP_SRAM_SEG3_ADDR_ENSRAM_OFFSET                                                             (0)
  #define RTL9300_DSP_SRAM_SEG3_ADDR_ENSRAM_MASK                                                               (0x1 << RTL9300_DSP_SRAM_SEG3_ADDR_ENSRAM_OFFSET)

/*
 * Feature: ROM
 */
#define RTL9300_ROMSAR_ADDR                                                                                    (0x4080)
  #define RTL9300_ROMSAR_ROMADDR_OFFSET                                                                        (20)
  #define RTL9300_ROMSAR_ROMADDR_MASK                                                                          (0x7FF << RTL9300_ROMSAR_ROMADDR_OFFSET)
  #define RTL9300_ROMSAR_ENROM_OFFSET                                                                          (0)
  #define RTL9300_ROMSAR_ENROM_MASK                                                                            (0x1 << RTL9300_ROMSAR_ENROM_OFFSET)

#define RTL9300_ROMSSR_ADDR                                                                                    (0x4084)
  #define RTL9300_ROMSSR_SIZE_OFFSET                                                                           (0)
  #define RTL9300_ROMSSR_SIZE_MASK                                                                             (0xF << RTL9300_ROMSSR_SIZE_OFFSET)

#define RTL9300_ROMCR_ADDR                                                                                     (0x4088)
  #define RTL9300_ROMCR_ROM_CLK_FREQ_OFFSET                                                                    (4)
  #define RTL9300_ROMCR_ROM_CLK_FREQ_MASK                                                                      (0x1 << RTL9300_ROMCR_ROM_CLK_FREQ_OFFSET)
  #define RTL9300_ROMCR_ROM_D_STABLE_OFFSET                                                                    (0)
  #define RTL9300_ROMCR_ROM_D_STABLE_MASK                                                                      (0x7 << RTL9300_ROMCR_ROM_D_STABLE_OFFSET)

/*
 * Feature: SRAM MISC
 */
#define RTL9300_DORS0_ADDR                                                                                     (0x4090)
  #define RTL9300_DORS0_OFSSET_OFFSET                                                                          (20)
  #define RTL9300_DORS0_OFSSET_MASK                                                                            (0x7FF << RTL9300_DORS0_OFSSET_OFFSET)

#define RTL9300_DORS2_ADDR                                                                                     (0x4094)
  #define RTL9300_DORS2_OFSSET_OFFSET                                                                          (20)
  #define RTL9300_DORS2_OFSSET_MASK                                                                            (0x7FF << RTL9300_DORS2_OFSSET_OFFSET)

#define RTL9300_SCATS_ADDR                                                                                     (0x4098)
  #define RTL9300_SCATS_SRAM_to_LX_pulse_width_OFFSET                                                          (8)
  #define RTL9300_SCATS_SRAM_to_LX_pulse_width_MASK                                                            (0x1 << RTL9300_SCATS_SRAM_to_LX_pulse_width_OFFSET)
  #define RTL9300_SCATS_SRAM_to_OC1_pulse_width_OFFSET                                                         (7)
  #define RTL9300_SCATS_SRAM_to_OC1_pulse_width_MASK                                                           (0x1 << RTL9300_SCATS_SRAM_to_OC1_pulse_width_OFFSET)
  #define RTL9300_SCATS_SRAM_to_OC0_pulse_width_OFFSET                                                         (6)
  #define RTL9300_SCATS_SRAM_to_OC0_pulse_width_MASK                                                           (0x1 << RTL9300_SCATS_SRAM_to_OC0_pulse_width_OFFSET)
  #define RTL9300_SCATS_OC1_to_ROM_pulse_width_OFFSET                                                          (5)
  #define RTL9300_SCATS_OC1_to_ROM_pulse_width_MASK                                                            (0x1 << RTL9300_SCATS_OC1_to_ROM_pulse_width_OFFSET)
  #define RTL9300_SCATS_OC0_to_ROM_pulse_width_OFFSET                                                          (4)
  #define RTL9300_SCATS_OC0_to_ROM_pulse_width_MASK                                                            (0x1 << RTL9300_SCATS_OC0_to_ROM_pulse_width_OFFSET)
  #define RTL9300_SCATS_OC1_to_SRAM_pulse_width_OFFSET                                                         (2)
  #define RTL9300_SCATS_OC1_to_SRAM_pulse_width_MASK                                                           (0x3 << RTL9300_SCATS_OC1_to_SRAM_pulse_width_OFFSET)
  #define RTL9300_SCATS_OC0_to_SRAM_pulse_width_OFFSET                                                         (0)
  #define RTL9300_SCATS_OC0_to_SRAM_pulse_width_MASK                                                           (0x3 << RTL9300_SCATS_OC0_to_SRAM_pulse_width_OFFSET)

/*
 * Feature: SPI_NAND_CTRL
 */
#define RTL9300_SNFCFR_ADDR                                                                                    (0x1A400)
  #define RTL9300_SNFCFR_NAFC_NF_OFFSET                                                                        (28)
  #define RTL9300_SNFCFR_NAFC_NF_MASK                                                                          (0x1 << RTL9300_SNFCFR_NAFC_NF_OFFSET)
  #define RTL9300_SNFCFR_DEBUG_SELECT_OFFSET                                                                   (24)
  #define RTL9300_SNFCFR_DEBUG_SELECT_MASK                                                                     (0x7 << RTL9300_SNFCFR_DEBUG_SELECT_OFFSET)
  #define RTL9300_SNFCFR_RBO_OFFSET                                                                            (22)
  #define RTL9300_SNFCFR_RBO_MASK                                                                              (0x1 << RTL9300_SNFCFR_RBO_OFFSET)
  #define RTL9300_SNFCFR_WBO_OFFSET                                                                            (21)
  #define RTL9300_SNFCFR_WBO_MASK                                                                              (0x1 << RTL9300_SNFCFR_WBO_OFFSET)
  #define RTL9300_SNFCFR_DMA_IE_OFFSET                                                                         (20)
  #define RTL9300_SNFCFR_DMA_IE_MASK                                                                           (0x1 << RTL9300_SNFCFR_DMA_IE_OFFSET)
  #define RTL9300_SNFCFR_SLV_ENDIAN_OFFSET                                                                     (14)
  #define RTL9300_SNFCFR_SLV_ENDIAN_MASK                                                                       (0x1 << RTL9300_SNFCFR_SLV_ENDIAN_OFFSET)
  #define RTL9300_SNFCFR_DMA_ENDIAN_OFFSET                                                                     (13)
  #define RTL9300_SNFCFR_DMA_ENDIAN_MASK                                                                       (0x1 << RTL9300_SNFCFR_DMA_ENDIAN_OFFSET)
  #define RTL9300_SNFCFR_PRECISE_OFFSET                                                                        (12)
  #define RTL9300_SNFCFR_PRECISE_MASK                                                                          (0x1 << RTL9300_SNFCFR_PRECISE_OFFSET)
  #define RTL9300_SNFCFR_PIPE_LAT_OFFSET                                                                       (8)
  #define RTL9300_SNFCFR_PIPE_LAT_MASK                                                                         (0x3 << RTL9300_SNFCFR_PIPE_LAT_OFFSET)
  #define RTL9300_SNFCFR_SPI_CLK_DIV_OFFSET                                                                    (4)
  #define RTL9300_SNFCFR_SPI_CLK_DIV_MASK                                                                      (0x7 << RTL9300_SNFCFR_SPI_CLK_DIV_OFFSET)
  #define RTL9300_SNFCFR_LBC_BSZ_OFFSET                                                                        (0)
  #define RTL9300_SNFCFR_LBC_BSZ_MASK                                                                          (0x3 << RTL9300_SNFCFR_LBC_BSZ_OFFSET)

#define RTL9300_SNFCCR_ADDR                                                                                    (0x1A404)
  #define RTL9300_SNFCCR_CECS1_OFFSET                                                                          (4)
  #define RTL9300_SNFCCR_CECS1_MASK                                                                            (0x1 << RTL9300_SNFCCR_CECS1_OFFSET)
  #define RTL9300_SNFCCR_CECS0_OFFSET                                                                          (0)
  #define RTL9300_SNFCCR_CECS0_MASK                                                                            (0x1 << RTL9300_SNFCCR_CECS0_OFFSET)

#define RTL9300_SNFWCMR_ADDR                                                                                   (0x1A408)
  #define RTL9300_SNFWCMR_W_IO_WIDTH_OFFSET                                                                    (28)
  #define RTL9300_SNFWCMR_W_IO_WIDTH_MASK                                                                      (0x3 << RTL9300_SNFWCMR_W_IO_WIDTH_OFFSET)
  #define RTL9300_SNFWCMR_W_LEN_OFFSET                                                                         (0)
  #define RTL9300_SNFWCMR_W_LEN_MASK                                                                           (0x3 << RTL9300_SNFWCMR_W_LEN_OFFSET)

#define RTL9300_SNFRCMR_ADDR                                                                                   (0x1A40C)
  #define RTL9300_SNFRCMR_R_IO_WIDTH_OFFSET                                                                    (28)
  #define RTL9300_SNFRCMR_R_IO_WIDTH_MASK                                                                      (0x3 << RTL9300_SNFRCMR_R_IO_WIDTH_OFFSET)
  #define RTL9300_SNFRCMR_R_LEN_OFFSET                                                                         (0)
  #define RTL9300_SNFRCMR_R_LEN_MASK                                                                           (0x3 << RTL9300_SNFRCMR_R_LEN_OFFSET)

#define RTL9300_SNFRDR_ADDR                                                                                    (0x1A410)
  #define RTL9300_SNFRDR_RDATA3_OFFSET                                                                         (24)
  #define RTL9300_SNFRDR_RDATA3_MASK                                                                           (0xFF << RTL9300_SNFRDR_RDATA3_OFFSET)
  #define RTL9300_SNFRDR_RDATA2_OFFSET                                                                         (16)
  #define RTL9300_SNFRDR_RDATA2_MASK                                                                           (0xFF << RTL9300_SNFRDR_RDATA2_OFFSET)
  #define RTL9300_SNFRDR_RDATA1_OFFSET                                                                         (8)
  #define RTL9300_SNFRDR_RDATA1_MASK                                                                           (0xFF << RTL9300_SNFRDR_RDATA1_OFFSET)
  #define RTL9300_SNFRDR_RDATA0_OFFSET                                                                         (0)
  #define RTL9300_SNFRDR_RDATA0_MASK                                                                           (0xFF << RTL9300_SNFRDR_RDATA0_OFFSET)

#define RTL9300_SNFWDR_ADDR                                                                                    (0x1A414)
  #define RTL9300_SNFWDR_WDATA3_OFFSET                                                                         (24)
  #define RTL9300_SNFWDR_WDATA3_MASK                                                                           (0xFF << RTL9300_SNFWDR_WDATA3_OFFSET)
  #define RTL9300_SNFWDR_WDATA2_OFFSET                                                                         (16)
  #define RTL9300_SNFWDR_WDATA2_MASK                                                                           (0xFF << RTL9300_SNFWDR_WDATA2_OFFSET)
  #define RTL9300_SNFWDR_WDATA1_OFFSET                                                                         (8)
  #define RTL9300_SNFWDR_WDATA1_MASK                                                                           (0xFF << RTL9300_SNFWDR_WDATA1_OFFSET)
  #define RTL9300_SNFWDR_WDATA0_OFFSET                                                                         (0)
  #define RTL9300_SNFWDR_WDATA0_MASK                                                                           (0xFF << RTL9300_SNFWDR_WDATA0_OFFSET)

#define RTL9300_SNFDTR_ADDR                                                                                    (0x1A418)
  #define RTL9300_SNFDTR_DMARWE_OFFSET                                                                         (0)
  #define RTL9300_SNFDTR_DMARWE_MASK                                                                           (0x1 << RTL9300_SNFDTR_DMARWE_OFFSET)

#define RTL9300_SNFDRSAR_ADDR                                                                                  (0x1A41C)
  #define RTL9300_SNFDRSAR_ADDR_OFFSET                                                                         (0)
  #define RTL9300_SNFDRSAR_ADDR_MASK                                                                           (0xFFFFFFFF << RTL9300_SNFDRSAR_ADDR_OFFSET)

#define RTL9300_SNFDIR_ADDR                                                                                    (0x1A420)
  #define RTL9300_SNFDIR_DMA_IP_OFFSET                                                                         (0)
  #define RTL9300_SNFDIR_DMA_IP_MASK                                                                           (0x1 << RTL9300_SNFDIR_DMA_IP_OFFSET)

#define RTL9300_SNFDLR_ADDR                                                                                    (0x1A424)
  #define RTL9300_SNFDLR_DMA_IO_WIDTH_OFFSET                                                                   (28)
  #define RTL9300_SNFDLR_DMA_IO_WIDTH_MASK                                                                     (0x3 << RTL9300_SNFDLR_DMA_IO_WIDTH_OFFSET)
  #define RTL9300_SNFDLR_LEN_OFFSET                                                                            (0)
  #define RTL9300_SNFDLR_LEN_MASK                                                                              (0xFFFF << RTL9300_SNFDLR_LEN_OFFSET)

#define RTL9300_SNFDCDSR_ADDR                                                                                  (0x1A428)
  #define RTL9300_SNFDCDSR_CLENC_OFFSET                                                                        (0)
  #define RTL9300_SNFDCDSR_CLENC_MASK                                                                          (0xFFFFF << RTL9300_SNFDCDSR_CLENC_OFFSET)

#define RTL9300_SNFSR_ADDR                                                                                     (0x1A440)
  #define RTL9300_SNFSR_CS1_OFFSET                                                                             (4)
  #define RTL9300_SNFSR_CS1_MASK                                                                               (0x1 << RTL9300_SNFSR_CS1_OFFSET)
  #define RTL9300_SNFSR_NFCOS_OFFSET                                                                           (3)
  #define RTL9300_SNFSR_NFCOS_MASK                                                                             (0x1 << RTL9300_SNFSR_NFCOS_OFFSET)
  #define RTL9300_SNFSR_NFDRS_OFFSET                                                                           (2)
  #define RTL9300_SNFSR_NFDRS_MASK                                                                             (0x1 << RTL9300_SNFSR_NFDRS_OFFSET)
  #define RTL9300_SNFSR_NFDWS_OFFSET                                                                           (1)
  #define RTL9300_SNFSR_NFDWS_MASK                                                                             (0x1 << RTL9300_SNFSR_NFDWS_OFFSET)
  #define RTL9300_SNFSR_CS0_OFFSET                                                                             (0)
  #define RTL9300_SNFSR_CS0_MASK                                                                               (0x1 << RTL9300_SNFSR_CS0_OFFSET)

/*
 * Feature: ECC_CTRL
 */
#define RTL9300_ECCFR_ADDR                                                                                     (0x1A600)
  #define RTL9300_ECCFR_ECC_CFG_OFFSET                                                                         (28)
  #define RTL9300_ECCFR_ECC_CFG_MASK                                                                           (0x3 << RTL9300_ECCFR_ECC_CFG_OFFSET)
  #define RTL9300_ECCFR_DEBUG_SELECT_OFFSET                                                                    (24)
  #define RTL9300_ECCFR_DEBUG_SELECT_MASK                                                                      (0x7 << RTL9300_ECCFR_DEBUG_SELECT_OFFSET)
  #define RTL9300_ECCFR_RBO_OFFSET                                                                             (22)
  #define RTL9300_ECCFR_RBO_MASK                                                                               (0x1 << RTL9300_ECCFR_RBO_OFFSET)
  #define RTL9300_ECCFR_WBO_OFFSET                                                                             (21)
  #define RTL9300_ECCFR_WBO_MASK                                                                               (0x1 << RTL9300_ECCFR_WBO_OFFSET)
  #define RTL9300_ECCFR_IE_OFFSET                                                                              (20)
  #define RTL9300_ECCFR_IE_MASK                                                                                (0x1 << RTL9300_ECCFR_IE_OFFSET)
  #define RTL9300_ECCFR_SLV_ENDIAN_OFFSET                                                                      (14)
  #define RTL9300_ECCFR_SLV_ENDIAN_MASK                                                                        (0x1 << RTL9300_ECCFR_SLV_ENDIAN_OFFSET)
  #define RTL9300_ECCFR_DMA_ENDIAN_OFFSET                                                                      (13)
  #define RTL9300_ECCFR_DMA_ENDIAN_MASK                                                                        (0x1 << RTL9300_ECCFR_DMA_ENDIAN_OFFSET)
  #define RTL9300_ECCFR_PRECISE_OFFSET                                                                         (12)
  #define RTL9300_ECCFR_PRECISE_MASK                                                                           (0x1 << RTL9300_ECCFR_PRECISE_OFFSET)
  #define RTL9300_ECCFR_LBC_BSZ_OFFSET                                                                         (0)
  #define RTL9300_ECCFR_LBC_BSZ_MASK                                                                           (0x3 << RTL9300_ECCFR_LBC_BSZ_OFFSET)

#define RTL9300_ECDTR_ADDR                                                                                     (0x1A608)
  #define RTL9300_ECDTR_DMARE_OFFSET                                                                           (0)
  #define RTL9300_ECDTR_DMARE_MASK                                                                             (0x1 << RTL9300_ECDTR_DMARE_OFFSET)

#define RTL9300_ECDSAR_ADDR                                                                                    (0x1A60C)
  #define RTL9300_ECDSAR_ADDR_OFFSET                                                                           (0)
  #define RTL9300_ECDSAR_ADDR_MASK                                                                             (0xFFFFFFFF << RTL9300_ECDSAR_ADDR_OFFSET)

#define RTL9300_ECDTAR_ADDR                                                                                    (0x1A610)
  #define RTL9300_ECDTAR_ADDR_OFFSET                                                                           (0)
  #define RTL9300_ECDTAR_ADDR_MASK                                                                             (0xFFFFFFFF << RTL9300_ECDTAR_ADDR_OFFSET)

#define RTL9300_ECSR_ADDR                                                                                      (0x1A614)
  #define RTL9300_ECSR_ECCN_OFFSET                                                                             (12)
  #define RTL9300_ECSR_ECCN_MASK                                                                               (0xFF << RTL9300_ECSR_ECCN_OFFSET)
  #define RTL9300_ECSR_ECER_OFFSET                                                                             (8)
  #define RTL9300_ECSR_ECER_MASK                                                                               (0x1 << RTL9300_ECSR_ECER_OFFSET)
  #define RTL9300_ECSR_ALL_ONE_OFFSET                                                                          (4)
  #define RTL9300_ECSR_ALL_ONE_MASK                                                                            (0x1 << RTL9300_ECSR_ALL_ONE_OFFSET)
  #define RTL9300_ECSR_EOS_OFFSET                                                                              (0)
  #define RTL9300_ECSR_EOS_MASK                                                                                (0x1 << RTL9300_ECSR_EOS_OFFSET)

#define RTL9300_ECIR_ADDR                                                                                      (0x1A618)
  #define RTL9300_ECIR_DMA_IP_OFFSET                                                                           (0)
  #define RTL9300_ECIR_DMA_IP_MASK                                                                             (0xFFFFF << RTL9300_ECIR_DMA_IP_OFFSET)

#define RTL9300_ECDCDSR_ADDR                                                                                   (0x1A61C)
  #define RTL9300_ECDCDSR_CLENC_OFFSET                                                                         (0)
  #define RTL9300_ECDCDSR_CLENC_MASK                                                                           (0xFFFFF << RTL9300_ECDCDSR_CLENC_OFFSET)

#define RTL9300_ECNAPR1_1_ADDR                                                                                 (0x1A640)
  #define RTL9300_ECNAPR1_1_NAPR1_1_OFFSET                                                                     (0)
  #define RTL9300_ECNAPR1_1_NAPR1_1_MASK                                                                       (0xFFFFFFFF << RTL9300_ECNAPR1_1_NAPR1_1_OFFSET)

#define RTL9300_ECNAPR1_2_ADDR                                                                                 (0x1A644)
  #define RTL9300_ECNAPR1_2_NAPR1_2_OFFSET                                                                     (0)
  #define RTL9300_ECNAPR1_2_NAPR1_2_MASK                                                                       (0xFFFFFFFF << RTL9300_ECNAPR1_2_NAPR1_2_OFFSET)

#define RTL9300_ECNAPR1_3_ADDR                                                                                 (0x1A648)
  #define RTL9300_ECNAPR1_3_NAPR1_3_OFFSET                                                                     (0)
  #define RTL9300_ECNAPR1_3_NAPR1_3_MASK                                                                       (0xFFFFFFFF << RTL9300_ECNAPR1_3_NAPR1_3_OFFSET)

#define RTL9300_ECNAPR2_1_ADDR                                                                                 (0x1A64C)
  #define RTL9300_ECNAPR2_1_NAPR2_1_OFFSET                                                                     (0)
  #define RTL9300_ECNAPR2_1_NAPR2_1_MASK                                                                       (0xFFFFFFFF << RTL9300_ECNAPR2_1_NAPR2_1_OFFSET)

#define RTL9300_ECNAPR2_2_ADDR                                                                                 (0x1A650)
  #define RTL9300_ECNAPR2_2_NAPR2_2_OFFSET                                                                     (0)
  #define RTL9300_ECNAPR2_2_NAPR2_2_MASK                                                                       (0xFFFFFFFF << RTL9300_ECNAPR2_2_NAPR2_2_OFFSET)


#endif    /* __RTL9300_SOC_REG_DEFINITION_H__ */



