|WiPhase_phys
C10_CLK50M => WiPhase_top_level:u1.mclk_i_clk
C10_CLK50M => WiPhase_top_level:u1.pll_inclk_clk
C10_CLK50M => clock_divider:clk_div.clk_in
ENET_CLK_125M => WiPhase_top_level:u1.enet_clk_125m_i_clk
ENET_INT => ~NO_FANOUT~
ENET_MDC <= ENET_MDC.DB_MAX_OUTPUT_PORT_TYPE
ENET_MDIO <> <UNC>
ENET_RG_RXCLK => ~NO_FANOUT~
ENET_RG_RXCTL => ~NO_FANOUT~
ENET_RG_RXD0 => ~NO_FANOUT~
ENET_RG_RXD1 => ~NO_FANOUT~
ENET_RG_RXD2 => ~NO_FANOUT~
ENET_RG_RXD3 => ~NO_FANOUT~
ENET_RG_TXCLK <= ENET_RG_TXCLK.DB_MAX_OUTPUT_PORT_TYPE
ENET_RG_TXCTL <= ENET_RG_TXCTL.DB_MAX_OUTPUT_PORT_TYPE
ENET_RG_TXD0 <= WiPhase_top_level:u1.rgmii_connection_rgmii_out[0]
ENET_RG_TXD1 <= WiPhase_top_level:u1.rgmii_connection_rgmii_out[1]
ENET_RG_TXD2 <= WiPhase_top_level:u1.rgmii_connection_rgmii_out[2]
ENET_RG_TXD3 <= WiPhase_top_level:u1.rgmii_connection_rgmii_out[3]
adc_cs <= adc_cs.DB_MAX_OUTPUT_PORT_TYPE
vga_cs <= vga_cs.DB_MAX_OUTPUT_PORT_TYPE
dac_cs <= dac_cs.DB_MAX_OUTPUT_PORT_TYPE
mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE
sclk <= comb.DB_MAX_OUTPUT_PORT_TYPE
USER_LED[0] <= <GND>
USER_LED[1] <= <GND>
USER_LED[2] <= clock_divider:clk_div.clk_out
USER_LED[3] <= WiPhase_top_level:u1.pio_test_std_logic_vector[0]
sample_pll_out <= WiPhase_top_level:u1.pll_out_clk
hmcad1511_fclk => ~NO_FANOUT~
hmcad1511_lclk => ~NO_FANOUT~
hmcad1511_d1a => ~NO_FANOUT~
hmcad1511_d1b => ~NO_FANOUT~
hmcad1511_d2a => ~NO_FANOUT~
hmcad1511_d2b => ~NO_FANOUT~
hmcad1511_d3a => ~NO_FANOUT~
hmcad1511_d3b => ~NO_FANOUT~
hmcad1511_d4a => ~NO_FANOUT~
hmcad1511_d4b => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1
enet_clk_125m_i_clk => WiPhase_top_level_eth:eth.tx_clk
mac_mdio_connection_mdc <= WiPhase_top_level_eth:eth.mdc
mac_mdio_connection_mdio_in => WiPhase_top_level_eth:eth.mdio_in
mac_mdio_connection_mdio_out <= WiPhase_top_level_eth:eth.mdio_out
mac_mdio_connection_mdio_oen <= WiPhase_top_level_eth:eth.mdio_oen
mac_misc_connection_xon_gen => WiPhase_top_level_eth:eth.xon_gen
mac_misc_connection_xoff_gen => WiPhase_top_level_eth:eth.xoff_gen
mac_misc_connection_magic_wakeup <= WiPhase_top_level_eth:eth.magic_wakeup
mac_misc_connection_magic_sleep_n => WiPhase_top_level_eth:eth.magic_sleep_n
mac_misc_connection_ff_tx_crc_fwd => WiPhase_top_level_eth:eth.ff_tx_crc_fwd
mac_misc_connection_ff_tx_septy <= WiPhase_top_level_eth:eth.ff_tx_septy
mac_misc_connection_tx_ff_uflow <= WiPhase_top_level_eth:eth.tx_ff_uflow
mac_misc_connection_ff_tx_a_full <= WiPhase_top_level_eth:eth.ff_tx_a_full
mac_misc_connection_ff_tx_a_empty <= WiPhase_top_level_eth:eth.ff_tx_a_empty
mac_misc_connection_rx_err_stat[0] <= WiPhase_top_level_eth:eth.rx_err_stat[0]
mac_misc_connection_rx_err_stat[1] <= WiPhase_top_level_eth:eth.rx_err_stat[1]
mac_misc_connection_rx_err_stat[2] <= WiPhase_top_level_eth:eth.rx_err_stat[2]
mac_misc_connection_rx_err_stat[3] <= WiPhase_top_level_eth:eth.rx_err_stat[3]
mac_misc_connection_rx_err_stat[4] <= WiPhase_top_level_eth:eth.rx_err_stat[4]
mac_misc_connection_rx_err_stat[5] <= WiPhase_top_level_eth:eth.rx_err_stat[5]
mac_misc_connection_rx_err_stat[6] <= WiPhase_top_level_eth:eth.rx_err_stat[6]
mac_misc_connection_rx_err_stat[7] <= WiPhase_top_level_eth:eth.rx_err_stat[7]
mac_misc_connection_rx_err_stat[8] <= WiPhase_top_level_eth:eth.rx_err_stat[8]
mac_misc_connection_rx_err_stat[9] <= WiPhase_top_level_eth:eth.rx_err_stat[9]
mac_misc_connection_rx_err_stat[10] <= WiPhase_top_level_eth:eth.rx_err_stat[10]
mac_misc_connection_rx_err_stat[11] <= WiPhase_top_level_eth:eth.rx_err_stat[11]
mac_misc_connection_rx_err_stat[12] <= WiPhase_top_level_eth:eth.rx_err_stat[12]
mac_misc_connection_rx_err_stat[13] <= WiPhase_top_level_eth:eth.rx_err_stat[13]
mac_misc_connection_rx_err_stat[14] <= WiPhase_top_level_eth:eth.rx_err_stat[14]
mac_misc_connection_rx_err_stat[15] <= WiPhase_top_level_eth:eth.rx_err_stat[15]
mac_misc_connection_rx_err_stat[16] <= WiPhase_top_level_eth:eth.rx_err_stat[16]
mac_misc_connection_rx_err_stat[17] <= WiPhase_top_level_eth:eth.rx_err_stat[17]
mac_misc_connection_rx_frm_type[0] <= WiPhase_top_level_eth:eth.rx_frm_type[0]
mac_misc_connection_rx_frm_type[1] <= WiPhase_top_level_eth:eth.rx_frm_type[1]
mac_misc_connection_rx_frm_type[2] <= WiPhase_top_level_eth:eth.rx_frm_type[2]
mac_misc_connection_rx_frm_type[3] <= WiPhase_top_level_eth:eth.rx_frm_type[3]
mac_misc_connection_ff_rx_dsav <= WiPhase_top_level_eth:eth.ff_rx_dsav
mac_misc_connection_ff_rx_a_full <= WiPhase_top_level_eth:eth.ff_rx_a_full
mac_misc_connection_ff_rx_a_empty <= WiPhase_top_level_eth:eth.ff_rx_a_empty
mac_status_set_10 => WiPhase_top_level_eth:eth.set_10
mac_status_set_1000 => WiPhase_top_level_eth:eth.set_1000
mac_status_eth_mode <= WiPhase_top_level_eth:eth.eth_mode
mac_status_ena_10 <= WiPhase_top_level_eth:eth.ena_10
mclk_i_clk => Debug_ST_Sink:debug_st_sink_0.clk
mclk_i_clk => Debug_ST_Source:debug_st_source_0.clk
mclk_i_clk => WiPhase_top_level_cpu_v2:cpu_v2.clk
mclk_i_clk => WiPhase_top_level_eth:eth.clk
mclk_i_clk => WiPhase_top_level_eth:eth.ff_rx_clk
mclk_i_clk => WiPhase_top_level_eth:eth.ff_tx_clk
mclk_i_clk => WiPhase_top_level_jtag_uart:jtag_uart.clk
mclk_i_clk => cyclone_10_lp_eval_leds:mm_pio_test_0.clk
mclk_i_clk => WiPhase_top_level_ram_onchip:ram_onchip.clk
mclk_i_clk => WiPhase_top_level_sample_pll:sample_pll.clk
mclk_i_clk => WiPhase_top_level_spi:spi.clk
mclk_i_clk => WiPhase_top_level_sysid:sysid.clock
mclk_i_clk => WiPhase_top_level_mm_interconnect_0:mm_interconnect_0.C10_Clk50M_clk_clk
mclk_i_clk => WiPhase_top_level_irq_mapper:irq_mapper.clk
mclk_i_clk => WiPhase_top_level_avalon_st_adapter:avalon_st_adapter.in_clk_0_clk
mclk_i_clk => WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001.in_clk_0_clk
mclk_i_clk => altera_reset_controller:rst_controller.clk
mclk_reset_reset_n => altera_reset_controller:rst_controller.reset_in0
pio_test_std_logic_vector[0] <= cyclone_10_lp_eval_leds:mm_pio_test_0.Q[0]
pio_test_std_logic_vector[1] <= cyclone_10_lp_eval_leds:mm_pio_test_0.Q[1]
pio_test_std_logic_vector[2] <= cyclone_10_lp_eval_leds:mm_pio_test_0.Q[2]
pio_test_std_logic_vector[3] <= cyclone_10_lp_eval_leds:mm_pio_test_0.Q[3]
pio_test_std_logic_vector[4] <= cyclone_10_lp_eval_leds:mm_pio_test_0.Q[4]
pio_test_std_logic_vector[5] <= cyclone_10_lp_eval_leds:mm_pio_test_0.Q[5]
pio_test_std_logic_vector[6] <= cyclone_10_lp_eval_leds:mm_pio_test_0.Q[6]
pio_test_std_logic_vector[7] <= cyclone_10_lp_eval_leds:mm_pio_test_0.Q[7]
pll_inclk_clk => WiPhase_top_level_sample_pll:sample_pll.inclk0
pll_out_clk <= WiPhase_top_level_sample_pll:sample_pll.c0
rgmii_connection_rgmii_in[0] => WiPhase_top_level_eth:eth.rgmii_in[0]
rgmii_connection_rgmii_in[1] => WiPhase_top_level_eth:eth.rgmii_in[1]
rgmii_connection_rgmii_in[2] => WiPhase_top_level_eth:eth.rgmii_in[2]
rgmii_connection_rgmii_in[3] => WiPhase_top_level_eth:eth.rgmii_in[3]
rgmii_connection_rgmii_out[0] <= WiPhase_top_level_eth:eth.rgmii_out[0]
rgmii_connection_rgmii_out[1] <= WiPhase_top_level_eth:eth.rgmii_out[1]
rgmii_connection_rgmii_out[2] <= WiPhase_top_level_eth:eth.rgmii_out[2]
rgmii_connection_rgmii_out[3] <= WiPhase_top_level_eth:eth.rgmii_out[3]
rgmii_connection_rx_control => WiPhase_top_level_eth:eth.rx_control
rgmii_connection_tx_control <= WiPhase_top_level_eth:eth.tx_control
rgmii_rx_clk_clk => WiPhase_top_level_eth:eth.rx_clk
sample_pll_areset_conduit_export => WiPhase_top_level_sample_pll:sample_pll.areset
sample_pll_locked_conduit_export <= WiPhase_top_level_sample_pll:sample_pll.locked
spi_signals_o_MISO => WiPhase_top_level_spi:spi.MISO
spi_signals_o_MOSI <= WiPhase_top_level_spi:spi.MOSI
spi_signals_o_SCLK <= WiPhase_top_level_spi:spi.SCLK
spi_signals_o_SS_n[0] <= WiPhase_top_level_spi:spi.SS_n[0]
spi_signals_o_SS_n[1] <= WiPhase_top_level_spi:spi.SS_n[1]
spi_signals_o_SS_n[2] <= WiPhase_top_level_spi:spi.SS_n[2]


|WiPhase_phys|WiPhase_top_level:u1|Debug_ST_Sink:debug_st_sink_0
ST_sink_connection_data[0] => ~NO_FANOUT~
ST_sink_connection_data[1] => ~NO_FANOUT~
ST_sink_connection_data[2] => ~NO_FANOUT~
ST_sink_connection_data[3] => ~NO_FANOUT~
ST_sink_connection_data[4] => ~NO_FANOUT~
ST_sink_connection_data[5] => ~NO_FANOUT~
ST_sink_connection_data[6] => ~NO_FANOUT~
ST_sink_connection_data[7] => ~NO_FANOUT~
ST_sink_connection_endofpacket => ~NO_FANOUT~
ST_sink_connection_startofpacket => ~NO_FANOUT~
clk => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|Debug_ST_Source:debug_st_source_0
avalon_streaming_source_data[0] <= <GND>
avalon_streaming_source_data[1] <= <GND>
avalon_streaming_source_data[2] <= <GND>
avalon_streaming_source_data[3] <= <GND>
avalon_streaming_source_data[4] <= <GND>
avalon_streaming_source_data[5] <= <GND>
avalon_streaming_source_data[6] <= <GND>
avalon_streaming_source_data[7] <= <GND>
avalon_streaming_source_endofpacket <= <GND>
avalon_streaming_source_startofpacket <= <GND>
clk => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2
clk => clk.IN1
reset_n => reset_n.IN1
reset_req => reset_req.IN1
d_address[0] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[1] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[2] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[3] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[4] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[5] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[6] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[7] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[8] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[9] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[10] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[11] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[12] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[13] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[14] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[15] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_address[16] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_address
d_byteenable[0] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_byteenable
d_byteenable[1] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_byteenable
d_byteenable[2] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_byteenable
d_byteenable[3] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_byteenable
d_read <= WiPhase_top_level_cpu_v2_cpu:cpu.d_read
d_readdata[0] => d_readdata[0].IN1
d_readdata[1] => d_readdata[1].IN1
d_readdata[2] => d_readdata[2].IN1
d_readdata[3] => d_readdata[3].IN1
d_readdata[4] => d_readdata[4].IN1
d_readdata[5] => d_readdata[5].IN1
d_readdata[6] => d_readdata[6].IN1
d_readdata[7] => d_readdata[7].IN1
d_readdata[8] => d_readdata[8].IN1
d_readdata[9] => d_readdata[9].IN1
d_readdata[10] => d_readdata[10].IN1
d_readdata[11] => d_readdata[11].IN1
d_readdata[12] => d_readdata[12].IN1
d_readdata[13] => d_readdata[13].IN1
d_readdata[14] => d_readdata[14].IN1
d_readdata[15] => d_readdata[15].IN1
d_readdata[16] => d_readdata[16].IN1
d_readdata[17] => d_readdata[17].IN1
d_readdata[18] => d_readdata[18].IN1
d_readdata[19] => d_readdata[19].IN1
d_readdata[20] => d_readdata[20].IN1
d_readdata[21] => d_readdata[21].IN1
d_readdata[22] => d_readdata[22].IN1
d_readdata[23] => d_readdata[23].IN1
d_readdata[24] => d_readdata[24].IN1
d_readdata[25] => d_readdata[25].IN1
d_readdata[26] => d_readdata[26].IN1
d_readdata[27] => d_readdata[27].IN1
d_readdata[28] => d_readdata[28].IN1
d_readdata[29] => d_readdata[29].IN1
d_readdata[30] => d_readdata[30].IN1
d_readdata[31] => d_readdata[31].IN1
d_waitrequest => d_waitrequest.IN1
d_write <= WiPhase_top_level_cpu_v2_cpu:cpu.d_write
d_writedata[0] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[1] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[2] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[3] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[4] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[5] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[6] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[7] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[8] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[9] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[10] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[11] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[12] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[13] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[14] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[15] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[16] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[17] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[18] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[19] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[20] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[21] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[22] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[23] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[24] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[25] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[26] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[27] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[28] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[29] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[30] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_writedata[31] <= WiPhase_top_level_cpu_v2_cpu:cpu.d_writedata
d_readdatavalid => d_readdatavalid.IN1
debug_mem_slave_debugaccess_to_roms <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_debugaccess_to_roms
i_address[0] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[1] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[2] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[3] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[4] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[5] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[6] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[7] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[8] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[9] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[10] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[11] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[12] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[13] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[14] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_address[15] <= WiPhase_top_level_cpu_v2_cpu:cpu.i_address
i_read <= WiPhase_top_level_cpu_v2_cpu:cpu.i_read
i_readdata[0] => i_readdata[0].IN1
i_readdata[1] => i_readdata[1].IN1
i_readdata[2] => i_readdata[2].IN1
i_readdata[3] => i_readdata[3].IN1
i_readdata[4] => i_readdata[4].IN1
i_readdata[5] => i_readdata[5].IN1
i_readdata[6] => i_readdata[6].IN1
i_readdata[7] => i_readdata[7].IN1
i_readdata[8] => i_readdata[8].IN1
i_readdata[9] => i_readdata[9].IN1
i_readdata[10] => i_readdata[10].IN1
i_readdata[11] => i_readdata[11].IN1
i_readdata[12] => i_readdata[12].IN1
i_readdata[13] => i_readdata[13].IN1
i_readdata[14] => i_readdata[14].IN1
i_readdata[15] => i_readdata[15].IN1
i_readdata[16] => i_readdata[16].IN1
i_readdata[17] => i_readdata[17].IN1
i_readdata[18] => i_readdata[18].IN1
i_readdata[19] => i_readdata[19].IN1
i_readdata[20] => i_readdata[20].IN1
i_readdata[21] => i_readdata[21].IN1
i_readdata[22] => i_readdata[22].IN1
i_readdata[23] => i_readdata[23].IN1
i_readdata[24] => i_readdata[24].IN1
i_readdata[25] => i_readdata[25].IN1
i_readdata[26] => i_readdata[26].IN1
i_readdata[27] => i_readdata[27].IN1
i_readdata[28] => i_readdata[28].IN1
i_readdata[29] => i_readdata[29].IN1
i_readdata[30] => i_readdata[30].IN1
i_readdata[31] => i_readdata[31].IN1
i_waitrequest => i_waitrequest.IN1
i_readdatavalid => i_readdatavalid.IN1
irq[0] => irq[0].IN1
irq[1] => irq[1].IN1
irq[2] => irq[2].IN1
irq[3] => irq[3].IN1
irq[4] => irq[4].IN1
irq[5] => irq[5].IN1
irq[6] => irq[6].IN1
irq[7] => irq[7].IN1
irq[8] => irq[8].IN1
irq[9] => irq[9].IN1
irq[10] => irq[10].IN1
irq[11] => irq[11].IN1
irq[12] => irq[12].IN1
irq[13] => irq[13].IN1
irq[14] => irq[14].IN1
irq[15] => irq[15].IN1
irq[16] => irq[16].IN1
irq[17] => irq[17].IN1
irq[18] => irq[18].IN1
irq[19] => irq[19].IN1
irq[20] => irq[20].IN1
irq[21] => irq[21].IN1
irq[22] => irq[22].IN1
irq[23] => irq[23].IN1
irq[24] => irq[24].IN1
irq[25] => irq[25].IN1
irq[26] => irq[26].IN1
irq[27] => irq[27].IN1
irq[28] => irq[28].IN1
irq[29] => irq[29].IN1
irq[30] => irq[30].IN1
irq[31] => irq[31].IN1
debug_reset_request <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_reset_request
debug_mem_slave_address[0] => debug_mem_slave_address[0].IN1
debug_mem_slave_address[1] => debug_mem_slave_address[1].IN1
debug_mem_slave_address[2] => debug_mem_slave_address[2].IN1
debug_mem_slave_address[3] => debug_mem_slave_address[3].IN1
debug_mem_slave_address[4] => debug_mem_slave_address[4].IN1
debug_mem_slave_address[5] => debug_mem_slave_address[5].IN1
debug_mem_slave_address[6] => debug_mem_slave_address[6].IN1
debug_mem_slave_address[7] => debug_mem_slave_address[7].IN1
debug_mem_slave_address[8] => debug_mem_slave_address[8].IN1
debug_mem_slave_byteenable[0] => debug_mem_slave_byteenable[0].IN1
debug_mem_slave_byteenable[1] => debug_mem_slave_byteenable[1].IN1
debug_mem_slave_byteenable[2] => debug_mem_slave_byteenable[2].IN1
debug_mem_slave_byteenable[3] => debug_mem_slave_byteenable[3].IN1
debug_mem_slave_debugaccess => debug_mem_slave_debugaccess.IN1
debug_mem_slave_read => debug_mem_slave_read.IN1
debug_mem_slave_readdata[0] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[1] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[2] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[3] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[4] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[5] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[6] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[7] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[8] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[9] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[10] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[11] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[12] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[13] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[14] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[15] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[16] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[17] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[18] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[19] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[20] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[21] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[22] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[23] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[24] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[25] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[26] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[27] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[28] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[29] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[30] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[31] <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_waitrequest <= WiPhase_top_level_cpu_v2_cpu:cpu.debug_mem_slave_waitrequest
debug_mem_slave_write => debug_mem_slave_write.IN1
debug_mem_slave_writedata[0] => debug_mem_slave_writedata[0].IN1
debug_mem_slave_writedata[1] => debug_mem_slave_writedata[1].IN1
debug_mem_slave_writedata[2] => debug_mem_slave_writedata[2].IN1
debug_mem_slave_writedata[3] => debug_mem_slave_writedata[3].IN1
debug_mem_slave_writedata[4] => debug_mem_slave_writedata[4].IN1
debug_mem_slave_writedata[5] => debug_mem_slave_writedata[5].IN1
debug_mem_slave_writedata[6] => debug_mem_slave_writedata[6].IN1
debug_mem_slave_writedata[7] => debug_mem_slave_writedata[7].IN1
debug_mem_slave_writedata[8] => debug_mem_slave_writedata[8].IN1
debug_mem_slave_writedata[9] => debug_mem_slave_writedata[9].IN1
debug_mem_slave_writedata[10] => debug_mem_slave_writedata[10].IN1
debug_mem_slave_writedata[11] => debug_mem_slave_writedata[11].IN1
debug_mem_slave_writedata[12] => debug_mem_slave_writedata[12].IN1
debug_mem_slave_writedata[13] => debug_mem_slave_writedata[13].IN1
debug_mem_slave_writedata[14] => debug_mem_slave_writedata[14].IN1
debug_mem_slave_writedata[15] => debug_mem_slave_writedata[15].IN1
debug_mem_slave_writedata[16] => debug_mem_slave_writedata[16].IN1
debug_mem_slave_writedata[17] => debug_mem_slave_writedata[17].IN1
debug_mem_slave_writedata[18] => debug_mem_slave_writedata[18].IN1
debug_mem_slave_writedata[19] => debug_mem_slave_writedata[19].IN1
debug_mem_slave_writedata[20] => debug_mem_slave_writedata[20].IN1
debug_mem_slave_writedata[21] => debug_mem_slave_writedata[21].IN1
debug_mem_slave_writedata[22] => debug_mem_slave_writedata[22].IN1
debug_mem_slave_writedata[23] => debug_mem_slave_writedata[23].IN1
debug_mem_slave_writedata[24] => debug_mem_slave_writedata[24].IN1
debug_mem_slave_writedata[25] => debug_mem_slave_writedata[25].IN1
debug_mem_slave_writedata[26] => debug_mem_slave_writedata[26].IN1
debug_mem_slave_writedata[27] => debug_mem_slave_writedata[27].IN1
debug_mem_slave_writedata[28] => debug_mem_slave_writedata[28].IN1
debug_mem_slave_writedata[29] => debug_mem_slave_writedata[29].IN1
debug_mem_slave_writedata[30] => debug_mem_slave_writedata[30].IN1
debug_mem_slave_writedata[31] => debug_mem_slave_writedata[31].IN1
dummy_ci_port <= WiPhase_top_level_cpu_v2_cpu:cpu.dummy_ci_port


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu
clk => clk.IN10
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid.IN1
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_rd_addr_accepted.IN0
d_waitrequest => av_addr_accepted.IN1
d_waitrequest => av_wr_data_transfer.IN0
debug_mem_slave_address[0] => debug_mem_slave_address[0].IN1
debug_mem_slave_address[1] => debug_mem_slave_address[1].IN1
debug_mem_slave_address[2] => debug_mem_slave_address[2].IN1
debug_mem_slave_address[3] => debug_mem_slave_address[3].IN1
debug_mem_slave_address[4] => debug_mem_slave_address[4].IN1
debug_mem_slave_address[5] => debug_mem_slave_address[5].IN1
debug_mem_slave_address[6] => debug_mem_slave_address[6].IN1
debug_mem_slave_address[7] => debug_mem_slave_address[7].IN1
debug_mem_slave_address[8] => debug_mem_slave_address[8].IN1
debug_mem_slave_byteenable[0] => debug_mem_slave_byteenable[0].IN1
debug_mem_slave_byteenable[1] => debug_mem_slave_byteenable[1].IN1
debug_mem_slave_byteenable[2] => debug_mem_slave_byteenable[2].IN1
debug_mem_slave_byteenable[3] => debug_mem_slave_byteenable[3].IN1
debug_mem_slave_debugaccess => debug_mem_slave_debugaccess.IN1
debug_mem_slave_read => debug_mem_slave_read.IN1
debug_mem_slave_write => debug_mem_slave_write.IN1
debug_mem_slave_writedata[0] => debug_mem_slave_writedata[0].IN1
debug_mem_slave_writedata[1] => debug_mem_slave_writedata[1].IN1
debug_mem_slave_writedata[2] => debug_mem_slave_writedata[2].IN1
debug_mem_slave_writedata[3] => debug_mem_slave_writedata[3].IN1
debug_mem_slave_writedata[4] => debug_mem_slave_writedata[4].IN1
debug_mem_slave_writedata[5] => debug_mem_slave_writedata[5].IN1
debug_mem_slave_writedata[6] => debug_mem_slave_writedata[6].IN1
debug_mem_slave_writedata[7] => debug_mem_slave_writedata[7].IN1
debug_mem_slave_writedata[8] => debug_mem_slave_writedata[8].IN1
debug_mem_slave_writedata[9] => debug_mem_slave_writedata[9].IN1
debug_mem_slave_writedata[10] => debug_mem_slave_writedata[10].IN1
debug_mem_slave_writedata[11] => debug_mem_slave_writedata[11].IN1
debug_mem_slave_writedata[12] => debug_mem_slave_writedata[12].IN1
debug_mem_slave_writedata[13] => debug_mem_slave_writedata[13].IN1
debug_mem_slave_writedata[14] => debug_mem_slave_writedata[14].IN1
debug_mem_slave_writedata[15] => debug_mem_slave_writedata[15].IN1
debug_mem_slave_writedata[16] => debug_mem_slave_writedata[16].IN1
debug_mem_slave_writedata[17] => debug_mem_slave_writedata[17].IN1
debug_mem_slave_writedata[18] => debug_mem_slave_writedata[18].IN1
debug_mem_slave_writedata[19] => debug_mem_slave_writedata[19].IN1
debug_mem_slave_writedata[20] => debug_mem_slave_writedata[20].IN1
debug_mem_slave_writedata[21] => debug_mem_slave_writedata[21].IN1
debug_mem_slave_writedata[22] => debug_mem_slave_writedata[22].IN1
debug_mem_slave_writedata[23] => debug_mem_slave_writedata[23].IN1
debug_mem_slave_writedata[24] => debug_mem_slave_writedata[24].IN1
debug_mem_slave_writedata[25] => debug_mem_slave_writedata[25].IN1
debug_mem_slave_writedata[26] => debug_mem_slave_writedata[26].IN1
debug_mem_slave_writedata[27] => debug_mem_slave_writedata[27].IN1
debug_mem_slave_writedata[28] => debug_mem_slave_writedata[28].IN1
debug_mem_slave_writedata[29] => debug_mem_slave_writedata[29].IN1
debug_mem_slave_writedata[30] => debug_mem_slave_writedata[30].IN1
debug_mem_slave_writedata[31] => debug_mem_slave_writedata[31].IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
irq[0] => W_ipending_reg_irq0_nxt.IN1
irq[1] => W_ipending_reg_irq1_nxt.IN1
irq[2] => ~NO_FANOUT~
irq[3] => ~NO_FANOUT~
irq[4] => ~NO_FANOUT~
irq[5] => ~NO_FANOUT~
irq[6] => ~NO_FANOUT~
irq[7] => ~NO_FANOUT~
irq[8] => ~NO_FANOUT~
irq[9] => ~NO_FANOUT~
irq[10] => ~NO_FANOUT~
irq[11] => ~NO_FANOUT~
irq[12] => ~NO_FANOUT~
irq[13] => ~NO_FANOUT~
irq[14] => ~NO_FANOUT~
irq[15] => ~NO_FANOUT~
irq[16] => ~NO_FANOUT~
irq[17] => ~NO_FANOUT~
irq[18] => ~NO_FANOUT~
irq[19] => ~NO_FANOUT~
irq[20] => ~NO_FANOUT~
irq[21] => ~NO_FANOUT~
irq[22] => ~NO_FANOUT~
irq[23] => ~NO_FANOUT~
irq[24] => ~NO_FANOUT~
irq[25] => ~NO_FANOUT~
irq[26] => ~NO_FANOUT~
irq[27] => ~NO_FANOUT~
irq[28] => ~NO_FANOUT~
irq[29] => ~NO_FANOUT~
irq[30] => ~NO_FANOUT~
irq[31] => ~NO_FANOUT~
reset_n => reset_n.IN3
reset_req => reset_req.IN1
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_mem_slave_debugaccess_to_roms <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.debug_mem_slave_debugaccess_to_roms
debug_mem_slave_readdata[0] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[1] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[2] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[3] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[4] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[5] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[6] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[7] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[8] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[9] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[10] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[11] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[12] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[13] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[14] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[15] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[16] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[17] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[18] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[19] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[20] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[21] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[22] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[23] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[24] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[25] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[26] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[27] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[28] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[29] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[30] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_readdata[31] <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.readdata
debug_mem_slave_waitrequest <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.waitrequest
debug_reset_request <= WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci.resetrequest
dummy_ci_port <= <GND>
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_test_bench:the_WiPhase_top_level_cpu_v2_cpu_test_bench
A_cmp_result => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_exc_active_no_break_no_crst => ~NO_FANOUT~
A_exc_allowed => ~NO_FANOUT~
A_exc_any_active => ~NO_FANOUT~
A_exc_hbreak_pri1 => ~NO_FANOUT~
A_exc_highest_pri_exc_id[0] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[1] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[2] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[3] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[4] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[5] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[6] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[7] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[8] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[9] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[10] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[11] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[12] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[13] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[14] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[15] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[16] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[17] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[18] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[19] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[20] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[21] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[22] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[23] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[24] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[25] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[26] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[27] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[28] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[29] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[30] => ~NO_FANOUT~
A_exc_highest_pri_exc_id[31] => ~NO_FANOUT~
A_exc_inst_fetch => ~NO_FANOUT~
A_exc_norm_intr_pri5 => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_badaddr_reg[0] => ~NO_FANOUT~
W_badaddr_reg[1] => ~NO_FANOUT~
W_badaddr_reg[2] => ~NO_FANOUT~
W_badaddr_reg[3] => ~NO_FANOUT~
W_badaddr_reg[4] => ~NO_FANOUT~
W_badaddr_reg[5] => ~NO_FANOUT~
W_badaddr_reg[6] => ~NO_FANOUT~
W_badaddr_reg[7] => ~NO_FANOUT~
W_badaddr_reg[8] => ~NO_FANOUT~
W_badaddr_reg[9] => ~NO_FANOUT~
W_badaddr_reg[10] => ~NO_FANOUT~
W_badaddr_reg[11] => ~NO_FANOUT~
W_badaddr_reg[12] => ~NO_FANOUT~
W_badaddr_reg[13] => ~NO_FANOUT~
W_badaddr_reg[14] => ~NO_FANOUT~
W_badaddr_reg[15] => ~NO_FANOUT~
W_badaddr_reg[16] => ~NO_FANOUT~
W_badaddr_reg[17] => ~NO_FANOUT~
W_badaddr_reg[18] => ~NO_FANOUT~
W_badaddr_reg[19] => ~NO_FANOUT~
W_badaddr_reg[20] => ~NO_FANOUT~
W_badaddr_reg[21] => ~NO_FANOUT~
W_badaddr_reg[22] => ~NO_FANOUT~
W_badaddr_reg[23] => ~NO_FANOUT~
W_badaddr_reg[24] => ~NO_FANOUT~
W_badaddr_reg[25] => ~NO_FANOUT~
W_badaddr_reg[26] => ~NO_FANOUT~
W_badaddr_reg[27] => ~NO_FANOUT~
W_badaddr_reg[28] => ~NO_FANOUT~
W_badaddr_reg[29] => ~NO_FANOUT~
W_badaddr_reg[30] => ~NO_FANOUT~
W_badaddr_reg[31] => ~NO_FANOUT~
W_bstatus_reg[0] => ~NO_FANOUT~
W_bstatus_reg[1] => ~NO_FANOUT~
W_bstatus_reg[2] => ~NO_FANOUT~
W_bstatus_reg[3] => ~NO_FANOUT~
W_bstatus_reg[4] => ~NO_FANOUT~
W_bstatus_reg[5] => ~NO_FANOUT~
W_bstatus_reg[6] => ~NO_FANOUT~
W_bstatus_reg[7] => ~NO_FANOUT~
W_bstatus_reg[8] => ~NO_FANOUT~
W_bstatus_reg[9] => ~NO_FANOUT~
W_bstatus_reg[10] => ~NO_FANOUT~
W_bstatus_reg[11] => ~NO_FANOUT~
W_bstatus_reg[12] => ~NO_FANOUT~
W_bstatus_reg[13] => ~NO_FANOUT~
W_bstatus_reg[14] => ~NO_FANOUT~
W_bstatus_reg[15] => ~NO_FANOUT~
W_bstatus_reg[16] => ~NO_FANOUT~
W_bstatus_reg[17] => ~NO_FANOUT~
W_bstatus_reg[18] => ~NO_FANOUT~
W_bstatus_reg[19] => ~NO_FANOUT~
W_bstatus_reg[20] => ~NO_FANOUT~
W_bstatus_reg[21] => ~NO_FANOUT~
W_bstatus_reg[22] => ~NO_FANOUT~
W_bstatus_reg[23] => ~NO_FANOUT~
W_bstatus_reg[24] => ~NO_FANOUT~
W_bstatus_reg[25] => ~NO_FANOUT~
W_bstatus_reg[26] => ~NO_FANOUT~
W_bstatus_reg[27] => ~NO_FANOUT~
W_bstatus_reg[28] => ~NO_FANOUT~
W_bstatus_reg[29] => ~NO_FANOUT~
W_bstatus_reg[30] => ~NO_FANOUT~
W_bstatus_reg[31] => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_estatus_reg[0] => ~NO_FANOUT~
W_estatus_reg[1] => ~NO_FANOUT~
W_estatus_reg[2] => ~NO_FANOUT~
W_estatus_reg[3] => ~NO_FANOUT~
W_estatus_reg[4] => ~NO_FANOUT~
W_estatus_reg[5] => ~NO_FANOUT~
W_estatus_reg[6] => ~NO_FANOUT~
W_estatus_reg[7] => ~NO_FANOUT~
W_estatus_reg[8] => ~NO_FANOUT~
W_estatus_reg[9] => ~NO_FANOUT~
W_estatus_reg[10] => ~NO_FANOUT~
W_estatus_reg[11] => ~NO_FANOUT~
W_estatus_reg[12] => ~NO_FANOUT~
W_estatus_reg[13] => ~NO_FANOUT~
W_estatus_reg[14] => ~NO_FANOUT~
W_estatus_reg[15] => ~NO_FANOUT~
W_estatus_reg[16] => ~NO_FANOUT~
W_estatus_reg[17] => ~NO_FANOUT~
W_estatus_reg[18] => ~NO_FANOUT~
W_estatus_reg[19] => ~NO_FANOUT~
W_estatus_reg[20] => ~NO_FANOUT~
W_estatus_reg[21] => ~NO_FANOUT~
W_estatus_reg[22] => ~NO_FANOUT~
W_estatus_reg[23] => ~NO_FANOUT~
W_estatus_reg[24] => ~NO_FANOUT~
W_estatus_reg[25] => ~NO_FANOUT~
W_estatus_reg[26] => ~NO_FANOUT~
W_estatus_reg[27] => ~NO_FANOUT~
W_estatus_reg[28] => ~NO_FANOUT~
W_estatus_reg[29] => ~NO_FANOUT~
W_estatus_reg[30] => ~NO_FANOUT~
W_estatus_reg[31] => ~NO_FANOUT~
W_exception_reg[0] => ~NO_FANOUT~
W_exception_reg[1] => ~NO_FANOUT~
W_exception_reg[2] => ~NO_FANOUT~
W_exception_reg[3] => ~NO_FANOUT~
W_exception_reg[4] => ~NO_FANOUT~
W_exception_reg[5] => ~NO_FANOUT~
W_exception_reg[6] => ~NO_FANOUT~
W_exception_reg[7] => ~NO_FANOUT~
W_exception_reg[8] => ~NO_FANOUT~
W_exception_reg[9] => ~NO_FANOUT~
W_exception_reg[10] => ~NO_FANOUT~
W_exception_reg[11] => ~NO_FANOUT~
W_exception_reg[12] => ~NO_FANOUT~
W_exception_reg[13] => ~NO_FANOUT~
W_exception_reg[14] => ~NO_FANOUT~
W_exception_reg[15] => ~NO_FANOUT~
W_exception_reg[16] => ~NO_FANOUT~
W_exception_reg[17] => ~NO_FANOUT~
W_exception_reg[18] => ~NO_FANOUT~
W_exception_reg[19] => ~NO_FANOUT~
W_exception_reg[20] => ~NO_FANOUT~
W_exception_reg[21] => ~NO_FANOUT~
W_exception_reg[22] => ~NO_FANOUT~
W_exception_reg[23] => ~NO_FANOUT~
W_exception_reg[24] => ~NO_FANOUT~
W_exception_reg[25] => ~NO_FANOUT~
W_exception_reg[26] => ~NO_FANOUT~
W_exception_reg[27] => ~NO_FANOUT~
W_exception_reg[28] => ~NO_FANOUT~
W_exception_reg[29] => ~NO_FANOUT~
W_exception_reg[30] => ~NO_FANOUT~
W_exception_reg[31] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_status_reg[0] => ~NO_FANOUT~
W_status_reg[1] => ~NO_FANOUT~
W_status_reg[2] => ~NO_FANOUT~
W_status_reg[3] => ~NO_FANOUT~
W_status_reg[4] => ~NO_FANOUT~
W_status_reg[5] => ~NO_FANOUT~
W_status_reg[6] => ~NO_FANOUT~
W_status_reg[7] => ~NO_FANOUT~
W_status_reg[8] => ~NO_FANOUT~
W_status_reg[9] => ~NO_FANOUT~
W_status_reg[10] => ~NO_FANOUT~
W_status_reg[11] => ~NO_FANOUT~
W_status_reg[12] => ~NO_FANOUT~
W_status_reg[13] => ~NO_FANOUT~
W_status_reg[14] => ~NO_FANOUT~
W_status_reg[15] => ~NO_FANOUT~
W_status_reg[16] => ~NO_FANOUT~
W_status_reg[17] => ~NO_FANOUT~
W_status_reg[18] => ~NO_FANOUT~
W_status_reg[19] => ~NO_FANOUT~
W_status_reg[20] => ~NO_FANOUT~
W_status_reg[21] => ~NO_FANOUT~
W_status_reg[22] => ~NO_FANOUT~
W_status_reg[23] => ~NO_FANOUT~
W_status_reg[24] => ~NO_FANOUT~
W_status_reg[25] => ~NO_FANOUT~
W_status_reg[26] => ~NO_FANOUT~
W_status_reg[27] => ~NO_FANOUT~
W_status_reg[28] => ~NO_FANOUT~
W_status_reg[29] => ~NO_FANOUT~
W_status_reg[30] => ~NO_FANOUT~
W_status_reg[31] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_vinst[56] => ~NO_FANOUT~
W_vinst[57] => ~NO_FANOUT~
W_vinst[58] => ~NO_FANOUT~
W_vinst[59] => ~NO_FANOUT~
W_vinst[60] => ~NO_FANOUT~
W_vinst[61] => ~NO_FANOUT~
W_vinst[62] => ~NO_FANOUT~
W_vinst[63] => ~NO_FANOUT~
W_vinst[64] => ~NO_FANOUT~
W_vinst[65] => ~NO_FANOUT~
W_vinst[66] => ~NO_FANOUT~
W_vinst[67] => ~NO_FANOUT~
W_vinst[68] => ~NO_FANOUT~
W_vinst[69] => ~NO_FANOUT~
W_vinst[70] => ~NO_FANOUT~
W_vinst[71] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_readdatavalid => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_ic_data_module:WiPhase_top_level_cpu_v2_cpu_ic_data
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
data[13] => ram_data[13].IN1
data[14] => ram_data[14].IN1
data[15] => ram_data[15].IN1
data[16] => ram_data[16].IN1
data[17] => ram_data[17].IN1
data[18] => ram_data[18].IN1
data[19] => ram_data[19].IN1
data[20] => ram_data[20].IN1
data[21] => ram_data[21].IN1
data[22] => ram_data[22].IN1
data[23] => ram_data[23].IN1
data[24] => ram_data[24].IN1
data[25] => ram_data[25].IN1
data[26] => ram_data[26].IN1
data[27] => ram_data[27].IN1
data[28] => ram_data[28].IN1
data[29] => ram_data[29].IN1
data[30] => ram_data[30].IN1
data[31] => ram_data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_ic_data_module:WiPhase_top_level_cpu_v2_cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_ndd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_ndd1:auto_generated.rden_b
data_a[0] => altsyncram_ndd1:auto_generated.data_a[0]
data_a[1] => altsyncram_ndd1:auto_generated.data_a[1]
data_a[2] => altsyncram_ndd1:auto_generated.data_a[2]
data_a[3] => altsyncram_ndd1:auto_generated.data_a[3]
data_a[4] => altsyncram_ndd1:auto_generated.data_a[4]
data_a[5] => altsyncram_ndd1:auto_generated.data_a[5]
data_a[6] => altsyncram_ndd1:auto_generated.data_a[6]
data_a[7] => altsyncram_ndd1:auto_generated.data_a[7]
data_a[8] => altsyncram_ndd1:auto_generated.data_a[8]
data_a[9] => altsyncram_ndd1:auto_generated.data_a[9]
data_a[10] => altsyncram_ndd1:auto_generated.data_a[10]
data_a[11] => altsyncram_ndd1:auto_generated.data_a[11]
data_a[12] => altsyncram_ndd1:auto_generated.data_a[12]
data_a[13] => altsyncram_ndd1:auto_generated.data_a[13]
data_a[14] => altsyncram_ndd1:auto_generated.data_a[14]
data_a[15] => altsyncram_ndd1:auto_generated.data_a[15]
data_a[16] => altsyncram_ndd1:auto_generated.data_a[16]
data_a[17] => altsyncram_ndd1:auto_generated.data_a[17]
data_a[18] => altsyncram_ndd1:auto_generated.data_a[18]
data_a[19] => altsyncram_ndd1:auto_generated.data_a[19]
data_a[20] => altsyncram_ndd1:auto_generated.data_a[20]
data_a[21] => altsyncram_ndd1:auto_generated.data_a[21]
data_a[22] => altsyncram_ndd1:auto_generated.data_a[22]
data_a[23] => altsyncram_ndd1:auto_generated.data_a[23]
data_a[24] => altsyncram_ndd1:auto_generated.data_a[24]
data_a[25] => altsyncram_ndd1:auto_generated.data_a[25]
data_a[26] => altsyncram_ndd1:auto_generated.data_a[26]
data_a[27] => altsyncram_ndd1:auto_generated.data_a[27]
data_a[28] => altsyncram_ndd1:auto_generated.data_a[28]
data_a[29] => altsyncram_ndd1:auto_generated.data_a[29]
data_a[30] => altsyncram_ndd1:auto_generated.data_a[30]
data_a[31] => altsyncram_ndd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_ndd1:auto_generated.address_a[0]
address_a[1] => altsyncram_ndd1:auto_generated.address_a[1]
address_a[2] => altsyncram_ndd1:auto_generated.address_a[2]
address_a[3] => altsyncram_ndd1:auto_generated.address_a[3]
address_a[4] => altsyncram_ndd1:auto_generated.address_a[4]
address_a[5] => altsyncram_ndd1:auto_generated.address_a[5]
address_a[6] => altsyncram_ndd1:auto_generated.address_a[6]
address_a[7] => altsyncram_ndd1:auto_generated.address_a[7]
address_a[8] => altsyncram_ndd1:auto_generated.address_a[8]
address_b[0] => altsyncram_ndd1:auto_generated.address_b[0]
address_b[1] => altsyncram_ndd1:auto_generated.address_b[1]
address_b[2] => altsyncram_ndd1:auto_generated.address_b[2]
address_b[3] => altsyncram_ndd1:auto_generated.address_b[3]
address_b[4] => altsyncram_ndd1:auto_generated.address_b[4]
address_b[5] => altsyncram_ndd1:auto_generated.address_b[5]
address_b[6] => altsyncram_ndd1:auto_generated.address_b[6]
address_b[7] => altsyncram_ndd1:auto_generated.address_b[7]
address_b[8] => altsyncram_ndd1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ndd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_ndd1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ndd1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ndd1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ndd1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ndd1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ndd1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ndd1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ndd1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ndd1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ndd1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ndd1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ndd1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ndd1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ndd1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ndd1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ndd1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ndd1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ndd1:auto_generated.q_b[17]
q_b[18] <= altsyncram_ndd1:auto_generated.q_b[18]
q_b[19] <= altsyncram_ndd1:auto_generated.q_b[19]
q_b[20] <= altsyncram_ndd1:auto_generated.q_b[20]
q_b[21] <= altsyncram_ndd1:auto_generated.q_b[21]
q_b[22] <= altsyncram_ndd1:auto_generated.q_b[22]
q_b[23] <= altsyncram_ndd1:auto_generated.q_b[23]
q_b[24] <= altsyncram_ndd1:auto_generated.q_b[24]
q_b[25] <= altsyncram_ndd1:auto_generated.q_b[25]
q_b[26] <= altsyncram_ndd1:auto_generated.q_b[26]
q_b[27] <= altsyncram_ndd1:auto_generated.q_b[27]
q_b[28] <= altsyncram_ndd1:auto_generated.q_b[28]
q_b[29] <= altsyncram_ndd1:auto_generated.q_b[29]
q_b[30] <= altsyncram_ndd1:auto_generated.q_b[30]
q_b[31] <= altsyncram_ndd1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_ic_data_module:WiPhase_top_level_cpu_v2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_ic_tag_module:WiPhase_top_level_cpu_v2_cpu_ic_tag
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_ic_tag_module:WiPhase_top_level_cpu_v2_cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_s6d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_s6d1:auto_generated.rden_b
data_a[0] => altsyncram_s6d1:auto_generated.data_a[0]
data_a[1] => altsyncram_s6d1:auto_generated.data_a[1]
data_a[2] => altsyncram_s6d1:auto_generated.data_a[2]
data_a[3] => altsyncram_s6d1:auto_generated.data_a[3]
data_a[4] => altsyncram_s6d1:auto_generated.data_a[4]
data_a[5] => altsyncram_s6d1:auto_generated.data_a[5]
data_a[6] => altsyncram_s6d1:auto_generated.data_a[6]
data_a[7] => altsyncram_s6d1:auto_generated.data_a[7]
data_a[8] => altsyncram_s6d1:auto_generated.data_a[8]
data_a[9] => altsyncram_s6d1:auto_generated.data_a[9]
data_a[10] => altsyncram_s6d1:auto_generated.data_a[10]
data_a[11] => altsyncram_s6d1:auto_generated.data_a[11]
data_a[12] => altsyncram_s6d1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_s6d1:auto_generated.address_a[0]
address_a[1] => altsyncram_s6d1:auto_generated.address_a[1]
address_a[2] => altsyncram_s6d1:auto_generated.address_a[2]
address_a[3] => altsyncram_s6d1:auto_generated.address_a[3]
address_a[4] => altsyncram_s6d1:auto_generated.address_a[4]
address_a[5] => altsyncram_s6d1:auto_generated.address_a[5]
address_b[0] => altsyncram_s6d1:auto_generated.address_b[0]
address_b[1] => altsyncram_s6d1:auto_generated.address_b[1]
address_b[2] => altsyncram_s6d1:auto_generated.address_b[2]
address_b[3] => altsyncram_s6d1:auto_generated.address_b[3]
address_b[4] => altsyncram_s6d1:auto_generated.address_b[4]
address_b[5] => altsyncram_s6d1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s6d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_s6d1:auto_generated.q_b[0]
q_b[1] <= altsyncram_s6d1:auto_generated.q_b[1]
q_b[2] <= altsyncram_s6d1:auto_generated.q_b[2]
q_b[3] <= altsyncram_s6d1:auto_generated.q_b[3]
q_b[4] <= altsyncram_s6d1:auto_generated.q_b[4]
q_b[5] <= altsyncram_s6d1:auto_generated.q_b[5]
q_b[6] <= altsyncram_s6d1:auto_generated.q_b[6]
q_b[7] <= altsyncram_s6d1:auto_generated.q_b[7]
q_b[8] <= altsyncram_s6d1:auto_generated.q_b[8]
q_b[9] <= altsyncram_s6d1:auto_generated.q_b[9]
q_b[10] <= altsyncram_s6d1:auto_generated.q_b[10]
q_b[11] <= altsyncram_s6d1:auto_generated.q_b[11]
q_b[12] <= altsyncram_s6d1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_ic_tag_module:WiPhase_top_level_cpu_v2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s6d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
data[13] => ram_data[13].IN1
data[14] => ram_data[14].IN1
data[15] => ram_data[15].IN1
data[16] => ram_data[16].IN1
data[17] => ram_data[17].IN1
data[18] => ram_data[18].IN1
data[19] => ram_data[19].IN1
data[20] => ram_data[20].IN1
data[21] => ram_data[21].IN1
data[22] => ram_data[22].IN1
data[23] => ram_data[23].IN1
data[24] => ram_data[24].IN1
data[25] => ram_data[25].IN1
data[26] => ram_data[26].IN1
data[27] => ram_data[27].IN1
data[28] => ram_data[28].IN1
data[29] => ram_data[29].IN1
data[30] => ram_data[30].IN1
data[31] => ram_data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_8ic1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8ic1:auto_generated.data_a[0]
data_a[1] => altsyncram_8ic1:auto_generated.data_a[1]
data_a[2] => altsyncram_8ic1:auto_generated.data_a[2]
data_a[3] => altsyncram_8ic1:auto_generated.data_a[3]
data_a[4] => altsyncram_8ic1:auto_generated.data_a[4]
data_a[5] => altsyncram_8ic1:auto_generated.data_a[5]
data_a[6] => altsyncram_8ic1:auto_generated.data_a[6]
data_a[7] => altsyncram_8ic1:auto_generated.data_a[7]
data_a[8] => altsyncram_8ic1:auto_generated.data_a[8]
data_a[9] => altsyncram_8ic1:auto_generated.data_a[9]
data_a[10] => altsyncram_8ic1:auto_generated.data_a[10]
data_a[11] => altsyncram_8ic1:auto_generated.data_a[11]
data_a[12] => altsyncram_8ic1:auto_generated.data_a[12]
data_a[13] => altsyncram_8ic1:auto_generated.data_a[13]
data_a[14] => altsyncram_8ic1:auto_generated.data_a[14]
data_a[15] => altsyncram_8ic1:auto_generated.data_a[15]
data_a[16] => altsyncram_8ic1:auto_generated.data_a[16]
data_a[17] => altsyncram_8ic1:auto_generated.data_a[17]
data_a[18] => altsyncram_8ic1:auto_generated.data_a[18]
data_a[19] => altsyncram_8ic1:auto_generated.data_a[19]
data_a[20] => altsyncram_8ic1:auto_generated.data_a[20]
data_a[21] => altsyncram_8ic1:auto_generated.data_a[21]
data_a[22] => altsyncram_8ic1:auto_generated.data_a[22]
data_a[23] => altsyncram_8ic1:auto_generated.data_a[23]
data_a[24] => altsyncram_8ic1:auto_generated.data_a[24]
data_a[25] => altsyncram_8ic1:auto_generated.data_a[25]
data_a[26] => altsyncram_8ic1:auto_generated.data_a[26]
data_a[27] => altsyncram_8ic1:auto_generated.data_a[27]
data_a[28] => altsyncram_8ic1:auto_generated.data_a[28]
data_a[29] => altsyncram_8ic1:auto_generated.data_a[29]
data_a[30] => altsyncram_8ic1:auto_generated.data_a[30]
data_a[31] => altsyncram_8ic1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_8ic1:auto_generated.address_a[0]
address_a[1] => altsyncram_8ic1:auto_generated.address_a[1]
address_a[2] => altsyncram_8ic1:auto_generated.address_a[2]
address_a[3] => altsyncram_8ic1:auto_generated.address_a[3]
address_a[4] => altsyncram_8ic1:auto_generated.address_a[4]
address_b[0] => altsyncram_8ic1:auto_generated.address_b[0]
address_b[1] => altsyncram_8ic1:auto_generated.address_b[1]
address_b[2] => altsyncram_8ic1:auto_generated.address_b[2]
address_b[3] => altsyncram_8ic1:auto_generated.address_b[3]
address_b[4] => altsyncram_8ic1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8ic1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_8ic1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8ic1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8ic1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8ic1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8ic1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8ic1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8ic1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8ic1:auto_generated.q_b[7]
q_b[8] <= altsyncram_8ic1:auto_generated.q_b[8]
q_b[9] <= altsyncram_8ic1:auto_generated.q_b[9]
q_b[10] <= altsyncram_8ic1:auto_generated.q_b[10]
q_b[11] <= altsyncram_8ic1:auto_generated.q_b[11]
q_b[12] <= altsyncram_8ic1:auto_generated.q_b[12]
q_b[13] <= altsyncram_8ic1:auto_generated.q_b[13]
q_b[14] <= altsyncram_8ic1:auto_generated.q_b[14]
q_b[15] <= altsyncram_8ic1:auto_generated.q_b[15]
q_b[16] <= altsyncram_8ic1:auto_generated.q_b[16]
q_b[17] <= altsyncram_8ic1:auto_generated.q_b[17]
q_b[18] <= altsyncram_8ic1:auto_generated.q_b[18]
q_b[19] <= altsyncram_8ic1:auto_generated.q_b[19]
q_b[20] <= altsyncram_8ic1:auto_generated.q_b[20]
q_b[21] <= altsyncram_8ic1:auto_generated.q_b[21]
q_b[22] <= altsyncram_8ic1:auto_generated.q_b[22]
q_b[23] <= altsyncram_8ic1:auto_generated.q_b[23]
q_b[24] <= altsyncram_8ic1:auto_generated.q_b[24]
q_b[25] <= altsyncram_8ic1:auto_generated.q_b[25]
q_b[26] <= altsyncram_8ic1:auto_generated.q_b[26]
q_b[27] <= altsyncram_8ic1:auto_generated.q_b[27]
q_b[28] <= altsyncram_8ic1:auto_generated.q_b[28]
q_b[29] <= altsyncram_8ic1:auto_generated.q_b[29]
q_b[30] <= altsyncram_8ic1:auto_generated.q_b[30]
q_b[31] <= altsyncram_8ic1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_8ic1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
data[13] => ram_data[13].IN1
data[14] => ram_data[14].IN1
data[15] => ram_data[15].IN1
data[16] => ram_data[16].IN1
data[17] => ram_data[17].IN1
data[18] => ram_data[18].IN1
data[19] => ram_data[19].IN1
data[20] => ram_data[20].IN1
data[21] => ram_data[21].IN1
data[22] => ram_data[22].IN1
data[23] => ram_data[23].IN1
data[24] => ram_data[24].IN1
data[25] => ram_data[25].IN1
data[26] => ram_data[26].IN1
data[27] => ram_data[27].IN1
data[28] => ram_data[28].IN1
data[29] => ram_data[29].IN1
data[30] => ram_data[30].IN1
data[31] => ram_data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_8ic1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8ic1:auto_generated.data_a[0]
data_a[1] => altsyncram_8ic1:auto_generated.data_a[1]
data_a[2] => altsyncram_8ic1:auto_generated.data_a[2]
data_a[3] => altsyncram_8ic1:auto_generated.data_a[3]
data_a[4] => altsyncram_8ic1:auto_generated.data_a[4]
data_a[5] => altsyncram_8ic1:auto_generated.data_a[5]
data_a[6] => altsyncram_8ic1:auto_generated.data_a[6]
data_a[7] => altsyncram_8ic1:auto_generated.data_a[7]
data_a[8] => altsyncram_8ic1:auto_generated.data_a[8]
data_a[9] => altsyncram_8ic1:auto_generated.data_a[9]
data_a[10] => altsyncram_8ic1:auto_generated.data_a[10]
data_a[11] => altsyncram_8ic1:auto_generated.data_a[11]
data_a[12] => altsyncram_8ic1:auto_generated.data_a[12]
data_a[13] => altsyncram_8ic1:auto_generated.data_a[13]
data_a[14] => altsyncram_8ic1:auto_generated.data_a[14]
data_a[15] => altsyncram_8ic1:auto_generated.data_a[15]
data_a[16] => altsyncram_8ic1:auto_generated.data_a[16]
data_a[17] => altsyncram_8ic1:auto_generated.data_a[17]
data_a[18] => altsyncram_8ic1:auto_generated.data_a[18]
data_a[19] => altsyncram_8ic1:auto_generated.data_a[19]
data_a[20] => altsyncram_8ic1:auto_generated.data_a[20]
data_a[21] => altsyncram_8ic1:auto_generated.data_a[21]
data_a[22] => altsyncram_8ic1:auto_generated.data_a[22]
data_a[23] => altsyncram_8ic1:auto_generated.data_a[23]
data_a[24] => altsyncram_8ic1:auto_generated.data_a[24]
data_a[25] => altsyncram_8ic1:auto_generated.data_a[25]
data_a[26] => altsyncram_8ic1:auto_generated.data_a[26]
data_a[27] => altsyncram_8ic1:auto_generated.data_a[27]
data_a[28] => altsyncram_8ic1:auto_generated.data_a[28]
data_a[29] => altsyncram_8ic1:auto_generated.data_a[29]
data_a[30] => altsyncram_8ic1:auto_generated.data_a[30]
data_a[31] => altsyncram_8ic1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_8ic1:auto_generated.address_a[0]
address_a[1] => altsyncram_8ic1:auto_generated.address_a[1]
address_a[2] => altsyncram_8ic1:auto_generated.address_a[2]
address_a[3] => altsyncram_8ic1:auto_generated.address_a[3]
address_a[4] => altsyncram_8ic1:auto_generated.address_a[4]
address_b[0] => altsyncram_8ic1:auto_generated.address_b[0]
address_b[1] => altsyncram_8ic1:auto_generated.address_b[1]
address_b[2] => altsyncram_8ic1:auto_generated.address_b[2]
address_b[3] => altsyncram_8ic1:auto_generated.address_b[3]
address_b[4] => altsyncram_8ic1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8ic1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_8ic1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8ic1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8ic1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8ic1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8ic1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8ic1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8ic1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8ic1:auto_generated.q_b[7]
q_b[8] <= altsyncram_8ic1:auto_generated.q_b[8]
q_b[9] <= altsyncram_8ic1:auto_generated.q_b[9]
q_b[10] <= altsyncram_8ic1:auto_generated.q_b[10]
q_b[11] <= altsyncram_8ic1:auto_generated.q_b[11]
q_b[12] <= altsyncram_8ic1:auto_generated.q_b[12]
q_b[13] <= altsyncram_8ic1:auto_generated.q_b[13]
q_b[14] <= altsyncram_8ic1:auto_generated.q_b[14]
q_b[15] <= altsyncram_8ic1:auto_generated.q_b[15]
q_b[16] <= altsyncram_8ic1:auto_generated.q_b[16]
q_b[17] <= altsyncram_8ic1:auto_generated.q_b[17]
q_b[18] <= altsyncram_8ic1:auto_generated.q_b[18]
q_b[19] <= altsyncram_8ic1:auto_generated.q_b[19]
q_b[20] <= altsyncram_8ic1:auto_generated.q_b[20]
q_b[21] <= altsyncram_8ic1:auto_generated.q_b[21]
q_b[22] <= altsyncram_8ic1:auto_generated.q_b[22]
q_b[23] <= altsyncram_8ic1:auto_generated.q_b[23]
q_b[24] <= altsyncram_8ic1:auto_generated.q_b[24]
q_b[25] <= altsyncram_8ic1:auto_generated.q_b[25]
q_b[26] <= altsyncram_8ic1:auto_generated.q_b[26]
q_b[27] <= altsyncram_8ic1:auto_generated.q_b[27]
q_b[28] <= altsyncram_8ic1:auto_generated.q_b[28]
q_b[29] <= altsyncram_8ic1:auto_generated.q_b[29]
q_b[30] <= altsyncram_8ic1:auto_generated.q_b[30]
q_b[31] <= altsyncram_8ic1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_8ic1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell
E_src1[0] => mul_src1[0].IN2
E_src1[1] => mul_src1[1].IN2
E_src1[2] => mul_src1[2].IN2
E_src1[3] => mul_src1[3].IN2
E_src1[4] => mul_src1[4].IN2
E_src1[5] => mul_src1[5].IN2
E_src1[6] => mul_src1[6].IN2
E_src1[7] => mul_src1[7].IN2
E_src1[8] => mul_src1[8].IN2
E_src1[9] => mul_src1[9].IN2
E_src1[10] => mul_src1[10].IN2
E_src1[11] => mul_src1[11].IN2
E_src1[12] => mul_src1[12].IN2
E_src1[13] => mul_src1[13].IN2
E_src1[14] => mul_src1[14].IN2
E_src1[15] => mul_src1[15].IN2
E_src1[16] => mul_src1[16].IN1
E_src1[17] => mul_src1[17].IN1
E_src1[18] => mul_src1[18].IN1
E_src1[19] => mul_src1[19].IN1
E_src1[20] => mul_src1[20].IN1
E_src1[21] => mul_src1[21].IN1
E_src1[22] => mul_src1[22].IN1
E_src1[23] => mul_src1[23].IN1
E_src1[24] => mul_src1[24].IN1
E_src1[25] => mul_src1[25].IN1
E_src1[26] => mul_src1[26].IN1
E_src1[27] => mul_src1[27].IN1
E_src1[28] => mul_src1[28].IN1
E_src1[29] => mul_src1[29].IN1
E_src1[30] => mul_src1[30].IN1
E_src1[31] => mul_src1[31].IN1
E_src2[0] => mul_src2[0].IN2
E_src2[1] => mul_src2[1].IN2
E_src2[2] => mul_src2[2].IN2
E_src2[3] => mul_src2[3].IN2
E_src2[4] => mul_src2[4].IN2
E_src2[5] => mul_src2[5].IN2
E_src2[6] => mul_src2[6].IN2
E_src2[7] => mul_src2[7].IN2
E_src2[8] => mul_src2[8].IN2
E_src2[9] => mul_src2[9].IN2
E_src2[10] => mul_src2[10].IN2
E_src2[11] => mul_src2[11].IN2
E_src2[12] => mul_src2[12].IN2
E_src2[13] => mul_src2[13].IN2
E_src2[14] => mul_src2[14].IN2
E_src2[15] => mul_src2[15].IN2
E_src2[16] => mul_src2[16].IN1
E_src2[17] => mul_src2[17].IN1
E_src2[18] => mul_src2[18].IN1
E_src2[19] => mul_src2[19].IN1
E_src2[20] => mul_src2[20].IN1
E_src2[21] => mul_src2[21].IN1
E_src2[22] => mul_src2[22].IN1
E_src2[23] => mul_src2[23].IN1
E_src2[24] => mul_src2[24].IN1
E_src2[25] => mul_src2[25].IN1
E_src2[26] => mul_src2[26].IN1
E_src2[27] => mul_src2[27].IN1
E_src2[28] => mul_src2[28].IN1
E_src2[29] => mul_src2[29].IN1
E_src2[30] => mul_src2[30].IN1
E_src2[31] => mul_src2[31].IN1
M_en => M_en.IN3
clk => clk.IN3
reset_n => mul_clr.IN3
M_mul_cell_p1[0] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[1] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[2] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[3] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[4] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[5] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[6] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[7] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[8] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[9] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[10] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[11] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[12] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[13] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[14] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[15] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[16] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[17] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[18] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[19] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[20] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[21] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[22] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[23] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[24] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[25] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[26] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[27] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[28] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[29] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[30] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p1[31] <= altera_mult_add:the_altmult_add_p1.result
M_mul_cell_p2[0] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[1] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[2] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[3] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[4] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[5] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[6] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[7] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[8] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[9] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[10] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[11] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[12] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[13] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[14] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[15] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[16] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[17] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[18] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[19] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[20] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[21] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[22] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[23] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[24] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[25] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[26] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[27] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[28] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[29] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[30] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p2[31] <= altera_mult_add:the_altmult_add_p2.result
M_mul_cell_p3[0] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[1] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[2] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[3] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[4] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[5] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[6] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[7] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[8] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[9] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[10] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[11] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[12] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[13] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[14] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[15] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[16] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[17] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[18] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[19] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[20] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[21] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[22] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[23] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[24] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[25] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[26] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[27] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[28] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[29] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[30] <= altera_mult_add:the_altmult_add_p3.result
M_mul_cell_p3[31] <= altera_mult_add:the_altmult_add_p3.result


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1
accum_sload => ~NO_FANOUT~
aclr0 => altera_mult_add_hkp2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= <GND>
chainout_saturate => ~NO_FANOUT~
clock0 => altera_mult_add_hkp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => altera_mult_add_hkp2:auto_generated.dataa[0]
dataa[1] => altera_mult_add_hkp2:auto_generated.dataa[1]
dataa[2] => altera_mult_add_hkp2:auto_generated.dataa[2]
dataa[3] => altera_mult_add_hkp2:auto_generated.dataa[3]
dataa[4] => altera_mult_add_hkp2:auto_generated.dataa[4]
dataa[5] => altera_mult_add_hkp2:auto_generated.dataa[5]
dataa[6] => altera_mult_add_hkp2:auto_generated.dataa[6]
dataa[7] => altera_mult_add_hkp2:auto_generated.dataa[7]
dataa[8] => altera_mult_add_hkp2:auto_generated.dataa[8]
dataa[9] => altera_mult_add_hkp2:auto_generated.dataa[9]
dataa[10] => altera_mult_add_hkp2:auto_generated.dataa[10]
dataa[11] => altera_mult_add_hkp2:auto_generated.dataa[11]
dataa[12] => altera_mult_add_hkp2:auto_generated.dataa[12]
dataa[13] => altera_mult_add_hkp2:auto_generated.dataa[13]
dataa[14] => altera_mult_add_hkp2:auto_generated.dataa[14]
dataa[15] => altera_mult_add_hkp2:auto_generated.dataa[15]
datab[0] => altera_mult_add_hkp2:auto_generated.datab[0]
datab[1] => altera_mult_add_hkp2:auto_generated.datab[1]
datab[2] => altera_mult_add_hkp2:auto_generated.datab[2]
datab[3] => altera_mult_add_hkp2:auto_generated.datab[3]
datab[4] => altera_mult_add_hkp2:auto_generated.datab[4]
datab[5] => altera_mult_add_hkp2:auto_generated.datab[5]
datab[6] => altera_mult_add_hkp2:auto_generated.datab[6]
datab[7] => altera_mult_add_hkp2:auto_generated.datab[7]
datab[8] => altera_mult_add_hkp2:auto_generated.datab[8]
datab[9] => altera_mult_add_hkp2:auto_generated.datab[9]
datab[10] => altera_mult_add_hkp2:auto_generated.datab[10]
datab[11] => altera_mult_add_hkp2:auto_generated.datab[11]
datab[12] => altera_mult_add_hkp2:auto_generated.datab[12]
datab[13] => altera_mult_add_hkp2:auto_generated.datab[13]
datab[14] => altera_mult_add_hkp2:auto_generated.datab[14]
datab[15] => altera_mult_add_hkp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => altera_mult_add_hkp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
negate => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= <GND>
result[0] <= altera_mult_add_hkp2:auto_generated.result[0]
result[1] <= altera_mult_add_hkp2:auto_generated.result[1]
result[2] <= altera_mult_add_hkp2:auto_generated.result[2]
result[3] <= altera_mult_add_hkp2:auto_generated.result[3]
result[4] <= altera_mult_add_hkp2:auto_generated.result[4]
result[5] <= altera_mult_add_hkp2:auto_generated.result[5]
result[6] <= altera_mult_add_hkp2:auto_generated.result[6]
result[7] <= altera_mult_add_hkp2:auto_generated.result[7]
result[8] <= altera_mult_add_hkp2:auto_generated.result[8]
result[9] <= altera_mult_add_hkp2:auto_generated.result[9]
result[10] <= altera_mult_add_hkp2:auto_generated.result[10]
result[11] <= altera_mult_add_hkp2:auto_generated.result[11]
result[12] <= altera_mult_add_hkp2:auto_generated.result[12]
result[13] <= altera_mult_add_hkp2:auto_generated.result[13]
result[14] <= altera_mult_add_hkp2:auto_generated.result[14]
result[15] <= altera_mult_add_hkp2:auto_generated.result[15]
result[16] <= altera_mult_add_hkp2:auto_generated.result[16]
result[17] <= altera_mult_add_hkp2:auto_generated.result[17]
result[18] <= altera_mult_add_hkp2:auto_generated.result[18]
result[19] <= altera_mult_add_hkp2:auto_generated.result[19]
result[20] <= altera_mult_add_hkp2:auto_generated.result[20]
result[21] <= altera_mult_add_hkp2:auto_generated.result[21]
result[22] <= altera_mult_add_hkp2:auto_generated.result[22]
result[23] <= altera_mult_add_hkp2:auto_generated.result[23]
result[24] <= altera_mult_add_hkp2:auto_generated.result[24]
result[25] <= altera_mult_add_hkp2:auto_generated.result[25]
result[26] <= altera_mult_add_hkp2:auto_generated.result[26]
result[27] <= altera_mult_add_hkp2:auto_generated.result[27]
result[28] <= altera_mult_add_hkp2:auto_generated.result[28]
result[29] <= altera_mult_add_hkp2:auto_generated.result[29]
result[30] <= altera_mult_add_hkp2:auto_generated.result[30]
result[31] <= altera_mult_add_hkp2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
sclr0 => ~NO_FANOUT~
sclr1 => ~NO_FANOUT~
sclr2 => ~NO_FANOUT~
sclr3 => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
ena0 => ena0.IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[27] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[28] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[29] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[30] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[31] <= altera_mult_add_rtl:altera_mult_add_rtl1.result


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
result[27] <= ama_register_function:output_reg_block.data_out
result[28] <= ama_register_function:output_reg_block.data_out
result[29] <= ama_register_function:output_reg_block.data_out
result[30] <= ama_register_function:output_reg_block.data_out
result[31] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_0[17].IN1
data_in[18] => data_split_0[18].IN1
data_in[19] => data_split_0[19].IN1
data_in[20] => data_split_0[20].IN1
data_in[21] => data_split_0[21].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[17] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[18] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[19] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[20] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[21] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[17] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[18] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[19] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[20] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[21] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[17] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[18] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[19] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[20] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[21] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[17] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[18] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[19] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[20] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[21] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_0[8] => preadder_input_a0[8].IN1
dataa_in_0[9] => preadder_input_a0[9].IN1
dataa_in_0[10] => preadder_input_a0[10].IN1
dataa_in_0[11] => preadder_input_a0[11].IN1
dataa_in_0[12] => preadder_input_a0[12].IN1
dataa_in_0[13] => preadder_input_a0[13].IN1
dataa_in_0[14] => preadder_input_a0[14].IN1
dataa_in_0[15] => preadder_input_a0[15].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_1[8] => preadder_input_a1[8].IN1
dataa_in_1[9] => preadder_input_a1[9].IN1
dataa_in_1[10] => preadder_input_a1[10].IN1
dataa_in_1[11] => preadder_input_a1[11].IN1
dataa_in_1[12] => preadder_input_a1[12].IN1
dataa_in_1[13] => preadder_input_a1[13].IN1
dataa_in_1[14] => preadder_input_a1[14].IN1
dataa_in_1[15] => preadder_input_a1[15].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_2[8] => preadder_input_a2[8].IN1
dataa_in_2[9] => preadder_input_a2[9].IN1
dataa_in_2[10] => preadder_input_a2[10].IN1
dataa_in_2[11] => preadder_input_a2[11].IN1
dataa_in_2[12] => preadder_input_a2[12].IN1
dataa_in_2[13] => preadder_input_a2[13].IN1
dataa_in_2[14] => preadder_input_a2[14].IN1
dataa_in_2[15] => preadder_input_a2[15].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
dataa_in_3[8] => preadder_input_a3[8].IN1
dataa_in_3[9] => preadder_input_a3[9].IN1
dataa_in_3[10] => preadder_input_a3[10].IN1
dataa_in_3[11] => preadder_input_a3[11].IN1
dataa_in_3[12] => preadder_input_a3[12].IN1
dataa_in_3[13] => preadder_input_a3[13].IN1
dataa_in_3[14] => preadder_input_a3[14].IN1
dataa_in_3[15] => preadder_input_a3[15].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_0[13] => preadder_input_b0[13].IN1
datab_in_0[14] => preadder_input_b0[14].IN1
datab_in_0[15] => preadder_input_b0[15].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_1[13] => preadder_input_b1[13].IN1
datab_in_1[14] => preadder_input_b1[14].IN1
datab_in_1[15] => preadder_input_b1[15].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_2[13] => preadder_input_b2[13].IN1
datab_in_2[14] => preadder_input_b2[14].IN1
datab_in_2[15] => preadder_input_b2[15].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datab_in_3[13] => preadder_input_b3[13].IN1
datab_in_3[14] => preadder_input_b3[14].IN1
datab_in_3[15] => preadder_input_b3[15].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_0[16] => ~NO_FANOUT~
datac_in_0[17] => ~NO_FANOUT~
datac_in_0[18] => ~NO_FANOUT~
datac_in_0[19] => ~NO_FANOUT~
datac_in_0[20] => ~NO_FANOUT~
datac_in_0[21] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_1[16] => ~NO_FANOUT~
datac_in_1[17] => ~NO_FANOUT~
datac_in_1[18] => ~NO_FANOUT~
datac_in_1[19] => ~NO_FANOUT~
datac_in_1[20] => ~NO_FANOUT~
datac_in_1[21] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_2[16] => ~NO_FANOUT~
datac_in_2[17] => ~NO_FANOUT~
datac_in_2[18] => ~NO_FANOUT~
datac_in_2[19] => ~NO_FANOUT~
datac_in_2[20] => ~NO_FANOUT~
datac_in_2[21] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
datac_in_3[16] => ~NO_FANOUT~
datac_in_3[17] => ~NO_FANOUT~
datac_in_3[18] => ~NO_FANOUT~
datac_in_3[19] => ~NO_FANOUT~
datac_in_3[20] => ~NO_FANOUT~
datac_in_3[21] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a0[8] <= preadder_input_a0[8].DB_MAX_OUTPUT_PORT_TYPE
result_a0[9] <= preadder_input_a0[9].DB_MAX_OUTPUT_PORT_TYPE
result_a0[10] <= preadder_input_a0[10].DB_MAX_OUTPUT_PORT_TYPE
result_a0[11] <= preadder_input_a0[11].DB_MAX_OUTPUT_PORT_TYPE
result_a0[12] <= preadder_input_a0[12].DB_MAX_OUTPUT_PORT_TYPE
result_a0[13] <= preadder_input_a0[13].DB_MAX_OUTPUT_PORT_TYPE
result_a0[14] <= preadder_input_a0[14].DB_MAX_OUTPUT_PORT_TYPE
result_a0[15] <= preadder_input_a0[15].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[8] <= preadder_input_a1[8].DB_MAX_OUTPUT_PORT_TYPE
result_a1[9] <= preadder_input_a1[9].DB_MAX_OUTPUT_PORT_TYPE
result_a1[10] <= preadder_input_a1[10].DB_MAX_OUTPUT_PORT_TYPE
result_a1[11] <= preadder_input_a1[11].DB_MAX_OUTPUT_PORT_TYPE
result_a1[12] <= preadder_input_a1[12].DB_MAX_OUTPUT_PORT_TYPE
result_a1[13] <= preadder_input_a1[13].DB_MAX_OUTPUT_PORT_TYPE
result_a1[14] <= preadder_input_a1[14].DB_MAX_OUTPUT_PORT_TYPE
result_a1[15] <= preadder_input_a1[15].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[8] <= preadder_input_a2[8].DB_MAX_OUTPUT_PORT_TYPE
result_a2[9] <= preadder_input_a2[9].DB_MAX_OUTPUT_PORT_TYPE
result_a2[10] <= preadder_input_a2[10].DB_MAX_OUTPUT_PORT_TYPE
result_a2[11] <= preadder_input_a2[11].DB_MAX_OUTPUT_PORT_TYPE
result_a2[12] <= preadder_input_a2[12].DB_MAX_OUTPUT_PORT_TYPE
result_a2[13] <= preadder_input_a2[13].DB_MAX_OUTPUT_PORT_TYPE
result_a2[14] <= preadder_input_a2[14].DB_MAX_OUTPUT_PORT_TYPE
result_a2[15] <= preadder_input_a2[15].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[8] <= preadder_input_a3[8].DB_MAX_OUTPUT_PORT_TYPE
result_a3[9] <= preadder_input_a3[9].DB_MAX_OUTPUT_PORT_TYPE
result_a3[10] <= preadder_input_a3[10].DB_MAX_OUTPUT_PORT_TYPE
result_a3[11] <= preadder_input_a3[11].DB_MAX_OUTPUT_PORT_TYPE
result_a3[12] <= preadder_input_a3[12].DB_MAX_OUTPUT_PORT_TYPE
result_a3[13] <= preadder_input_a3[13].DB_MAX_OUTPUT_PORT_TYPE
result_a3[14] <= preadder_input_a3[14].DB_MAX_OUTPUT_PORT_TYPE
result_a3[15] <= preadder_input_a3[15].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[13] <= preadder_input_b0[13].DB_MAX_OUTPUT_PORT_TYPE
result_b0[14] <= preadder_input_b0[14].DB_MAX_OUTPUT_PORT_TYPE
result_b0[15] <= preadder_input_b0[15].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[13] <= preadder_input_b1[13].DB_MAX_OUTPUT_PORT_TYPE
result_b1[14] <= preadder_input_b1[14].DB_MAX_OUTPUT_PORT_TYPE
result_b1[15] <= preadder_input_b1[15].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[13] <= preadder_input_b2[13].DB_MAX_OUTPUT_PORT_TYPE
result_b2[14] <= preadder_input_b2[14].DB_MAX_OUTPUT_PORT_TYPE
result_b2[15] <= preadder_input_b2[15].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[13] <= preadder_input_b3[13].DB_MAX_OUTPUT_PORT_TYPE
result_b3[14] <= preadder_input_b3[14].DB_MAX_OUTPUT_PORT_TYPE
result_b3[15] <= preadder_input_b3[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a0[8] => data_in_a0[8].IN1
data_in_a0[9] => data_in_a0[9].IN1
data_in_a0[10] => data_in_a0[10].IN1
data_in_a0[11] => data_in_a0[11].IN1
data_in_a0[12] => data_in_a0[12].IN1
data_in_a0[13] => data_in_a0[13].IN1
data_in_a0[14] => data_in_a0[14].IN1
data_in_a0[15] => data_in_a0[15].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a1[8] => data_in_a1[8].IN1
data_in_a1[9] => data_in_a1[9].IN1
data_in_a1[10] => data_in_a1[10].IN1
data_in_a1[11] => data_in_a1[11].IN1
data_in_a1[12] => data_in_a1[12].IN1
data_in_a1[13] => data_in_a1[13].IN1
data_in_a1[14] => data_in_a1[14].IN1
data_in_a1[15] => data_in_a1[15].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a2[8] => data_in_a2[8].IN1
data_in_a2[9] => data_in_a2[9].IN1
data_in_a2[10] => data_in_a2[10].IN1
data_in_a2[11] => data_in_a2[11].IN1
data_in_a2[12] => data_in_a2[12].IN1
data_in_a2[13] => data_in_a2[13].IN1
data_in_a2[14] => data_in_a2[14].IN1
data_in_a2[15] => data_in_a2[15].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_a3[8] => data_in_a3[8].IN1
data_in_a3[9] => data_in_a3[9].IN1
data_in_a3[10] => data_in_a3[10].IN1
data_in_a3[11] => data_in_a3[11].IN1
data_in_a3[12] => data_in_a3[12].IN1
data_in_a3[13] => data_in_a3[13].IN1
data_in_a3[14] => data_in_a3[14].IN1
data_in_a3[15] => data_in_a3[15].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b0[13] => data_in_b0[13].IN1
data_in_b0[14] => data_in_b0[14].IN1
data_in_b0[15] => data_in_b0[15].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b1[13] => data_in_b1[13].IN1
data_in_b1[14] => data_in_b1[14].IN1
data_in_b1[15] => data_in_b1[15].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b2[13] => data_in_b2[13].IN1
data_in_b2[14] => data_in_b2[14].IN1
data_in_b2[15] => data_in_b2[15].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_in_b3[13] => data_in_b3[13].IN1
data_in_b3[14] => data_in_b3[14].IN1
data_in_b3[15] => data_in_b3[15].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[26] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[27] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[28] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[29] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[30] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[31] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[32] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[33] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[26] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[27] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[28] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[29] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[30] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[31] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[32] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[33] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[26] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[27] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[28] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[29] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[30] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[31] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[32] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[33] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[26] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[27] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[28] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[29] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[30] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[31] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[32] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[33] <= ama_register_function:multiplier_register_block_3.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[0] => data_out_wire[27].CLK
clock[0] => data_out_wire[28].CLK
clock[0] => data_out_wire[29].CLK
clock[0] => data_out_wire[30].CLK
clock[0] => data_out_wire[31].CLK
clock[0] => data_out_wire[32].CLK
clock[0] => data_out_wire[33].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[0] => data_out_wire[27].ACLR
aclr[0] => data_out_wire[28].ACLR
aclr[0] => data_out_wire[29].ACLR
aclr[0] => data_out_wire[30].ACLR
aclr[0] => data_out_wire[31].ACLR
aclr[0] => data_out_wire[32].ACLR
aclr[0] => data_out_wire[33].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[33].ENA
ena[0] => data_out_wire[32].ENA
ena[0] => data_out_wire[31].ENA
ena[0] => data_out_wire[30].ENA
ena[0] => data_out_wire[29].ENA
ena[0] => data_out_wire[28].ENA
ena[0] => data_out_wire[27].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_in[27] => data_out_wire[27].DATAIN
data_in[28] => data_out_wire[28].DATAIN
data_in[29] => data_out_wire[29].DATAIN
data_in[30] => data_out_wire[30].DATAIN
data_in[31] => data_out_wire[31].DATAIN
data_in[32] => data_out_wire[32].DATAIN
data_in[33] => data_out_wire[33].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out_wire[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out_wire[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out_wire[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out_wire[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out_wire[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out_wire[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out_wire[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_0[26] => data_in_0[26].IN1
data_in_0[27] => data_in_0[27].IN1
data_in_0[28] => data_in_0[28].IN1
data_in_0[29] => data_in_0[29].IN1
data_in_0[30] => data_in_0[30].IN1
data_in_0[31] => data_in_0[31].IN1
data_in_0[32] => data_in_0[32].IN1
data_in_0[33] => data_in_0[33].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_1[26] => data_in_1[26].IN1
data_in_1[27] => data_in_1[27].IN1
data_in_1[28] => data_in_1[28].IN1
data_in_1[29] => data_in_1[29].IN1
data_in_1[30] => data_in_1[30].IN1
data_in_1[31] => data_in_1[31].IN1
data_in_1[32] => data_in_1[32].IN1
data_in_1[33] => data_in_1[33].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_2[26] => data_in_2[26].IN1
data_in_2[27] => data_in_2[27].IN1
data_in_2[28] => data_in_2[28].IN1
data_in_2[29] => data_in_2[29].IN1
data_in_2[30] => data_in_2[30].IN1
data_in_2[31] => data_in_2[31].IN1
data_in_2[32] => data_in_2[32].IN1
data_in_2[33] => data_in_2[33].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_in_3[26] => data_in_3[26].IN1
data_in_3[27] => data_in_3[27].IN1
data_in_3[28] => data_in_3[28].IN1
data_in_3[29] => data_in_3[29].IN1
data_in_3[30] => data_in_3[30].IN1
data_in_3[31] => data_in_3[31].IN1
data_in_3[32] => data_in_3[32].IN1
data_in_3[33] => data_in_3[33].IN1
data_out[0] <= adder_result_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_0[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_0[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_0[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_0[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_0[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_0[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_0[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_0[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_0[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_0[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= adder_result_0[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= adder_result_0[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= adder_result_0[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= adder_result_0[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= adder_result_0[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= adder_result_0[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= adder_result_0[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= adder_result_0[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= adder_result_0[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= adder_result_0[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= adder_result_0[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= adder_result_0[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= adder_result_0[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= adder_result_0[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= adder_result_0[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= adder_result_0[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= adder_result_0[34].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2
accum_sload => ~NO_FANOUT~
aclr0 => altera_mult_add_hkp2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= <GND>
chainout_saturate => ~NO_FANOUT~
clock0 => altera_mult_add_hkp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => altera_mult_add_hkp2:auto_generated.dataa[0]
dataa[1] => altera_mult_add_hkp2:auto_generated.dataa[1]
dataa[2] => altera_mult_add_hkp2:auto_generated.dataa[2]
dataa[3] => altera_mult_add_hkp2:auto_generated.dataa[3]
dataa[4] => altera_mult_add_hkp2:auto_generated.dataa[4]
dataa[5] => altera_mult_add_hkp2:auto_generated.dataa[5]
dataa[6] => altera_mult_add_hkp2:auto_generated.dataa[6]
dataa[7] => altera_mult_add_hkp2:auto_generated.dataa[7]
dataa[8] => altera_mult_add_hkp2:auto_generated.dataa[8]
dataa[9] => altera_mult_add_hkp2:auto_generated.dataa[9]
dataa[10] => altera_mult_add_hkp2:auto_generated.dataa[10]
dataa[11] => altera_mult_add_hkp2:auto_generated.dataa[11]
dataa[12] => altera_mult_add_hkp2:auto_generated.dataa[12]
dataa[13] => altera_mult_add_hkp2:auto_generated.dataa[13]
dataa[14] => altera_mult_add_hkp2:auto_generated.dataa[14]
dataa[15] => altera_mult_add_hkp2:auto_generated.dataa[15]
datab[0] => altera_mult_add_hkp2:auto_generated.datab[0]
datab[1] => altera_mult_add_hkp2:auto_generated.datab[1]
datab[2] => altera_mult_add_hkp2:auto_generated.datab[2]
datab[3] => altera_mult_add_hkp2:auto_generated.datab[3]
datab[4] => altera_mult_add_hkp2:auto_generated.datab[4]
datab[5] => altera_mult_add_hkp2:auto_generated.datab[5]
datab[6] => altera_mult_add_hkp2:auto_generated.datab[6]
datab[7] => altera_mult_add_hkp2:auto_generated.datab[7]
datab[8] => altera_mult_add_hkp2:auto_generated.datab[8]
datab[9] => altera_mult_add_hkp2:auto_generated.datab[9]
datab[10] => altera_mult_add_hkp2:auto_generated.datab[10]
datab[11] => altera_mult_add_hkp2:auto_generated.datab[11]
datab[12] => altera_mult_add_hkp2:auto_generated.datab[12]
datab[13] => altera_mult_add_hkp2:auto_generated.datab[13]
datab[14] => altera_mult_add_hkp2:auto_generated.datab[14]
datab[15] => altera_mult_add_hkp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => altera_mult_add_hkp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
negate => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= <GND>
result[0] <= altera_mult_add_hkp2:auto_generated.result[0]
result[1] <= altera_mult_add_hkp2:auto_generated.result[1]
result[2] <= altera_mult_add_hkp2:auto_generated.result[2]
result[3] <= altera_mult_add_hkp2:auto_generated.result[3]
result[4] <= altera_mult_add_hkp2:auto_generated.result[4]
result[5] <= altera_mult_add_hkp2:auto_generated.result[5]
result[6] <= altera_mult_add_hkp2:auto_generated.result[6]
result[7] <= altera_mult_add_hkp2:auto_generated.result[7]
result[8] <= altera_mult_add_hkp2:auto_generated.result[8]
result[9] <= altera_mult_add_hkp2:auto_generated.result[9]
result[10] <= altera_mult_add_hkp2:auto_generated.result[10]
result[11] <= altera_mult_add_hkp2:auto_generated.result[11]
result[12] <= altera_mult_add_hkp2:auto_generated.result[12]
result[13] <= altera_mult_add_hkp2:auto_generated.result[13]
result[14] <= altera_mult_add_hkp2:auto_generated.result[14]
result[15] <= altera_mult_add_hkp2:auto_generated.result[15]
result[16] <= altera_mult_add_hkp2:auto_generated.result[16]
result[17] <= altera_mult_add_hkp2:auto_generated.result[17]
result[18] <= altera_mult_add_hkp2:auto_generated.result[18]
result[19] <= altera_mult_add_hkp2:auto_generated.result[19]
result[20] <= altera_mult_add_hkp2:auto_generated.result[20]
result[21] <= altera_mult_add_hkp2:auto_generated.result[21]
result[22] <= altera_mult_add_hkp2:auto_generated.result[22]
result[23] <= altera_mult_add_hkp2:auto_generated.result[23]
result[24] <= altera_mult_add_hkp2:auto_generated.result[24]
result[25] <= altera_mult_add_hkp2:auto_generated.result[25]
result[26] <= altera_mult_add_hkp2:auto_generated.result[26]
result[27] <= altera_mult_add_hkp2:auto_generated.result[27]
result[28] <= altera_mult_add_hkp2:auto_generated.result[28]
result[29] <= altera_mult_add_hkp2:auto_generated.result[29]
result[30] <= altera_mult_add_hkp2:auto_generated.result[30]
result[31] <= altera_mult_add_hkp2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
sclr0 => ~NO_FANOUT~
sclr1 => ~NO_FANOUT~
sclr2 => ~NO_FANOUT~
sclr3 => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
ena0 => ena0.IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[27] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[28] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[29] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[30] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[31] <= altera_mult_add_rtl:altera_mult_add_rtl1.result


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
result[27] <= ama_register_function:output_reg_block.data_out
result[28] <= ama_register_function:output_reg_block.data_out
result[29] <= ama_register_function:output_reg_block.data_out
result[30] <= ama_register_function:output_reg_block.data_out
result[31] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_0[17].IN1
data_in[18] => data_split_0[18].IN1
data_in[19] => data_split_0[19].IN1
data_in[20] => data_split_0[20].IN1
data_in[21] => data_split_0[21].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[17] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[18] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[19] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[20] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[21] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[17] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[18] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[19] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[20] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[21] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[17] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[18] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[19] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[20] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[21] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[17] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[18] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[19] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[20] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[21] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_0[8] => preadder_input_a0[8].IN1
dataa_in_0[9] => preadder_input_a0[9].IN1
dataa_in_0[10] => preadder_input_a0[10].IN1
dataa_in_0[11] => preadder_input_a0[11].IN1
dataa_in_0[12] => preadder_input_a0[12].IN1
dataa_in_0[13] => preadder_input_a0[13].IN1
dataa_in_0[14] => preadder_input_a0[14].IN1
dataa_in_0[15] => preadder_input_a0[15].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_1[8] => preadder_input_a1[8].IN1
dataa_in_1[9] => preadder_input_a1[9].IN1
dataa_in_1[10] => preadder_input_a1[10].IN1
dataa_in_1[11] => preadder_input_a1[11].IN1
dataa_in_1[12] => preadder_input_a1[12].IN1
dataa_in_1[13] => preadder_input_a1[13].IN1
dataa_in_1[14] => preadder_input_a1[14].IN1
dataa_in_1[15] => preadder_input_a1[15].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_2[8] => preadder_input_a2[8].IN1
dataa_in_2[9] => preadder_input_a2[9].IN1
dataa_in_2[10] => preadder_input_a2[10].IN1
dataa_in_2[11] => preadder_input_a2[11].IN1
dataa_in_2[12] => preadder_input_a2[12].IN1
dataa_in_2[13] => preadder_input_a2[13].IN1
dataa_in_2[14] => preadder_input_a2[14].IN1
dataa_in_2[15] => preadder_input_a2[15].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
dataa_in_3[8] => preadder_input_a3[8].IN1
dataa_in_3[9] => preadder_input_a3[9].IN1
dataa_in_3[10] => preadder_input_a3[10].IN1
dataa_in_3[11] => preadder_input_a3[11].IN1
dataa_in_3[12] => preadder_input_a3[12].IN1
dataa_in_3[13] => preadder_input_a3[13].IN1
dataa_in_3[14] => preadder_input_a3[14].IN1
dataa_in_3[15] => preadder_input_a3[15].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_0[13] => preadder_input_b0[13].IN1
datab_in_0[14] => preadder_input_b0[14].IN1
datab_in_0[15] => preadder_input_b0[15].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_1[13] => preadder_input_b1[13].IN1
datab_in_1[14] => preadder_input_b1[14].IN1
datab_in_1[15] => preadder_input_b1[15].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_2[13] => preadder_input_b2[13].IN1
datab_in_2[14] => preadder_input_b2[14].IN1
datab_in_2[15] => preadder_input_b2[15].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datab_in_3[13] => preadder_input_b3[13].IN1
datab_in_3[14] => preadder_input_b3[14].IN1
datab_in_3[15] => preadder_input_b3[15].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_0[16] => ~NO_FANOUT~
datac_in_0[17] => ~NO_FANOUT~
datac_in_0[18] => ~NO_FANOUT~
datac_in_0[19] => ~NO_FANOUT~
datac_in_0[20] => ~NO_FANOUT~
datac_in_0[21] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_1[16] => ~NO_FANOUT~
datac_in_1[17] => ~NO_FANOUT~
datac_in_1[18] => ~NO_FANOUT~
datac_in_1[19] => ~NO_FANOUT~
datac_in_1[20] => ~NO_FANOUT~
datac_in_1[21] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_2[16] => ~NO_FANOUT~
datac_in_2[17] => ~NO_FANOUT~
datac_in_2[18] => ~NO_FANOUT~
datac_in_2[19] => ~NO_FANOUT~
datac_in_2[20] => ~NO_FANOUT~
datac_in_2[21] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
datac_in_3[16] => ~NO_FANOUT~
datac_in_3[17] => ~NO_FANOUT~
datac_in_3[18] => ~NO_FANOUT~
datac_in_3[19] => ~NO_FANOUT~
datac_in_3[20] => ~NO_FANOUT~
datac_in_3[21] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a0[8] <= preadder_input_a0[8].DB_MAX_OUTPUT_PORT_TYPE
result_a0[9] <= preadder_input_a0[9].DB_MAX_OUTPUT_PORT_TYPE
result_a0[10] <= preadder_input_a0[10].DB_MAX_OUTPUT_PORT_TYPE
result_a0[11] <= preadder_input_a0[11].DB_MAX_OUTPUT_PORT_TYPE
result_a0[12] <= preadder_input_a0[12].DB_MAX_OUTPUT_PORT_TYPE
result_a0[13] <= preadder_input_a0[13].DB_MAX_OUTPUT_PORT_TYPE
result_a0[14] <= preadder_input_a0[14].DB_MAX_OUTPUT_PORT_TYPE
result_a0[15] <= preadder_input_a0[15].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[8] <= preadder_input_a1[8].DB_MAX_OUTPUT_PORT_TYPE
result_a1[9] <= preadder_input_a1[9].DB_MAX_OUTPUT_PORT_TYPE
result_a1[10] <= preadder_input_a1[10].DB_MAX_OUTPUT_PORT_TYPE
result_a1[11] <= preadder_input_a1[11].DB_MAX_OUTPUT_PORT_TYPE
result_a1[12] <= preadder_input_a1[12].DB_MAX_OUTPUT_PORT_TYPE
result_a1[13] <= preadder_input_a1[13].DB_MAX_OUTPUT_PORT_TYPE
result_a1[14] <= preadder_input_a1[14].DB_MAX_OUTPUT_PORT_TYPE
result_a1[15] <= preadder_input_a1[15].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[8] <= preadder_input_a2[8].DB_MAX_OUTPUT_PORT_TYPE
result_a2[9] <= preadder_input_a2[9].DB_MAX_OUTPUT_PORT_TYPE
result_a2[10] <= preadder_input_a2[10].DB_MAX_OUTPUT_PORT_TYPE
result_a2[11] <= preadder_input_a2[11].DB_MAX_OUTPUT_PORT_TYPE
result_a2[12] <= preadder_input_a2[12].DB_MAX_OUTPUT_PORT_TYPE
result_a2[13] <= preadder_input_a2[13].DB_MAX_OUTPUT_PORT_TYPE
result_a2[14] <= preadder_input_a2[14].DB_MAX_OUTPUT_PORT_TYPE
result_a2[15] <= preadder_input_a2[15].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[8] <= preadder_input_a3[8].DB_MAX_OUTPUT_PORT_TYPE
result_a3[9] <= preadder_input_a3[9].DB_MAX_OUTPUT_PORT_TYPE
result_a3[10] <= preadder_input_a3[10].DB_MAX_OUTPUT_PORT_TYPE
result_a3[11] <= preadder_input_a3[11].DB_MAX_OUTPUT_PORT_TYPE
result_a3[12] <= preadder_input_a3[12].DB_MAX_OUTPUT_PORT_TYPE
result_a3[13] <= preadder_input_a3[13].DB_MAX_OUTPUT_PORT_TYPE
result_a3[14] <= preadder_input_a3[14].DB_MAX_OUTPUT_PORT_TYPE
result_a3[15] <= preadder_input_a3[15].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[13] <= preadder_input_b0[13].DB_MAX_OUTPUT_PORT_TYPE
result_b0[14] <= preadder_input_b0[14].DB_MAX_OUTPUT_PORT_TYPE
result_b0[15] <= preadder_input_b0[15].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[13] <= preadder_input_b1[13].DB_MAX_OUTPUT_PORT_TYPE
result_b1[14] <= preadder_input_b1[14].DB_MAX_OUTPUT_PORT_TYPE
result_b1[15] <= preadder_input_b1[15].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[13] <= preadder_input_b2[13].DB_MAX_OUTPUT_PORT_TYPE
result_b2[14] <= preadder_input_b2[14].DB_MAX_OUTPUT_PORT_TYPE
result_b2[15] <= preadder_input_b2[15].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[13] <= preadder_input_b3[13].DB_MAX_OUTPUT_PORT_TYPE
result_b3[14] <= preadder_input_b3[14].DB_MAX_OUTPUT_PORT_TYPE
result_b3[15] <= preadder_input_b3[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a0[8] => data_in_a0[8].IN1
data_in_a0[9] => data_in_a0[9].IN1
data_in_a0[10] => data_in_a0[10].IN1
data_in_a0[11] => data_in_a0[11].IN1
data_in_a0[12] => data_in_a0[12].IN1
data_in_a0[13] => data_in_a0[13].IN1
data_in_a0[14] => data_in_a0[14].IN1
data_in_a0[15] => data_in_a0[15].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a1[8] => data_in_a1[8].IN1
data_in_a1[9] => data_in_a1[9].IN1
data_in_a1[10] => data_in_a1[10].IN1
data_in_a1[11] => data_in_a1[11].IN1
data_in_a1[12] => data_in_a1[12].IN1
data_in_a1[13] => data_in_a1[13].IN1
data_in_a1[14] => data_in_a1[14].IN1
data_in_a1[15] => data_in_a1[15].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a2[8] => data_in_a2[8].IN1
data_in_a2[9] => data_in_a2[9].IN1
data_in_a2[10] => data_in_a2[10].IN1
data_in_a2[11] => data_in_a2[11].IN1
data_in_a2[12] => data_in_a2[12].IN1
data_in_a2[13] => data_in_a2[13].IN1
data_in_a2[14] => data_in_a2[14].IN1
data_in_a2[15] => data_in_a2[15].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_a3[8] => data_in_a3[8].IN1
data_in_a3[9] => data_in_a3[9].IN1
data_in_a3[10] => data_in_a3[10].IN1
data_in_a3[11] => data_in_a3[11].IN1
data_in_a3[12] => data_in_a3[12].IN1
data_in_a3[13] => data_in_a3[13].IN1
data_in_a3[14] => data_in_a3[14].IN1
data_in_a3[15] => data_in_a3[15].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b0[13] => data_in_b0[13].IN1
data_in_b0[14] => data_in_b0[14].IN1
data_in_b0[15] => data_in_b0[15].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b1[13] => data_in_b1[13].IN1
data_in_b1[14] => data_in_b1[14].IN1
data_in_b1[15] => data_in_b1[15].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b2[13] => data_in_b2[13].IN1
data_in_b2[14] => data_in_b2[14].IN1
data_in_b2[15] => data_in_b2[15].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_in_b3[13] => data_in_b3[13].IN1
data_in_b3[14] => data_in_b3[14].IN1
data_in_b3[15] => data_in_b3[15].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[26] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[27] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[28] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[29] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[30] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[31] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[32] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[33] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[26] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[27] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[28] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[29] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[30] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[31] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[32] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[33] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[26] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[27] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[28] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[29] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[30] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[31] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[32] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[33] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[26] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[27] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[28] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[29] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[30] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[31] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[32] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[33] <= ama_register_function:multiplier_register_block_3.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[0] => data_out_wire[27].CLK
clock[0] => data_out_wire[28].CLK
clock[0] => data_out_wire[29].CLK
clock[0] => data_out_wire[30].CLK
clock[0] => data_out_wire[31].CLK
clock[0] => data_out_wire[32].CLK
clock[0] => data_out_wire[33].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[0] => data_out_wire[27].ACLR
aclr[0] => data_out_wire[28].ACLR
aclr[0] => data_out_wire[29].ACLR
aclr[0] => data_out_wire[30].ACLR
aclr[0] => data_out_wire[31].ACLR
aclr[0] => data_out_wire[32].ACLR
aclr[0] => data_out_wire[33].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[33].ENA
ena[0] => data_out_wire[32].ENA
ena[0] => data_out_wire[31].ENA
ena[0] => data_out_wire[30].ENA
ena[0] => data_out_wire[29].ENA
ena[0] => data_out_wire[28].ENA
ena[0] => data_out_wire[27].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_in[27] => data_out_wire[27].DATAIN
data_in[28] => data_out_wire[28].DATAIN
data_in[29] => data_out_wire[29].DATAIN
data_in[30] => data_out_wire[30].DATAIN
data_in[31] => data_out_wire[31].DATAIN
data_in[32] => data_out_wire[32].DATAIN
data_in[33] => data_out_wire[33].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out_wire[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out_wire[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out_wire[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out_wire[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out_wire[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out_wire[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out_wire[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_0[26] => data_in_0[26].IN1
data_in_0[27] => data_in_0[27].IN1
data_in_0[28] => data_in_0[28].IN1
data_in_0[29] => data_in_0[29].IN1
data_in_0[30] => data_in_0[30].IN1
data_in_0[31] => data_in_0[31].IN1
data_in_0[32] => data_in_0[32].IN1
data_in_0[33] => data_in_0[33].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_1[26] => data_in_1[26].IN1
data_in_1[27] => data_in_1[27].IN1
data_in_1[28] => data_in_1[28].IN1
data_in_1[29] => data_in_1[29].IN1
data_in_1[30] => data_in_1[30].IN1
data_in_1[31] => data_in_1[31].IN1
data_in_1[32] => data_in_1[32].IN1
data_in_1[33] => data_in_1[33].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_2[26] => data_in_2[26].IN1
data_in_2[27] => data_in_2[27].IN1
data_in_2[28] => data_in_2[28].IN1
data_in_2[29] => data_in_2[29].IN1
data_in_2[30] => data_in_2[30].IN1
data_in_2[31] => data_in_2[31].IN1
data_in_2[32] => data_in_2[32].IN1
data_in_2[33] => data_in_2[33].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_in_3[26] => data_in_3[26].IN1
data_in_3[27] => data_in_3[27].IN1
data_in_3[28] => data_in_3[28].IN1
data_in_3[29] => data_in_3[29].IN1
data_in_3[30] => data_in_3[30].IN1
data_in_3[31] => data_in_3[31].IN1
data_in_3[32] => data_in_3[32].IN1
data_in_3[33] => data_in_3[33].IN1
data_out[0] <= adder_result_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_0[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_0[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_0[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_0[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_0[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_0[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_0[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_0[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_0[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_0[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= adder_result_0[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= adder_result_0[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= adder_result_0[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= adder_result_0[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= adder_result_0[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= adder_result_0[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= adder_result_0[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= adder_result_0[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= adder_result_0[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= adder_result_0[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= adder_result_0[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= adder_result_0[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= adder_result_0[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= adder_result_0[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= adder_result_0[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= adder_result_0[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= adder_result_0[34].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3
accum_sload => ~NO_FANOUT~
aclr0 => altera_mult_add_hkp2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= <GND>
chainout_saturate => ~NO_FANOUT~
clock0 => altera_mult_add_hkp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => altera_mult_add_hkp2:auto_generated.dataa[0]
dataa[1] => altera_mult_add_hkp2:auto_generated.dataa[1]
dataa[2] => altera_mult_add_hkp2:auto_generated.dataa[2]
dataa[3] => altera_mult_add_hkp2:auto_generated.dataa[3]
dataa[4] => altera_mult_add_hkp2:auto_generated.dataa[4]
dataa[5] => altera_mult_add_hkp2:auto_generated.dataa[5]
dataa[6] => altera_mult_add_hkp2:auto_generated.dataa[6]
dataa[7] => altera_mult_add_hkp2:auto_generated.dataa[7]
dataa[8] => altera_mult_add_hkp2:auto_generated.dataa[8]
dataa[9] => altera_mult_add_hkp2:auto_generated.dataa[9]
dataa[10] => altera_mult_add_hkp2:auto_generated.dataa[10]
dataa[11] => altera_mult_add_hkp2:auto_generated.dataa[11]
dataa[12] => altera_mult_add_hkp2:auto_generated.dataa[12]
dataa[13] => altera_mult_add_hkp2:auto_generated.dataa[13]
dataa[14] => altera_mult_add_hkp2:auto_generated.dataa[14]
dataa[15] => altera_mult_add_hkp2:auto_generated.dataa[15]
datab[0] => altera_mult_add_hkp2:auto_generated.datab[0]
datab[1] => altera_mult_add_hkp2:auto_generated.datab[1]
datab[2] => altera_mult_add_hkp2:auto_generated.datab[2]
datab[3] => altera_mult_add_hkp2:auto_generated.datab[3]
datab[4] => altera_mult_add_hkp2:auto_generated.datab[4]
datab[5] => altera_mult_add_hkp2:auto_generated.datab[5]
datab[6] => altera_mult_add_hkp2:auto_generated.datab[6]
datab[7] => altera_mult_add_hkp2:auto_generated.datab[7]
datab[8] => altera_mult_add_hkp2:auto_generated.datab[8]
datab[9] => altera_mult_add_hkp2:auto_generated.datab[9]
datab[10] => altera_mult_add_hkp2:auto_generated.datab[10]
datab[11] => altera_mult_add_hkp2:auto_generated.datab[11]
datab[12] => altera_mult_add_hkp2:auto_generated.datab[12]
datab[13] => altera_mult_add_hkp2:auto_generated.datab[13]
datab[14] => altera_mult_add_hkp2:auto_generated.datab[14]
datab[15] => altera_mult_add_hkp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => altera_mult_add_hkp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
negate => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= <GND>
result[0] <= altera_mult_add_hkp2:auto_generated.result[0]
result[1] <= altera_mult_add_hkp2:auto_generated.result[1]
result[2] <= altera_mult_add_hkp2:auto_generated.result[2]
result[3] <= altera_mult_add_hkp2:auto_generated.result[3]
result[4] <= altera_mult_add_hkp2:auto_generated.result[4]
result[5] <= altera_mult_add_hkp2:auto_generated.result[5]
result[6] <= altera_mult_add_hkp2:auto_generated.result[6]
result[7] <= altera_mult_add_hkp2:auto_generated.result[7]
result[8] <= altera_mult_add_hkp2:auto_generated.result[8]
result[9] <= altera_mult_add_hkp2:auto_generated.result[9]
result[10] <= altera_mult_add_hkp2:auto_generated.result[10]
result[11] <= altera_mult_add_hkp2:auto_generated.result[11]
result[12] <= altera_mult_add_hkp2:auto_generated.result[12]
result[13] <= altera_mult_add_hkp2:auto_generated.result[13]
result[14] <= altera_mult_add_hkp2:auto_generated.result[14]
result[15] <= altera_mult_add_hkp2:auto_generated.result[15]
result[16] <= altera_mult_add_hkp2:auto_generated.result[16]
result[17] <= altera_mult_add_hkp2:auto_generated.result[17]
result[18] <= altera_mult_add_hkp2:auto_generated.result[18]
result[19] <= altera_mult_add_hkp2:auto_generated.result[19]
result[20] <= altera_mult_add_hkp2:auto_generated.result[20]
result[21] <= altera_mult_add_hkp2:auto_generated.result[21]
result[22] <= altera_mult_add_hkp2:auto_generated.result[22]
result[23] <= altera_mult_add_hkp2:auto_generated.result[23]
result[24] <= altera_mult_add_hkp2:auto_generated.result[24]
result[25] <= altera_mult_add_hkp2:auto_generated.result[25]
result[26] <= altera_mult_add_hkp2:auto_generated.result[26]
result[27] <= altera_mult_add_hkp2:auto_generated.result[27]
result[28] <= altera_mult_add_hkp2:auto_generated.result[28]
result[29] <= altera_mult_add_hkp2:auto_generated.result[29]
result[30] <= altera_mult_add_hkp2:auto_generated.result[30]
result[31] <= altera_mult_add_hkp2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
sclr0 => ~NO_FANOUT~
sclr1 => ~NO_FANOUT~
sclr2 => ~NO_FANOUT~
sclr3 => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
ena0 => ena0.IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[27] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[28] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[29] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[30] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[31] <= altera_mult_add_rtl:altera_mult_add_rtl1.result


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
result[27] <= ama_register_function:output_reg_block.data_out
result[28] <= ama_register_function:output_reg_block.data_out
result[29] <= ama_register_function:output_reg_block.data_out
result[30] <= ama_register_function:output_reg_block.data_out
result[31] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_0[17].IN1
data_in[18] => data_split_0[18].IN1
data_in[19] => data_split_0[19].IN1
data_in[20] => data_split_0[20].IN1
data_in[21] => data_split_0[21].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[17] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[18] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[19] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[20] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[21] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[17] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[18] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[19] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[20] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[21] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[17] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[18] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[19] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[20] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[21] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[17] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[18] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[19] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[20] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[21] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_0[8] => preadder_input_a0[8].IN1
dataa_in_0[9] => preadder_input_a0[9].IN1
dataa_in_0[10] => preadder_input_a0[10].IN1
dataa_in_0[11] => preadder_input_a0[11].IN1
dataa_in_0[12] => preadder_input_a0[12].IN1
dataa_in_0[13] => preadder_input_a0[13].IN1
dataa_in_0[14] => preadder_input_a0[14].IN1
dataa_in_0[15] => preadder_input_a0[15].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_1[8] => preadder_input_a1[8].IN1
dataa_in_1[9] => preadder_input_a1[9].IN1
dataa_in_1[10] => preadder_input_a1[10].IN1
dataa_in_1[11] => preadder_input_a1[11].IN1
dataa_in_1[12] => preadder_input_a1[12].IN1
dataa_in_1[13] => preadder_input_a1[13].IN1
dataa_in_1[14] => preadder_input_a1[14].IN1
dataa_in_1[15] => preadder_input_a1[15].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_2[8] => preadder_input_a2[8].IN1
dataa_in_2[9] => preadder_input_a2[9].IN1
dataa_in_2[10] => preadder_input_a2[10].IN1
dataa_in_2[11] => preadder_input_a2[11].IN1
dataa_in_2[12] => preadder_input_a2[12].IN1
dataa_in_2[13] => preadder_input_a2[13].IN1
dataa_in_2[14] => preadder_input_a2[14].IN1
dataa_in_2[15] => preadder_input_a2[15].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
dataa_in_3[8] => preadder_input_a3[8].IN1
dataa_in_3[9] => preadder_input_a3[9].IN1
dataa_in_3[10] => preadder_input_a3[10].IN1
dataa_in_3[11] => preadder_input_a3[11].IN1
dataa_in_3[12] => preadder_input_a3[12].IN1
dataa_in_3[13] => preadder_input_a3[13].IN1
dataa_in_3[14] => preadder_input_a3[14].IN1
dataa_in_3[15] => preadder_input_a3[15].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_0[13] => preadder_input_b0[13].IN1
datab_in_0[14] => preadder_input_b0[14].IN1
datab_in_0[15] => preadder_input_b0[15].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_1[13] => preadder_input_b1[13].IN1
datab_in_1[14] => preadder_input_b1[14].IN1
datab_in_1[15] => preadder_input_b1[15].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_2[13] => preadder_input_b2[13].IN1
datab_in_2[14] => preadder_input_b2[14].IN1
datab_in_2[15] => preadder_input_b2[15].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datab_in_3[13] => preadder_input_b3[13].IN1
datab_in_3[14] => preadder_input_b3[14].IN1
datab_in_3[15] => preadder_input_b3[15].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_0[16] => ~NO_FANOUT~
datac_in_0[17] => ~NO_FANOUT~
datac_in_0[18] => ~NO_FANOUT~
datac_in_0[19] => ~NO_FANOUT~
datac_in_0[20] => ~NO_FANOUT~
datac_in_0[21] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_1[16] => ~NO_FANOUT~
datac_in_1[17] => ~NO_FANOUT~
datac_in_1[18] => ~NO_FANOUT~
datac_in_1[19] => ~NO_FANOUT~
datac_in_1[20] => ~NO_FANOUT~
datac_in_1[21] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_2[16] => ~NO_FANOUT~
datac_in_2[17] => ~NO_FANOUT~
datac_in_2[18] => ~NO_FANOUT~
datac_in_2[19] => ~NO_FANOUT~
datac_in_2[20] => ~NO_FANOUT~
datac_in_2[21] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
datac_in_3[16] => ~NO_FANOUT~
datac_in_3[17] => ~NO_FANOUT~
datac_in_3[18] => ~NO_FANOUT~
datac_in_3[19] => ~NO_FANOUT~
datac_in_3[20] => ~NO_FANOUT~
datac_in_3[21] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a0[8] <= preadder_input_a0[8].DB_MAX_OUTPUT_PORT_TYPE
result_a0[9] <= preadder_input_a0[9].DB_MAX_OUTPUT_PORT_TYPE
result_a0[10] <= preadder_input_a0[10].DB_MAX_OUTPUT_PORT_TYPE
result_a0[11] <= preadder_input_a0[11].DB_MAX_OUTPUT_PORT_TYPE
result_a0[12] <= preadder_input_a0[12].DB_MAX_OUTPUT_PORT_TYPE
result_a0[13] <= preadder_input_a0[13].DB_MAX_OUTPUT_PORT_TYPE
result_a0[14] <= preadder_input_a0[14].DB_MAX_OUTPUT_PORT_TYPE
result_a0[15] <= preadder_input_a0[15].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[8] <= preadder_input_a1[8].DB_MAX_OUTPUT_PORT_TYPE
result_a1[9] <= preadder_input_a1[9].DB_MAX_OUTPUT_PORT_TYPE
result_a1[10] <= preadder_input_a1[10].DB_MAX_OUTPUT_PORT_TYPE
result_a1[11] <= preadder_input_a1[11].DB_MAX_OUTPUT_PORT_TYPE
result_a1[12] <= preadder_input_a1[12].DB_MAX_OUTPUT_PORT_TYPE
result_a1[13] <= preadder_input_a1[13].DB_MAX_OUTPUT_PORT_TYPE
result_a1[14] <= preadder_input_a1[14].DB_MAX_OUTPUT_PORT_TYPE
result_a1[15] <= preadder_input_a1[15].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[8] <= preadder_input_a2[8].DB_MAX_OUTPUT_PORT_TYPE
result_a2[9] <= preadder_input_a2[9].DB_MAX_OUTPUT_PORT_TYPE
result_a2[10] <= preadder_input_a2[10].DB_MAX_OUTPUT_PORT_TYPE
result_a2[11] <= preadder_input_a2[11].DB_MAX_OUTPUT_PORT_TYPE
result_a2[12] <= preadder_input_a2[12].DB_MAX_OUTPUT_PORT_TYPE
result_a2[13] <= preadder_input_a2[13].DB_MAX_OUTPUT_PORT_TYPE
result_a2[14] <= preadder_input_a2[14].DB_MAX_OUTPUT_PORT_TYPE
result_a2[15] <= preadder_input_a2[15].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[8] <= preadder_input_a3[8].DB_MAX_OUTPUT_PORT_TYPE
result_a3[9] <= preadder_input_a3[9].DB_MAX_OUTPUT_PORT_TYPE
result_a3[10] <= preadder_input_a3[10].DB_MAX_OUTPUT_PORT_TYPE
result_a3[11] <= preadder_input_a3[11].DB_MAX_OUTPUT_PORT_TYPE
result_a3[12] <= preadder_input_a3[12].DB_MAX_OUTPUT_PORT_TYPE
result_a3[13] <= preadder_input_a3[13].DB_MAX_OUTPUT_PORT_TYPE
result_a3[14] <= preadder_input_a3[14].DB_MAX_OUTPUT_PORT_TYPE
result_a3[15] <= preadder_input_a3[15].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[13] <= preadder_input_b0[13].DB_MAX_OUTPUT_PORT_TYPE
result_b0[14] <= preadder_input_b0[14].DB_MAX_OUTPUT_PORT_TYPE
result_b0[15] <= preadder_input_b0[15].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[13] <= preadder_input_b1[13].DB_MAX_OUTPUT_PORT_TYPE
result_b1[14] <= preadder_input_b1[14].DB_MAX_OUTPUT_PORT_TYPE
result_b1[15] <= preadder_input_b1[15].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[13] <= preadder_input_b2[13].DB_MAX_OUTPUT_PORT_TYPE
result_b2[14] <= preadder_input_b2[14].DB_MAX_OUTPUT_PORT_TYPE
result_b2[15] <= preadder_input_b2[15].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[13] <= preadder_input_b3[13].DB_MAX_OUTPUT_PORT_TYPE
result_b3[14] <= preadder_input_b3[14].DB_MAX_OUTPUT_PORT_TYPE
result_b3[15] <= preadder_input_b3[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a0[8] => data_in_a0[8].IN1
data_in_a0[9] => data_in_a0[9].IN1
data_in_a0[10] => data_in_a0[10].IN1
data_in_a0[11] => data_in_a0[11].IN1
data_in_a0[12] => data_in_a0[12].IN1
data_in_a0[13] => data_in_a0[13].IN1
data_in_a0[14] => data_in_a0[14].IN1
data_in_a0[15] => data_in_a0[15].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a1[8] => data_in_a1[8].IN1
data_in_a1[9] => data_in_a1[9].IN1
data_in_a1[10] => data_in_a1[10].IN1
data_in_a1[11] => data_in_a1[11].IN1
data_in_a1[12] => data_in_a1[12].IN1
data_in_a1[13] => data_in_a1[13].IN1
data_in_a1[14] => data_in_a1[14].IN1
data_in_a1[15] => data_in_a1[15].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a2[8] => data_in_a2[8].IN1
data_in_a2[9] => data_in_a2[9].IN1
data_in_a2[10] => data_in_a2[10].IN1
data_in_a2[11] => data_in_a2[11].IN1
data_in_a2[12] => data_in_a2[12].IN1
data_in_a2[13] => data_in_a2[13].IN1
data_in_a2[14] => data_in_a2[14].IN1
data_in_a2[15] => data_in_a2[15].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_a3[8] => data_in_a3[8].IN1
data_in_a3[9] => data_in_a3[9].IN1
data_in_a3[10] => data_in_a3[10].IN1
data_in_a3[11] => data_in_a3[11].IN1
data_in_a3[12] => data_in_a3[12].IN1
data_in_a3[13] => data_in_a3[13].IN1
data_in_a3[14] => data_in_a3[14].IN1
data_in_a3[15] => data_in_a3[15].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b0[13] => data_in_b0[13].IN1
data_in_b0[14] => data_in_b0[14].IN1
data_in_b0[15] => data_in_b0[15].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b1[13] => data_in_b1[13].IN1
data_in_b1[14] => data_in_b1[14].IN1
data_in_b1[15] => data_in_b1[15].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b2[13] => data_in_b2[13].IN1
data_in_b2[14] => data_in_b2[14].IN1
data_in_b2[15] => data_in_b2[15].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_in_b3[13] => data_in_b3[13].IN1
data_in_b3[14] => data_in_b3[14].IN1
data_in_b3[15] => data_in_b3[15].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[26] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[27] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[28] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[29] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[30] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[31] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[32] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[33] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[26] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[27] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[28] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[29] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[30] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[31] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[32] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[33] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[26] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[27] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[28] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[29] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[30] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[31] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[32] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[33] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[26] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[27] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[28] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[29] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[30] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[31] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[32] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[33] <= ama_register_function:multiplier_register_block_3.data_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[0] => data_out_wire[27].CLK
clock[0] => data_out_wire[28].CLK
clock[0] => data_out_wire[29].CLK
clock[0] => data_out_wire[30].CLK
clock[0] => data_out_wire[31].CLK
clock[0] => data_out_wire[32].CLK
clock[0] => data_out_wire[33].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[0] => data_out_wire[27].ACLR
aclr[0] => data_out_wire[28].ACLR
aclr[0] => data_out_wire[29].ACLR
aclr[0] => data_out_wire[30].ACLR
aclr[0] => data_out_wire[31].ACLR
aclr[0] => data_out_wire[32].ACLR
aclr[0] => data_out_wire[33].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[33].ENA
ena[0] => data_out_wire[32].ENA
ena[0] => data_out_wire[31].ENA
ena[0] => data_out_wire[30].ENA
ena[0] => data_out_wire[29].ENA
ena[0] => data_out_wire[28].ENA
ena[0] => data_out_wire[27].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_in[27] => data_out_wire[27].DATAIN
data_in[28] => data_out_wire[28].DATAIN
data_in[29] => data_out_wire[29].DATAIN
data_in[30] => data_out_wire[30].DATAIN
data_in[31] => data_out_wire[31].DATAIN
data_in[32] => data_out_wire[32].DATAIN
data_in[33] => data_out_wire[33].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out_wire[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out_wire[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out_wire[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out_wire[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out_wire[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out_wire[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out_wire[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_0[26] => data_in_0[26].IN1
data_in_0[27] => data_in_0[27].IN1
data_in_0[28] => data_in_0[28].IN1
data_in_0[29] => data_in_0[29].IN1
data_in_0[30] => data_in_0[30].IN1
data_in_0[31] => data_in_0[31].IN1
data_in_0[32] => data_in_0[32].IN1
data_in_0[33] => data_in_0[33].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_1[26] => data_in_1[26].IN1
data_in_1[27] => data_in_1[27].IN1
data_in_1[28] => data_in_1[28].IN1
data_in_1[29] => data_in_1[29].IN1
data_in_1[30] => data_in_1[30].IN1
data_in_1[31] => data_in_1[31].IN1
data_in_1[32] => data_in_1[32].IN1
data_in_1[33] => data_in_1[33].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_2[26] => data_in_2[26].IN1
data_in_2[27] => data_in_2[27].IN1
data_in_2[28] => data_in_2[28].IN1
data_in_2[29] => data_in_2[29].IN1
data_in_2[30] => data_in_2[30].IN1
data_in_2[31] => data_in_2[31].IN1
data_in_2[32] => data_in_2[32].IN1
data_in_2[33] => data_in_2[33].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_in_3[26] => data_in_3[26].IN1
data_in_3[27] => data_in_3[27].IN1
data_in_3[28] => data_in_3[28].IN1
data_in_3[29] => data_in_3[29].IN1
data_in_3[30] => data_in_3[30].IN1
data_in_3[31] => data_in_3[31].IN1
data_in_3[32] => data_in_3[32].IN1
data_in_3[33] => data_in_3[33].IN1
data_out[0] <= adder_result_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_0[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_0[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_0[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_0[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_0[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_0[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_0[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_0[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_0[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_0[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= adder_result_0[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= adder_result_0[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= adder_result_0[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= adder_result_0[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= adder_result_0[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= adder_result_0[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= adder_result_0[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= adder_result_0[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= adder_result_0[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= adder_result_0[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= adder_result_0[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= adder_result_0[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= adder_result_0[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= adder_result_0[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= adder_result_0[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= adder_result_0[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= adder_result_0[34].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[33] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[34] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_dc_tag_module:WiPhase_top_level_cpu_v2_cpu_dc_tag
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_dc_tag_module:WiPhase_top_level_cpu_v2_cpu_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_qfc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qfc1:auto_generated.data_a[0]
data_a[1] => altsyncram_qfc1:auto_generated.data_a[1]
data_a[2] => altsyncram_qfc1:auto_generated.data_a[2]
data_a[3] => altsyncram_qfc1:auto_generated.data_a[3]
data_a[4] => altsyncram_qfc1:auto_generated.data_a[4]
data_a[5] => altsyncram_qfc1:auto_generated.data_a[5]
data_a[6] => altsyncram_qfc1:auto_generated.data_a[6]
data_a[7] => altsyncram_qfc1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_qfc1:auto_generated.address_a[0]
address_a[1] => altsyncram_qfc1:auto_generated.address_a[1]
address_a[2] => altsyncram_qfc1:auto_generated.address_a[2]
address_a[3] => altsyncram_qfc1:auto_generated.address_a[3]
address_a[4] => altsyncram_qfc1:auto_generated.address_a[4]
address_a[5] => altsyncram_qfc1:auto_generated.address_a[5]
address_b[0] => altsyncram_qfc1:auto_generated.address_b[0]
address_b[1] => altsyncram_qfc1:auto_generated.address_b[1]
address_b[2] => altsyncram_qfc1:auto_generated.address_b[2]
address_b[3] => altsyncram_qfc1:auto_generated.address_b[3]
address_b[4] => altsyncram_qfc1:auto_generated.address_b[4]
address_b[5] => altsyncram_qfc1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qfc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_qfc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qfc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qfc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qfc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qfc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qfc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qfc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qfc1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_dc_tag_module:WiPhase_top_level_cpu_v2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_qfc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_dc_data_module:WiPhase_top_level_cpu_v2_cpu_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
data[13] => ram_data[13].IN1
data[14] => ram_data[14].IN1
data[15] => ram_data[15].IN1
data[16] => ram_data[16].IN1
data[17] => ram_data[17].IN1
data[18] => ram_data[18].IN1
data[19] => ram_data[19].IN1
data[20] => ram_data[20].IN1
data[21] => ram_data[21].IN1
data[22] => ram_data[22].IN1
data[23] => ram_data[23].IN1
data[24] => ram_data[24].IN1
data[25] => ram_data[25].IN1
data[26] => ram_data[26].IN1
data[27] => ram_data[27].IN1
data[28] => ram_data[28].IN1
data[29] => ram_data[29].IN1
data[30] => ram_data[30].IN1
data[31] => ram_data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_dc_data_module:WiPhase_top_level_cpu_v2_cpu_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_ddf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ddf1:auto_generated.data_a[0]
data_a[1] => altsyncram_ddf1:auto_generated.data_a[1]
data_a[2] => altsyncram_ddf1:auto_generated.data_a[2]
data_a[3] => altsyncram_ddf1:auto_generated.data_a[3]
data_a[4] => altsyncram_ddf1:auto_generated.data_a[4]
data_a[5] => altsyncram_ddf1:auto_generated.data_a[5]
data_a[6] => altsyncram_ddf1:auto_generated.data_a[6]
data_a[7] => altsyncram_ddf1:auto_generated.data_a[7]
data_a[8] => altsyncram_ddf1:auto_generated.data_a[8]
data_a[9] => altsyncram_ddf1:auto_generated.data_a[9]
data_a[10] => altsyncram_ddf1:auto_generated.data_a[10]
data_a[11] => altsyncram_ddf1:auto_generated.data_a[11]
data_a[12] => altsyncram_ddf1:auto_generated.data_a[12]
data_a[13] => altsyncram_ddf1:auto_generated.data_a[13]
data_a[14] => altsyncram_ddf1:auto_generated.data_a[14]
data_a[15] => altsyncram_ddf1:auto_generated.data_a[15]
data_a[16] => altsyncram_ddf1:auto_generated.data_a[16]
data_a[17] => altsyncram_ddf1:auto_generated.data_a[17]
data_a[18] => altsyncram_ddf1:auto_generated.data_a[18]
data_a[19] => altsyncram_ddf1:auto_generated.data_a[19]
data_a[20] => altsyncram_ddf1:auto_generated.data_a[20]
data_a[21] => altsyncram_ddf1:auto_generated.data_a[21]
data_a[22] => altsyncram_ddf1:auto_generated.data_a[22]
data_a[23] => altsyncram_ddf1:auto_generated.data_a[23]
data_a[24] => altsyncram_ddf1:auto_generated.data_a[24]
data_a[25] => altsyncram_ddf1:auto_generated.data_a[25]
data_a[26] => altsyncram_ddf1:auto_generated.data_a[26]
data_a[27] => altsyncram_ddf1:auto_generated.data_a[27]
data_a[28] => altsyncram_ddf1:auto_generated.data_a[28]
data_a[29] => altsyncram_ddf1:auto_generated.data_a[29]
data_a[30] => altsyncram_ddf1:auto_generated.data_a[30]
data_a[31] => altsyncram_ddf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_ddf1:auto_generated.address_a[0]
address_a[1] => altsyncram_ddf1:auto_generated.address_a[1]
address_a[2] => altsyncram_ddf1:auto_generated.address_a[2]
address_a[3] => altsyncram_ddf1:auto_generated.address_a[3]
address_a[4] => altsyncram_ddf1:auto_generated.address_a[4]
address_a[5] => altsyncram_ddf1:auto_generated.address_a[5]
address_a[6] => altsyncram_ddf1:auto_generated.address_a[6]
address_a[7] => altsyncram_ddf1:auto_generated.address_a[7]
address_a[8] => altsyncram_ddf1:auto_generated.address_a[8]
address_b[0] => altsyncram_ddf1:auto_generated.address_b[0]
address_b[1] => altsyncram_ddf1:auto_generated.address_b[1]
address_b[2] => altsyncram_ddf1:auto_generated.address_b[2]
address_b[3] => altsyncram_ddf1:auto_generated.address_b[3]
address_b[4] => altsyncram_ddf1:auto_generated.address_b[4]
address_b[5] => altsyncram_ddf1:auto_generated.address_b[5]
address_b[6] => altsyncram_ddf1:auto_generated.address_b[6]
address_b[7] => altsyncram_ddf1:auto_generated.address_b[7]
address_b[8] => altsyncram_ddf1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ddf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ddf1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ddf1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ddf1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ddf1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_ddf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ddf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ddf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ddf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ddf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ddf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ddf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ddf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ddf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ddf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ddf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ddf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ddf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ddf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ddf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ddf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ddf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ddf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_ddf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_ddf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_ddf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_ddf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_ddf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_ddf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_ddf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_ddf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_ddf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_ddf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_ddf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_ddf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_ddf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_ddf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_dc_data_module:WiPhase_top_level_cpu_v2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_dc_victim_module:WiPhase_top_level_cpu_v2_cpu_dc_victim
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
data[13] => ram_data[13].IN1
data[14] => ram_data[14].IN1
data[15] => ram_data[15].IN1
data[16] => ram_data[16].IN1
data[17] => ram_data[17].IN1
data[18] => ram_data[18].IN1
data[19] => ram_data[19].IN1
data[20] => ram_data[20].IN1
data[21] => ram_data[21].IN1
data[22] => ram_data[22].IN1
data[23] => ram_data[23].IN1
data[24] => ram_data[24].IN1
data[25] => ram_data[25].IN1
data[26] => ram_data[26].IN1
data[27] => ram_data[27].IN1
data[28] => ram_data[28].IN1
data[29] => ram_data[29].IN1
data[30] => ram_data[30].IN1
data[31] => ram_data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_dc_victim_module:WiPhase_top_level_cpu_v2_cpu_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_k3d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_k3d1:auto_generated.rden_b
data_a[0] => altsyncram_k3d1:auto_generated.data_a[0]
data_a[1] => altsyncram_k3d1:auto_generated.data_a[1]
data_a[2] => altsyncram_k3d1:auto_generated.data_a[2]
data_a[3] => altsyncram_k3d1:auto_generated.data_a[3]
data_a[4] => altsyncram_k3d1:auto_generated.data_a[4]
data_a[5] => altsyncram_k3d1:auto_generated.data_a[5]
data_a[6] => altsyncram_k3d1:auto_generated.data_a[6]
data_a[7] => altsyncram_k3d1:auto_generated.data_a[7]
data_a[8] => altsyncram_k3d1:auto_generated.data_a[8]
data_a[9] => altsyncram_k3d1:auto_generated.data_a[9]
data_a[10] => altsyncram_k3d1:auto_generated.data_a[10]
data_a[11] => altsyncram_k3d1:auto_generated.data_a[11]
data_a[12] => altsyncram_k3d1:auto_generated.data_a[12]
data_a[13] => altsyncram_k3d1:auto_generated.data_a[13]
data_a[14] => altsyncram_k3d1:auto_generated.data_a[14]
data_a[15] => altsyncram_k3d1:auto_generated.data_a[15]
data_a[16] => altsyncram_k3d1:auto_generated.data_a[16]
data_a[17] => altsyncram_k3d1:auto_generated.data_a[17]
data_a[18] => altsyncram_k3d1:auto_generated.data_a[18]
data_a[19] => altsyncram_k3d1:auto_generated.data_a[19]
data_a[20] => altsyncram_k3d1:auto_generated.data_a[20]
data_a[21] => altsyncram_k3d1:auto_generated.data_a[21]
data_a[22] => altsyncram_k3d1:auto_generated.data_a[22]
data_a[23] => altsyncram_k3d1:auto_generated.data_a[23]
data_a[24] => altsyncram_k3d1:auto_generated.data_a[24]
data_a[25] => altsyncram_k3d1:auto_generated.data_a[25]
data_a[26] => altsyncram_k3d1:auto_generated.data_a[26]
data_a[27] => altsyncram_k3d1:auto_generated.data_a[27]
data_a[28] => altsyncram_k3d1:auto_generated.data_a[28]
data_a[29] => altsyncram_k3d1:auto_generated.data_a[29]
data_a[30] => altsyncram_k3d1:auto_generated.data_a[30]
data_a[31] => altsyncram_k3d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_k3d1:auto_generated.address_a[0]
address_a[1] => altsyncram_k3d1:auto_generated.address_a[1]
address_a[2] => altsyncram_k3d1:auto_generated.address_a[2]
address_b[0] => altsyncram_k3d1:auto_generated.address_b[0]
address_b[1] => altsyncram_k3d1:auto_generated.address_b[1]
address_b[2] => altsyncram_k3d1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k3d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_k3d1:auto_generated.q_b[0]
q_b[1] <= altsyncram_k3d1:auto_generated.q_b[1]
q_b[2] <= altsyncram_k3d1:auto_generated.q_b[2]
q_b[3] <= altsyncram_k3d1:auto_generated.q_b[3]
q_b[4] <= altsyncram_k3d1:auto_generated.q_b[4]
q_b[5] <= altsyncram_k3d1:auto_generated.q_b[5]
q_b[6] <= altsyncram_k3d1:auto_generated.q_b[6]
q_b[7] <= altsyncram_k3d1:auto_generated.q_b[7]
q_b[8] <= altsyncram_k3d1:auto_generated.q_b[8]
q_b[9] <= altsyncram_k3d1:auto_generated.q_b[9]
q_b[10] <= altsyncram_k3d1:auto_generated.q_b[10]
q_b[11] <= altsyncram_k3d1:auto_generated.q_b[11]
q_b[12] <= altsyncram_k3d1:auto_generated.q_b[12]
q_b[13] <= altsyncram_k3d1:auto_generated.q_b[13]
q_b[14] <= altsyncram_k3d1:auto_generated.q_b[14]
q_b[15] <= altsyncram_k3d1:auto_generated.q_b[15]
q_b[16] <= altsyncram_k3d1:auto_generated.q_b[16]
q_b[17] <= altsyncram_k3d1:auto_generated.q_b[17]
q_b[18] <= altsyncram_k3d1:auto_generated.q_b[18]
q_b[19] <= altsyncram_k3d1:auto_generated.q_b[19]
q_b[20] <= altsyncram_k3d1:auto_generated.q_b[20]
q_b[21] <= altsyncram_k3d1:auto_generated.q_b[21]
q_b[22] <= altsyncram_k3d1:auto_generated.q_b[22]
q_b[23] <= altsyncram_k3d1:auto_generated.q_b[23]
q_b[24] <= altsyncram_k3d1:auto_generated.q_b[24]
q_b[25] <= altsyncram_k3d1:auto_generated.q_b[25]
q_b[26] <= altsyncram_k3d1:auto_generated.q_b[26]
q_b[27] <= altsyncram_k3d1:auto_generated.q_b[27]
q_b[28] <= altsyncram_k3d1:auto_generated.q_b[28]
q_b[29] <= altsyncram_k3d1:auto_generated.q_b[29]
q_b[30] <= altsyncram_k3d1:auto_generated.q_b[30]
q_b[31] <= altsyncram_k3d1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_dc_victim_module:WiPhase_top_level_cpu_v2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_exc_active_no_break_no_crst => A_exc_active_no_break_no_crst.IN1
A_exc_active_no_crst => A_exc_active_no_crst.IN1
A_exc_addr[0] => A_exc_addr[0].IN1
A_exc_addr[1] => A_exc_addr[1].IN1
A_exc_addr[2] => A_exc_addr[2].IN1
A_exc_addr[3] => A_exc_addr[3].IN1
A_exc_addr[4] => A_exc_addr[4].IN1
A_exc_addr[5] => A_exc_addr[5].IN1
A_exc_addr[6] => A_exc_addr[6].IN1
A_exc_addr[7] => A_exc_addr[7].IN1
A_exc_addr[8] => A_exc_addr[8].IN1
A_exc_addr[9] => A_exc_addr[9].IN1
A_exc_addr[10] => A_exc_addr[10].IN1
A_exc_addr[11] => A_exc_addr[11].IN1
A_exc_addr[12] => A_exc_addr[12].IN1
A_exc_addr[13] => A_exc_addr[13].IN1
A_exc_addr[14] => A_exc_addr[14].IN1
A_exc_addr[15] => A_exc_addr[15].IN1
A_exc_addr[16] => A_exc_addr[16].IN1
A_exc_addr[17] => A_exc_addr[17].IN1
A_exc_addr[18] => A_exc_addr[18].IN1
A_exc_addr[19] => A_exc_addr[19].IN1
A_exc_addr[20] => A_exc_addr[20].IN1
A_exc_addr[21] => A_exc_addr[21].IN1
A_exc_addr[22] => A_exc_addr[22].IN1
A_exc_addr[23] => A_exc_addr[23].IN1
A_exc_addr[24] => A_exc_addr[24].IN1
A_exc_addr[25] => A_exc_addr[25].IN1
A_exc_addr[26] => A_exc_addr[26].IN1
A_exc_addr[27] => A_exc_addr[27].IN1
A_exc_addr[28] => A_exc_addr[28].IN1
A_exc_addr[29] => A_exc_addr[29].IN1
A_exc_addr[30] => A_exc_addr[30].IN1
A_exc_addr[31] => A_exc_addr[31].IN1
A_ld_data[0] => A_ld_data[0].IN1
A_ld_data[1] => A_ld_data[1].IN1
A_ld_data[2] => A_ld_data[2].IN1
A_ld_data[3] => A_ld_data[3].IN1
A_ld_data[4] => A_ld_data[4].IN1
A_ld_data[5] => A_ld_data[5].IN1
A_ld_data[6] => A_ld_data[6].IN1
A_ld_data[7] => A_ld_data[7].IN1
A_ld_data[8] => A_ld_data[8].IN1
A_ld_data[9] => A_ld_data[9].IN1
A_ld_data[10] => A_ld_data[10].IN1
A_ld_data[11] => A_ld_data[11].IN1
A_ld_data[12] => A_ld_data[12].IN1
A_ld_data[13] => A_ld_data[13].IN1
A_ld_data[14] => A_ld_data[14].IN1
A_ld_data[15] => A_ld_data[15].IN1
A_ld_data[16] => A_ld_data[16].IN1
A_ld_data[17] => A_ld_data[17].IN1
A_ld_data[18] => A_ld_data[18].IN1
A_ld_data[19] => A_ld_data[19].IN1
A_ld_data[20] => A_ld_data[20].IN1
A_ld_data[21] => A_ld_data[21].IN1
A_ld_data[22] => A_ld_data[22].IN1
A_ld_data[23] => A_ld_data[23].IN1
A_ld_data[24] => A_ld_data[24].IN1
A_ld_data[25] => A_ld_data[25].IN1
A_ld_data[26] => A_ld_data[26].IN1
A_ld_data[27] => A_ld_data[27].IN1
A_ld_data[28] => A_ld_data[28].IN1
A_ld_data[29] => A_ld_data[29].IN1
A_ld_data[30] => A_ld_data[30].IN1
A_ld_data[31] => A_ld_data[31].IN1
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
M_en => M_en.IN1
address_nxt[0] => address[0].DATAIN
address_nxt[1] => address[1].DATAIN
address_nxt[2] => address[2].DATAIN
address_nxt[3] => address[3].DATAIN
address_nxt[4] => address[4].DATAIN
address_nxt[5] => address[5].DATAIN
address_nxt[6] => address[6].DATAIN
address_nxt[7] => address[7].DATAIN
address_nxt[8] => address[8].DATAIN
byteenable_nxt[0] => byteenable[0].DATAIN
byteenable_nxt[1] => byteenable[1].DATAIN
byteenable_nxt[2] => byteenable[2].DATAIN
byteenable_nxt[3] => byteenable[3].DATAIN
clk => clk.IN11
debugaccess_nxt => debugaccess.DATAIN
hbreak_enabled => hbreak_enabled.IN1
read_nxt => read.DATAA
reset => reset.IN1
reset_n => reset_n.IN5
reset_req => reset_req.IN1
write_nxt => write.DATAA
writedata_nxt[0] => writedata[0].DATAIN
writedata_nxt[1] => writedata[1].DATAIN
writedata_nxt[2] => writedata[2].DATAIN
writedata_nxt[3] => writedata[3].DATAIN
writedata_nxt[4] => writedata[4].DATAIN
writedata_nxt[5] => writedata[5].DATAIN
writedata_nxt[6] => writedata[6].DATAIN
writedata_nxt[7] => writedata[7].DATAIN
writedata_nxt[8] => writedata[8].DATAIN
writedata_nxt[9] => writedata[9].DATAIN
writedata_nxt[10] => writedata[10].DATAIN
writedata_nxt[11] => writedata[11].DATAIN
writedata_nxt[12] => writedata[12].DATAIN
writedata_nxt[13] => writedata[13].DATAIN
writedata_nxt[14] => writedata[14].DATAIN
writedata_nxt[15] => writedata[15].DATAIN
writedata_nxt[16] => writedata[16].DATAIN
writedata_nxt[17] => writedata[17].DATAIN
writedata_nxt[18] => writedata[18].DATAIN
writedata_nxt[19] => writedata[19].DATAIN
writedata_nxt[20] => writedata[20].DATAIN
writedata_nxt[21] => writedata[21].DATAIN
writedata_nxt[22] => writedata[22].DATAIN
writedata_nxt[23] => writedata[23].DATAIN
writedata_nxt[24] => writedata[24].DATAIN
writedata_nxt[25] => writedata[25].DATAIN
writedata_nxt[26] => writedata[26].DATAIN
writedata_nxt[27] => writedata[27].DATAIN
writedata_nxt[28] => writedata[28].DATAIN
writedata_nxt[29] => writedata[29].DATAIN
writedata_nxt[30] => writedata[30].DATAIN
writedata_nxt[31] => writedata[31].DATAIN
E_oci_sync_hbreak_req <= WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug.E_oci_sync_hbreak_req
debug_mem_slave_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_async_hbreak_req <= WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug.oci_async_hbreak_req
oci_ienable[0] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug.resetrequest
waitrequest <= WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem.waitrequest


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug
clk => clk.IN1
dbrk_break => oci_async_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_async_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => break_on_reset.OUTPUTSELECT
jdo[19] => break_on_reset.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => unxcomplemented_resetxx0.IN1
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => reset.IN1
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocimem_a => break_on_reset.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => E_oci_sync_hbreak_req.DATAIN
E_oci_sync_hbreak_req <= xbrk_break.DB_MAX_OUTPUT_PORT_TYPE
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_async_hbreak_req <= oci_async_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
jrst_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_ld_data[0] => cpu_d_readdata[0].DATAIN
A_ld_data[1] => cpu_d_readdata[1].DATAIN
A_ld_data[2] => cpu_d_readdata[2].DATAIN
A_ld_data[3] => cpu_d_readdata[3].DATAIN
A_ld_data[4] => cpu_d_readdata[4].DATAIN
A_ld_data[5] => cpu_d_readdata[5].DATAIN
A_ld_data[6] => cpu_d_readdata[6].DATAIN
A_ld_data[7] => cpu_d_readdata[7].DATAIN
A_ld_data[8] => cpu_d_readdata[8].DATAIN
A_ld_data[9] => cpu_d_readdata[9].DATAIN
A_ld_data[10] => cpu_d_readdata[10].DATAIN
A_ld_data[11] => cpu_d_readdata[11].DATAIN
A_ld_data[12] => cpu_d_readdata[12].DATAIN
A_ld_data[13] => cpu_d_readdata[13].DATAIN
A_ld_data[14] => cpu_d_readdata[14].DATAIN
A_ld_data[15] => cpu_d_readdata[15].DATAIN
A_ld_data[16] => cpu_d_readdata[16].DATAIN
A_ld_data[17] => cpu_d_readdata[17].DATAIN
A_ld_data[18] => cpu_d_readdata[18].DATAIN
A_ld_data[19] => cpu_d_readdata[19].DATAIN
A_ld_data[20] => cpu_d_readdata[20].DATAIN
A_ld_data[21] => cpu_d_readdata[21].DATAIN
A_ld_data[22] => cpu_d_readdata[22].DATAIN
A_ld_data[23] => cpu_d_readdata[23].DATAIN
A_ld_data[24] => cpu_d_readdata[24].DATAIN
A_ld_data[25] => cpu_d_readdata[25].DATAIN
A_ld_data[26] => cpu_d_readdata[26].DATAIN
A_ld_data[27] => cpu_d_readdata[27].DATAIN
A_ld_data[28] => cpu_d_readdata[28].DATAIN
A_ld_data[29] => cpu_d_readdata[29].DATAIN
A_ld_data[30] => cpu_d_readdata[30].DATAIN
A_ld_data[31] => cpu_d_readdata[31].DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_ld_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_ld_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_ld_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_ld_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_ld_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_ld_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_ld_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_ld_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_ld_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_ld_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_ld_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_ld_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_ld_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_ld_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_ld_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_ld_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_ld_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_ld_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_ld_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_ld_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_ld_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_ld_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_ld_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_ld_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_ld_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_ld_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_ld_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_ld_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_ld_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_ld_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_ld_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_ld_data[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_exc_active_no_break_no_crst => ~NO_FANOUT~
A_exc_active_no_crst => ~NO_FANOUT~
A_exc_addr[0] => ~NO_FANOUT~
A_exc_addr[1] => ~NO_FANOUT~
A_exc_addr[2] => ~NO_FANOUT~
A_exc_addr[3] => ~NO_FANOUT~
A_exc_addr[4] => ~NO_FANOUT~
A_exc_addr[5] => ~NO_FANOUT~
A_exc_addr[6] => ~NO_FANOUT~
A_exc_addr[7] => ~NO_FANOUT~
A_exc_addr[8] => ~NO_FANOUT~
A_exc_addr[9] => ~NO_FANOUT~
A_exc_addr[10] => ~NO_FANOUT~
A_exc_addr[11] => ~NO_FANOUT~
A_exc_addr[12] => ~NO_FANOUT~
A_exc_addr[13] => ~NO_FANOUT~
A_exc_addr[14] => ~NO_FANOUT~
A_exc_addr[15] => ~NO_FANOUT~
A_exc_addr[16] => ~NO_FANOUT~
A_exc_addr[17] => ~NO_FANOUT~
A_exc_addr[18] => ~NO_FANOUT~
A_exc_addr[19] => ~NO_FANOUT~
A_exc_addr[20] => ~NO_FANOUT~
A_exc_addr[21] => ~NO_FANOUT~
A_exc_addr[22] => ~NO_FANOUT~
A_exc_addr[23] => ~NO_FANOUT~
A_exc_addr[24] => ~NO_FANOUT~
A_exc_addr[25] => ~NO_FANOUT~
A_exc_addr[26] => ~NO_FANOUT~
A_exc_addr[27] => ~NO_FANOUT~
A_exc_addr[28] => ~NO_FANOUT~
A_exc_addr[29] => ~NO_FANOUT~
A_exc_addr[30] => ~NO_FANOUT~
A_exc_addr[31] => ~NO_FANOUT~
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
clk => ~NO_FANOUT~
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
take_action_tracectrl => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
itm[0] <= <GND>
itm[1] <= <GND>
itm[2] <= <GND>
itm[3] <= <GND>
itm[4] <= <GND>
itm[5] <= <GND>
itm[6] <= <GND>
itm[7] <= <GND>
itm[8] <= <GND>
itm[9] <= <GND>
itm[10] <= <GND>
itm[11] <= <GND>
itm[12] <= <GND>
itm[13] <= <GND>
itm[14] <= <GND>
itm[15] <= <GND>
itm[16] <= <GND>
itm[17] <= <GND>
itm[18] <= <GND>
itm[19] <= <GND>
itm[20] <= <GND>
itm[21] <= <GND>
itm[22] <= <GND>
itm[23] <= <GND>
itm[24] <= <GND>
itm[25] <= <GND>
itm[26] <= <GND>
itm[27] <= <GND>
itm[28] <= <GND>
itm[29] <= <GND>
itm[30] <= <GND>
itm[31] <= <GND>
itm[32] <= <GND>
itm[33] <= <GND>
itm[34] <= <GND>
itm[35] <= <GND>
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace|WiPhase_top_level_cpu_v2_cpu_nios2_oci_td_mode:WiPhase_top_level_cpu_v2_cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifo_cnt[0].CLK
clk => fifo_cnt[1].CLK
clk => fifo_cnt[2].CLK
clk => fifo_cnt[3].CLK
clk => fifo_cnt[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifo_cnt[0].ACLR
jrst_n => fifo_cnt[1].ACLR
jrst_n => fifo_cnt[2].ACLR
jrst_n => fifo_cnt[3].ACLR
jrst_n => fifo_cnt[4].ACLR
reset_n => ~NO_FANOUT~
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo|WiPhase_top_level_cpu_v2_cpu_nios2_oci_compute_input_tm_cnt:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_compute_input_tm_cnt
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_input_tm_cnt[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_input_tm_cnt[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc
ge2_free => always0.IN1
ge3_free => always0.IN1
input_tm_cnt[0] => LessThan0.IN4
input_tm_cnt[0] => LessThan1.IN4
input_tm_cnt[0] => Equal0.IN1
input_tm_cnt[1] => LessThan0.IN3
input_tm_cnt[1] => LessThan1.IN3
input_tm_cnt[1] => Equal0.IN0
fifo_wrptr_inc[0] <= fifo_wrptr_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_wrptr_inc[1] <= fifo_wrptr_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_wrptr_inc[2] <= <GND>
fifo_wrptr_inc[3] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_cnt_inc:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_cnt_inc
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
ge2_free => always0.IN1
ge3_free => always0.IN1
input_tm_cnt[0] => LessThan0.IN4
input_tm_cnt[0] => LessThan1.IN4
input_tm_cnt[0] => fifo_cnt_inc.DATAB
input_tm_cnt[0] => Equal0.IN1
input_tm_cnt[1] => LessThan0.IN3
input_tm_cnt[1] => LessThan1.IN3
input_tm_cnt[1] => fifo_cnt_inc.DATAB
input_tm_cnt[1] => Equal0.IN0
fifo_cnt_inc[0] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[1] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[2] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[3] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[4] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>
tr_data[18] <= <GND>
tr_data[19] <= <GND>
tr_data[20] <= <GND>
tr_data[21] <= <GND>
tr_data[22] <= <GND>
tr_data[23] <= <GND>
tr_data[24] <= <GND>
tr_data[25] <= <GND>
tr_data[26] <= <GND>
tr_data[27] <= <GND>
tr_data[28] <= <GND>
tr_data[29] <= <GND>
tr_data[30] <= <GND>
tr_data[31] <= <GND>
tr_data[32] <= <GND>
tr_data[33] <= <GND>
tr_data[34] <= <GND>
tr_data[35] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_im:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_im
clk => trc_wrap~reg0.CLK
clk => trc_im_addr[0]~reg0.CLK
clk => trc_im_addr[1]~reg0.CLK
clk => trc_im_addr[2]~reg0.CLK
clk => trc_im_addr[3]~reg0.CLK
clk => trc_im_addr[4]~reg0.CLK
clk => trc_im_addr[5]~reg0.CLK
clk => trc_im_addr[6]~reg0.CLK
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
trc_ctrl[0] => ~NO_FANOUT~
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tracemem_on <= <GND>
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= <GND>
trc_im_addr[0] <= trc_im_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN0
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.ACLR
reset_n => oci_ienable[3]~reg0.ACLR
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem
address[0] => ociram_addr.DATAA
address[1] => ociram_addr.DATAA
address[2] => ociram_addr.DATAA
address[3] => ociram_addr.DATAA
address[4] => ociram_addr.DATAA
address[5] => ociram_addr.DATAA
address[6] => ociram_addr.DATAA
address[7] => ociram_addr.DATAA
address[8] => waitrequest.IN1
address[8] => avalon_ram_wr.IN0
byteenable[0] => ociram_byteenable.DATAA
byteenable[1] => ociram_byteenable.DATAA
byteenable[2] => ociram_byteenable.DATAA
byteenable[3] => ociram_byteenable.DATAA
clk => clk.IN1
debugaccess => avalon_ram_wr.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[17] => jtag_ram_rd.DATAB
jdo[17] => jtag_ram_access.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => avalon_ociram_readdata_ready.ACLR
jrst_n => waitrequest~reg0.PRESET
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => jtag_ram_access.ACLR
jrst_n => jtag_ram_rd_d1.ACLR
jrst_n => jtag_ram_rd.ACLR
jrst_n => jtag_ram_wr.ACLR
jrst_n => jtag_rd_d1.ACLR
jrst_n => jtag_rd.ACLR
read => avalon_ociram_readdata_ready.OUTPUTSELECT
read => waitrequest.OUTPUTSELECT
reset_req => ociram_reset_req.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => jtag_rd.OUTPUTSELECT
take_action_ocimem_a => jtag_ram_rd.OUTPUTSELECT
take_action_ocimem_a => jtag_ram_access.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => jtag_ram_wr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => jtag_ram_wr.OUTPUTSELECT
take_action_ocimem_b => jtag_rd.OUTPUTSELECT
take_action_ocimem_b => jtag_ram_rd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => jtag_rd.OUTPUTSELECT
take_no_action_ocimem_a => jtag_ram_rd.OUTPUTSELECT
take_no_action_ocimem_a => jtag_ram_access.OUTPUTSELECT
take_no_action_ocimem_a => jtag_ram_wr.ENA
take_no_action_ocimem_a => MonDReg[31]~reg0.ENA
take_no_action_ocimem_a => MonDReg[30]~reg0.ENA
take_no_action_ocimem_a => MonDReg[29]~reg0.ENA
take_no_action_ocimem_a => MonDReg[28]~reg0.ENA
take_no_action_ocimem_a => MonDReg[27]~reg0.ENA
take_no_action_ocimem_a => MonDReg[26]~reg0.ENA
take_no_action_ocimem_a => MonDReg[25]~reg0.ENA
take_no_action_ocimem_a => MonDReg[24]~reg0.ENA
take_no_action_ocimem_a => MonDReg[23]~reg0.ENA
take_no_action_ocimem_a => MonDReg[22]~reg0.ENA
take_no_action_ocimem_a => MonDReg[21]~reg0.ENA
take_no_action_ocimem_a => MonDReg[20]~reg0.ENA
take_no_action_ocimem_a => MonDReg[19]~reg0.ENA
take_no_action_ocimem_a => MonDReg[18]~reg0.ENA
take_no_action_ocimem_a => MonDReg[17]~reg0.ENA
take_no_action_ocimem_a => MonDReg[16]~reg0.ENA
take_no_action_ocimem_a => MonDReg[15]~reg0.ENA
take_no_action_ocimem_a => MonDReg[14]~reg0.ENA
take_no_action_ocimem_a => MonDReg[13]~reg0.ENA
take_no_action_ocimem_a => MonDReg[12]~reg0.ENA
take_no_action_ocimem_a => MonDReg[11]~reg0.ENA
take_no_action_ocimem_a => MonDReg[10]~reg0.ENA
take_no_action_ocimem_a => MonDReg[9]~reg0.ENA
take_no_action_ocimem_a => MonDReg[8]~reg0.ENA
take_no_action_ocimem_a => MonDReg[7]~reg0.ENA
take_no_action_ocimem_a => MonDReg[6]~reg0.ENA
take_no_action_ocimem_a => MonDReg[5]~reg0.ENA
take_no_action_ocimem_a => MonDReg[4]~reg0.ENA
take_no_action_ocimem_a => MonDReg[3]~reg0.ENA
take_no_action_ocimem_a => MonDReg[2]~reg0.ENA
take_no_action_ocimem_a => MonDReg[1]~reg0.ENA
take_no_action_ocimem_a => MonDReg[0]~reg0.ENA
write => waitrequest.OUTPUTSELECT
write => avalon_ociram_readdata_ready.OUTPUTSELECT
write => avalon_ram_wr.IN1
writedata[0] => ociram_wr_data.DATAA
writedata[1] => ociram_wr_data.DATAA
writedata[2] => ociram_wr_data.DATAA
writedata[3] => ociram_wr_data.DATAA
writedata[4] => ociram_wr_data.DATAA
writedata[5] => ociram_wr_data.DATAA
writedata[6] => ociram_wr_data.DATAA
writedata[7] => ociram_wr_data.DATAA
writedata[8] => ociram_wr_data.DATAA
writedata[9] => ociram_wr_data.DATAA
writedata[10] => ociram_wr_data.DATAA
writedata[11] => ociram_wr_data.DATAA
writedata[12] => ociram_wr_data.DATAA
writedata[13] => ociram_wr_data.DATAA
writedata[14] => ociram_wr_data.DATAA
writedata[15] => ociram_wr_data.DATAA
writedata[16] => ociram_wr_data.DATAA
writedata[17] => ociram_wr_data.DATAA
writedata[18] => ociram_wr_data.DATAA
writedata[19] => ociram_wr_data.DATAA
writedata[20] => ociram_wr_data.DATAA
writedata[21] => ociram_wr_data.DATAA
writedata[22] => ociram_wr_data.DATAA
writedata[23] => ociram_wr_data.DATAA
writedata[24] => ociram_wr_data.DATAA
writedata[25] => ociram_wr_data.DATAA
writedata[26] => ociram_wr_data.DATAA
writedata[27] => ociram_wr_data.DATAA
writedata[28] => ociram_wr_data.DATAA
writedata[29] => ociram_wr_data.DATAA
writedata[30] => ociram_wr_data.DATAA
writedata[31] => ociram_wr_data.DATAA
MonDReg[0] <= MonDReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ociram_readdata[0] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[1] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[2] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[3] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[4] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[5] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[6] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[7] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[8] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[9] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[10] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[11] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[12] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[13] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[14] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[15] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[16] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[17] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[18] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[19] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[20] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[21] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[22] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[23] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[24] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[25] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[26] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[27] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[28] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[29] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[30] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
ociram_readdata[31] <= WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram.q
waitrequest <= waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
reset_req => clocken.IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_a
q[1] <= altsyncram:the_altsyncram.q_a
q[2] <= altsyncram:the_altsyncram.q_a
q[3] <= altsyncram:the_altsyncram.q_a
q[4] <= altsyncram:the_altsyncram.q_a
q[5] <= altsyncram:the_altsyncram.q_a
q[6] <= altsyncram:the_altsyncram.q_a
q[7] <= altsyncram:the_altsyncram.q_a
q[8] <= altsyncram:the_altsyncram.q_a
q[9] <= altsyncram:the_altsyncram.q_a
q[10] <= altsyncram:the_altsyncram.q_a
q[11] <= altsyncram:the_altsyncram.q_a
q[12] <= altsyncram:the_altsyncram.q_a
q[13] <= altsyncram:the_altsyncram.q_a
q[14] <= altsyncram:the_altsyncram.q_a
q[15] <= altsyncram:the_altsyncram.q_a
q[16] <= altsyncram:the_altsyncram.q_a
q[17] <= altsyncram:the_altsyncram.q_a
q[18] <= altsyncram:the_altsyncram.q_a
q[19] <= altsyncram:the_altsyncram.q_a
q[20] <= altsyncram:the_altsyncram.q_a
q[21] <= altsyncram:the_altsyncram.q_a
q[22] <= altsyncram:the_altsyncram.q_a
q[23] <= altsyncram:the_altsyncram.q_a
q[24] <= altsyncram:the_altsyncram.q_a
q[25] <= altsyncram:the_altsyncram.q_a
q[26] <= altsyncram:the_altsyncram.q_a
q[27] <= altsyncram:the_altsyncram.q_a
q[28] <= altsyncram:the_altsyncram.q_a
q[29] <= altsyncram:the_altsyncram.q_a
q[30] <= altsyncram:the_altsyncram.q_a
q[31] <= altsyncram:the_altsyncram.q_a


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
wren_a => altsyncram_3c71:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3c71:auto_generated.data_a[0]
data_a[1] => altsyncram_3c71:auto_generated.data_a[1]
data_a[2] => altsyncram_3c71:auto_generated.data_a[2]
data_a[3] => altsyncram_3c71:auto_generated.data_a[3]
data_a[4] => altsyncram_3c71:auto_generated.data_a[4]
data_a[5] => altsyncram_3c71:auto_generated.data_a[5]
data_a[6] => altsyncram_3c71:auto_generated.data_a[6]
data_a[7] => altsyncram_3c71:auto_generated.data_a[7]
data_a[8] => altsyncram_3c71:auto_generated.data_a[8]
data_a[9] => altsyncram_3c71:auto_generated.data_a[9]
data_a[10] => altsyncram_3c71:auto_generated.data_a[10]
data_a[11] => altsyncram_3c71:auto_generated.data_a[11]
data_a[12] => altsyncram_3c71:auto_generated.data_a[12]
data_a[13] => altsyncram_3c71:auto_generated.data_a[13]
data_a[14] => altsyncram_3c71:auto_generated.data_a[14]
data_a[15] => altsyncram_3c71:auto_generated.data_a[15]
data_a[16] => altsyncram_3c71:auto_generated.data_a[16]
data_a[17] => altsyncram_3c71:auto_generated.data_a[17]
data_a[18] => altsyncram_3c71:auto_generated.data_a[18]
data_a[19] => altsyncram_3c71:auto_generated.data_a[19]
data_a[20] => altsyncram_3c71:auto_generated.data_a[20]
data_a[21] => altsyncram_3c71:auto_generated.data_a[21]
data_a[22] => altsyncram_3c71:auto_generated.data_a[22]
data_a[23] => altsyncram_3c71:auto_generated.data_a[23]
data_a[24] => altsyncram_3c71:auto_generated.data_a[24]
data_a[25] => altsyncram_3c71:auto_generated.data_a[25]
data_a[26] => altsyncram_3c71:auto_generated.data_a[26]
data_a[27] => altsyncram_3c71:auto_generated.data_a[27]
data_a[28] => altsyncram_3c71:auto_generated.data_a[28]
data_a[29] => altsyncram_3c71:auto_generated.data_a[29]
data_a[30] => altsyncram_3c71:auto_generated.data_a[30]
data_a[31] => altsyncram_3c71:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3c71:auto_generated.address_a[0]
address_a[1] => altsyncram_3c71:auto_generated.address_a[1]
address_a[2] => altsyncram_3c71:auto_generated.address_a[2]
address_a[3] => altsyncram_3c71:auto_generated.address_a[3]
address_a[4] => altsyncram_3c71:auto_generated.address_a[4]
address_a[5] => altsyncram_3c71:auto_generated.address_a[5]
address_a[6] => altsyncram_3c71:auto_generated.address_a[6]
address_a[7] => altsyncram_3c71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3c71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_3c71:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_3c71:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_3c71:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_3c71:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_3c71:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3c71:auto_generated.q_a[0]
q_a[1] <= altsyncram_3c71:auto_generated.q_a[1]
q_a[2] <= altsyncram_3c71:auto_generated.q_a[2]
q_a[3] <= altsyncram_3c71:auto_generated.q_a[3]
q_a[4] <= altsyncram_3c71:auto_generated.q_a[4]
q_a[5] <= altsyncram_3c71:auto_generated.q_a[5]
q_a[6] <= altsyncram_3c71:auto_generated.q_a[6]
q_a[7] <= altsyncram_3c71:auto_generated.q_a[7]
q_a[8] <= altsyncram_3c71:auto_generated.q_a[8]
q_a[9] <= altsyncram_3c71:auto_generated.q_a[9]
q_a[10] <= altsyncram_3c71:auto_generated.q_a[10]
q_a[11] <= altsyncram_3c71:auto_generated.q_a[11]
q_a[12] <= altsyncram_3c71:auto_generated.q_a[12]
q_a[13] <= altsyncram_3c71:auto_generated.q_a[13]
q_a[14] <= altsyncram_3c71:auto_generated.q_a[14]
q_a[15] <= altsyncram_3c71:auto_generated.q_a[15]
q_a[16] <= altsyncram_3c71:auto_generated.q_a[16]
q_a[17] <= altsyncram_3c71:auto_generated.q_a[17]
q_a[18] <= altsyncram_3c71:auto_generated.q_a[18]
q_a[19] <= altsyncram_3c71:auto_generated.q_a[19]
q_a[20] <= altsyncram_3c71:auto_generated.q_a[20]
q_a[21] <= altsyncram_3c71:auto_generated.q_a[21]
q_a[22] <= altsyncram_3c71:auto_generated.q_a[22]
q_a[23] <= altsyncram_3c71:auto_generated.q_a[23]
q_a[24] <= altsyncram_3c71:auto_generated.q_a[24]
q_a[25] <= altsyncram_3c71:auto_generated.q_a[25]
q_a[26] <= altsyncram_3c71:auto_generated.q_a[26]
q_a[27] <= altsyncram_3c71:auto_generated.q_a[27]
q_a[28] <= altsyncram_3c71:auto_generated.q_a[28]
q_a[29] <= altsyncram_3c71:auto_generated.q_a[29]
q_a[30] <= altsyncram_3c71:auto_generated.q_a[30]
q_a[31] <= altsyncram_3c71:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[1] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[2] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[3] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[4] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[5] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[6] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[7] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[8] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[9] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[10] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[11] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[12] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[13] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[14] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[15] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[16] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[17] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[18] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[19] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[20] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[21] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[22] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[23] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[24] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[25] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[26] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[27] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[28] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[29] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[30] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[31] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[32] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[33] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[34] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[35] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[36] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jdo[37] <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.jdo
jrst_n <= WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck.jrst_n
st_ready_test_idle <= WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck.st_ready_test_idle
take_action_break_a <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_action_break_a
take_action_break_b <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_action_break_b
take_action_break_c <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_action_break_c
take_action_ocimem_a <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_action_ocimem_a
take_action_ocimem_b <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_action_ocimem_b
take_action_tracectrl <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_action_tracectrl
take_no_action_break_a <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_no_action_break_a
take_no_action_break_b <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_no_action_break_b
take_no_action_break_c <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.take_no_action_ocimem_a


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx2.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth
clk => clk.IN1
reset => reset.IN1
reg_addr[0] => reg_addr[0].IN1
reg_addr[1] => reg_addr[1].IN1
reg_addr[2] => reg_addr[2].IN1
reg_addr[3] => reg_addr[3].IN1
reg_addr[4] => reg_addr[4].IN1
reg_addr[5] => reg_addr[5].IN1
reg_addr[6] => reg_addr[6].IN1
reg_addr[7] => reg_addr[7].IN1
reg_data_out[0] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[1] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[2] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[3] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[4] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[5] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[6] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[7] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[8] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[9] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[10] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[11] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[12] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[13] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[14] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[15] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[16] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[17] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[18] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[19] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[20] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[21] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[22] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[23] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[24] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[25] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[26] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[27] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[28] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[29] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[30] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[31] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_rd => reg_rd.IN1
reg_data_in[0] => reg_data_in[0].IN1
reg_data_in[1] => reg_data_in[1].IN1
reg_data_in[2] => reg_data_in[2].IN1
reg_data_in[3] => reg_data_in[3].IN1
reg_data_in[4] => reg_data_in[4].IN1
reg_data_in[5] => reg_data_in[5].IN1
reg_data_in[6] => reg_data_in[6].IN1
reg_data_in[7] => reg_data_in[7].IN1
reg_data_in[8] => reg_data_in[8].IN1
reg_data_in[9] => reg_data_in[9].IN1
reg_data_in[10] => reg_data_in[10].IN1
reg_data_in[11] => reg_data_in[11].IN1
reg_data_in[12] => reg_data_in[12].IN1
reg_data_in[13] => reg_data_in[13].IN1
reg_data_in[14] => reg_data_in[14].IN1
reg_data_in[15] => reg_data_in[15].IN1
reg_data_in[16] => reg_data_in[16].IN1
reg_data_in[17] => reg_data_in[17].IN1
reg_data_in[18] => reg_data_in[18].IN1
reg_data_in[19] => reg_data_in[19].IN1
reg_data_in[20] => reg_data_in[20].IN1
reg_data_in[21] => reg_data_in[21].IN1
reg_data_in[22] => reg_data_in[22].IN1
reg_data_in[23] => reg_data_in[23].IN1
reg_data_in[24] => reg_data_in[24].IN1
reg_data_in[25] => reg_data_in[25].IN1
reg_data_in[26] => reg_data_in[26].IN1
reg_data_in[27] => reg_data_in[27].IN1
reg_data_in[28] => reg_data_in[28].IN1
reg_data_in[29] => reg_data_in[29].IN1
reg_data_in[30] => reg_data_in[30].IN1
reg_data_in[31] => reg_data_in[31].IN1
reg_wr => reg_wr.IN1
reg_busy <= altera_eth_tse_mac:i_tse_mac.reg_busy
tx_clk => tx_clk.IN1
rx_clk => rx_clk.IN1
set_10 => set_10.IN1
set_1000 => set_1000.IN1
eth_mode <= altera_eth_tse_mac:i_tse_mac.eth_mode
ena_10 <= altera_eth_tse_mac:i_tse_mac.ena_10
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
rgmii_out[0] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rgmii_out[1] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rgmii_out[2] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rgmii_out[3] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rx_control => rx_control.IN1
tx_control <= altera_eth_tse_mac:i_tse_mac.tx_control
ff_rx_clk => ff_rx_clk.IN1
ff_tx_clk => ff_tx_clk.IN1
ff_rx_data[0] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[1] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[2] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[3] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[4] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[5] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[6] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[7] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[8] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[9] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[10] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[11] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[12] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[13] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[14] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[15] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[16] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[17] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[18] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[19] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[20] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[21] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[22] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[23] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[24] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[25] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[26] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[27] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[28] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[29] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[30] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[31] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_eop <= altera_eth_tse_mac:i_tse_mac.ff_rx_eop
rx_err[0] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[1] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[2] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[3] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[4] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[5] <= altera_eth_tse_mac:i_tse_mac.rx_err
ff_rx_mod[0] <= altera_eth_tse_mac:i_tse_mac.ff_rx_mod
ff_rx_mod[1] <= altera_eth_tse_mac:i_tse_mac.ff_rx_mod
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_sop <= altera_eth_tse_mac:i_tse_mac.ff_rx_sop
ff_rx_dval <= altera_eth_tse_mac:i_tse_mac.ff_rx_dval
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_rdy <= altera_eth_tse_mac:i_tse_mac.ff_tx_rdy
ff_tx_sop => ff_tx_sop.IN1
ff_tx_wren => ff_tx_wren.IN1
mdc <= altera_eth_tse_mac:i_tse_mac.mdc
mdio_in => mdio_in.IN1
mdio_out <= altera_eth_tse_mac:i_tse_mac.mdio_out
mdio_oen <= altera_eth_tse_mac:i_tse_mac.mdio_oen
xon_gen => xon_gen.IN1
xoff_gen => xoff_gen.IN1
magic_wakeup <= altera_eth_tse_mac:i_tse_mac.magic_wakeup
magic_sleep_n => magic_sleep_n.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd.IN1
ff_tx_septy <= altera_eth_tse_mac:i_tse_mac.ff_tx_septy
tx_ff_uflow <= altera_eth_tse_mac:i_tse_mac.tx_ff_uflow
ff_tx_a_full <= altera_eth_tse_mac:i_tse_mac.ff_tx_a_full
ff_tx_a_empty <= altera_eth_tse_mac:i_tse_mac.ff_tx_a_empty
rx_err_stat[0] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[1] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[2] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[3] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[4] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[5] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[6] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[7] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[8] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[9] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[10] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[11] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[12] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[13] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[14] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[15] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[16] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[17] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_frm_type[0] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
rx_frm_type[1] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
rx_frm_type[2] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
rx_frm_type[3] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
ff_rx_dsav <= altera_eth_tse_mac:i_tse_mac.ff_rx_dsav
ff_rx_a_full <= altera_eth_tse_mac:i_tse_mac.ff_rx_a_full
ff_rx_a_empty <= altera_eth_tse_mac:i_tse_mac.ff_rx_a_empty


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac
reset => reset.IN5
rx_clk => rx_clk.IN4
tx_clk => tx_clk.IN8
rx_clkena => rx_clkena.IN1
tx_clkena => tx_clkena.IN1
gm_rx_d[0] => ~NO_FANOUT~
gm_rx_d[1] => ~NO_FANOUT~
gm_rx_d[2] => ~NO_FANOUT~
gm_rx_d[3] => ~NO_FANOUT~
gm_rx_d[4] => ~NO_FANOUT~
gm_rx_d[5] => ~NO_FANOUT~
gm_rx_d[6] => ~NO_FANOUT~
gm_rx_d[7] => ~NO_FANOUT~
gm_rx_dv => ~NO_FANOUT~
gm_rx_err => ~NO_FANOUT~
gm_tx_d[0] <= <GND>
gm_tx_d[1] <= <GND>
gm_tx_d[2] <= <GND>
gm_tx_d[3] <= <GND>
gm_tx_d[4] <= <GND>
gm_tx_d[5] <= <GND>
gm_tx_d[6] <= <GND>
gm_tx_d[7] <= <GND>
gm_tx_en <= <GND>
gm_tx_err <= <GND>
m_rx_crs => ~NO_FANOUT~
m_rx_col => ~NO_FANOUT~
m_rx_d[0] => ~NO_FANOUT~
m_rx_d[1] => ~NO_FANOUT~
m_rx_d[2] => ~NO_FANOUT~
m_rx_d[3] => ~NO_FANOUT~
m_rx_en => ~NO_FANOUT~
m_rx_err => ~NO_FANOUT~
m_tx_d[0] <= <GND>
m_tx_d[1] <= <GND>
m_tx_d[2] <= <GND>
m_tx_d[3] <= <GND>
m_tx_en <= <GND>
m_tx_err <= <GND>
rx_control => rx_control.IN1
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
tx_control <= altera_tse_rgmii_module:U_RGMII.tx_control
rgmii_out[0] <= altera_tse_rgmii_module:U_RGMII.rgmii_out
rgmii_out[1] <= altera_tse_rgmii_module:U_RGMII.rgmii_out
rgmii_out[2] <= altera_tse_rgmii_module:U_RGMII.rgmii_out
rgmii_out[3] <= altera_tse_rgmii_module:U_RGMII.rgmii_out
eth_mode <= eth_mode.DB_MAX_OUTPUT_PORT_TYPE
ena_10 <= altera_tse_mac_control:U_MAC_CONTROL.ena_10
set_10 => set_10.IN1
set_1000 => set_1000.IN1
ff_rx_clk => ff_rx_clk.IN2
ff_rx_data[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[6] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[7] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[8] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[9] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[10] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[11] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[12] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[13] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[14] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[15] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[16] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[17] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[18] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[19] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[20] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[21] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[22] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[23] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[24] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[25] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[26] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[27] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[28] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[29] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[30] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[31] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_mod[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mod
ff_rx_mod[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mod
ff_rx_sop <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_sop
ff_rx_eop <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_eop
rx_err[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err
rx_err[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[6] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[7] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[8] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[9] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[10] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[11] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[12] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[13] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[14] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[15] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[16] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[17] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_frm_type[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_ucast
rx_frm_type[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mcast
rx_frm_type[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_bcast
rx_frm_type[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_vlan
ff_rx_rdy => ff_rx_rdy_int.IN1
ff_rx_dval <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_dval
ff_rx_dsav <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_dsav
ff_rx_a_full <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.rx_a_full
ff_rx_a_empty <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.rx_a_empty
ff_tx_clk => ff_tx_clk.IN2
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod_int[0].IN1
ff_tx_mod[1] => ff_tx_mod_int[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd.IN1
ff_tx_rdy <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_tx_rdy
ff_tx_septy <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_tx_septy
tx_ff_uflow <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_ff_uflow
ff_tx_a_full <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_a_full
ff_tx_a_empty <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_a_empty
xoff_gen => xoff_gen_int.IN1
xon_gen => xon_gen_int.IN1
mdc <= altera_tse_top_mdio:U_MDIO.mdc
mdio_in => mdio_in.IN1
mdio_out <= altera_tse_top_mdio:U_MDIO.mdio_out
mdio_oen <= altera_tse_top_mdio:U_MDIO.mdio_oen
clk => reg_clk.IN4
reg_rd => reg_rd.IN1
reg_wr => reg_wr.IN1
reg_addr[0] => reg_addr[0].IN1
reg_addr[1] => reg_addr[1].IN1
reg_addr[2] => reg_addr[2].IN1
reg_addr[3] => reg_addr[3].IN1
reg_addr[4] => reg_addr[4].IN1
reg_addr[5] => reg_addr[5].IN1
reg_addr[6] => reg_addr[6].IN1
reg_addr[7] => reg_addr[7].IN1
reg_data_in[0] => reg_data_in[0].IN1
reg_data_in[1] => reg_data_in[1].IN1
reg_data_in[2] => reg_data_in[2].IN1
reg_data_in[3] => reg_data_in[3].IN1
reg_data_in[4] => reg_data_in[4].IN1
reg_data_in[5] => reg_data_in[5].IN1
reg_data_in[6] => reg_data_in[6].IN1
reg_data_in[7] => reg_data_in[7].IN1
reg_data_in[8] => reg_data_in[8].IN1
reg_data_in[9] => reg_data_in[9].IN1
reg_data_in[10] => reg_data_in[10].IN1
reg_data_in[11] => reg_data_in[11].IN1
reg_data_in[12] => reg_data_in[12].IN1
reg_data_in[13] => reg_data_in[13].IN1
reg_data_in[14] => reg_data_in[14].IN1
reg_data_in[15] => reg_data_in[15].IN1
reg_data_in[16] => reg_data_in[16].IN1
reg_data_in[17] => reg_data_in[17].IN1
reg_data_in[18] => reg_data_in[18].IN1
reg_data_in[19] => reg_data_in[19].IN1
reg_data_in[20] => reg_data_in[20].IN1
reg_data_in[21] => reg_data_in[21].IN1
reg_data_in[22] => reg_data_in[22].IN1
reg_data_in[23] => reg_data_in[23].IN1
reg_data_in[24] => reg_data_in[24].IN1
reg_data_in[25] => reg_data_in[25].IN1
reg_data_in[26] => reg_data_in[26].IN1
reg_data_in[27] => reg_data_in[27].IN1
reg_data_in[28] => reg_data_in[28].IN1
reg_data_in[29] => reg_data_in[29].IN1
reg_data_in[30] => reg_data_in[30].IN1
reg_data_in[31] => reg_data_in[31].IN1
reg_data_out[0] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[1] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[2] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[3] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[4] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[5] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[6] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[7] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[8] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[9] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[10] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[11] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[12] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[13] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[14] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[15] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[16] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[17] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[18] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[19] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[20] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[21] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[22] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[23] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[24] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[25] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[26] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[27] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[28] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[29] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[30] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[31] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_busy <= altera_tse_mac_control:U_MAC_CONTROL.busy
mac_eccstatus[0] <= <GND>
mac_eccstatus[1] <= <GND>
magic_sleep_n => magic_sleep_n.IN1
magic_wakeup <= altera_tse_mac_control:U_MAC_CONTROL.reg_wakeup
rgmii_out4_din[0] <= <GND>
rgmii_out4_din[1] <= <GND>
rgmii_out4_din[2] <= <GND>
rgmii_out4_din[3] <= <GND>
rgmii_out4_din[4] <= <GND>
rgmii_out4_din[5] <= <GND>
rgmii_out4_din[6] <= <GND>
rgmii_out4_din[7] <= <GND>
rgmii_out4_pad[0] => ~NO_FANOUT~
rgmii_out4_pad[1] => ~NO_FANOUT~
rgmii_out4_pad[2] => ~NO_FANOUT~
rgmii_out4_pad[3] => ~NO_FANOUT~
rgmii_out4_ck <= <GND>
rgmii_out4_aclr <= reset_tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out1_din[0] <= <GND>
rgmii_out1_din[1] <= <GND>
rgmii_out1_pad => ~NO_FANOUT~
rgmii_out1_ck <= <GND>
rgmii_out1_aclr <= reset_tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_dout[0] => ~NO_FANOUT~
rgmii_in4_dout[1] => ~NO_FANOUT~
rgmii_in4_dout[2] => ~NO_FANOUT~
rgmii_in4_dout[3] => ~NO_FANOUT~
rgmii_in4_dout[4] => ~NO_FANOUT~
rgmii_in4_dout[5] => ~NO_FANOUT~
rgmii_in4_dout[6] => ~NO_FANOUT~
rgmii_in4_dout[7] => ~NO_FANOUT~
rgmii_in4_pad[0] <= <GND>
rgmii_in4_pad[1] <= <GND>
rgmii_in4_pad[2] <= <GND>
rgmii_in4_pad[3] <= <GND>
rgmii_in4_ck <= <GND>
rgmii_in1_dout[0] => ~NO_FANOUT~
rgmii_in1_dout[1] => ~NO_FANOUT~
rgmii_in1_pad <= <GND>
rgmii_in1_ck <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL
rx_clk => rx_clk.IN2
tx_clk => tx_clk.IN1
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN1
reset_reg_clk => reset_reg_clk.IN2
reg_clk => reg_clk.IN2
cs => cs.IN1
rd => rd.IN1
wr => wr.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
sel[4] => sel[4].IN1
sel[5] => sel[5].IN1
sel[6] => sel[6].IN1
sel[7] => sel[7].IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= altera_tse_host_control:U_CTRL.data_out
data_out[1] <= altera_tse_host_control:U_CTRL.data_out
data_out[2] <= altera_tse_host_control:U_CTRL.data_out
data_out[3] <= altera_tse_host_control:U_CTRL.data_out
data_out[4] <= altera_tse_host_control:U_CTRL.data_out
data_out[5] <= altera_tse_host_control:U_CTRL.data_out
data_out[6] <= altera_tse_host_control:U_CTRL.data_out
data_out[7] <= altera_tse_host_control:U_CTRL.data_out
data_out[8] <= altera_tse_host_control:U_CTRL.data_out
data_out[9] <= altera_tse_host_control:U_CTRL.data_out
data_out[10] <= altera_tse_host_control:U_CTRL.data_out
data_out[11] <= altera_tse_host_control:U_CTRL.data_out
data_out[12] <= altera_tse_host_control:U_CTRL.data_out
data_out[13] <= altera_tse_host_control:U_CTRL.data_out
data_out[14] <= altera_tse_host_control:U_CTRL.data_out
data_out[15] <= altera_tse_host_control:U_CTRL.data_out
data_out[16] <= altera_tse_host_control:U_CTRL.data_out
data_out[17] <= altera_tse_host_control:U_CTRL.data_out
data_out[18] <= altera_tse_host_control:U_CTRL.data_out
data_out[19] <= altera_tse_host_control:U_CTRL.data_out
data_out[20] <= altera_tse_host_control:U_CTRL.data_out
data_out[21] <= altera_tse_host_control:U_CTRL.data_out
data_out[22] <= altera_tse_host_control:U_CTRL.data_out
data_out[23] <= altera_tse_host_control:U_CTRL.data_out
data_out[24] <= altera_tse_host_control:U_CTRL.data_out
data_out[25] <= altera_tse_host_control:U_CTRL.data_out
data_out[26] <= altera_tse_host_control:U_CTRL.data_out
data_out[27] <= altera_tse_host_control:U_CTRL.data_out
data_out[28] <= altera_tse_host_control:U_CTRL.data_out
data_out[29] <= altera_tse_host_control:U_CTRL.data_out
data_out[30] <= altera_tse_host_control:U_CTRL.data_out
data_out[31] <= altera_tse_host_control:U_CTRL.data_out
busy <= altera_tse_host_control:U_CTRL.busy
rx_section_empty[0] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[1] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[2] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[3] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[4] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[5] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[6] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[7] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[8] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[9] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[10] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_full[0] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[1] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[2] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[3] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[4] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[5] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[6] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[7] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[8] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[9] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[10] <= altera_tse_register_map:U_REG.rx_section_full
tx_section_empty[0] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[1] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[2] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[3] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[4] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[5] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[6] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[7] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[8] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[9] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[10] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_full[0] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[1] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[2] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[3] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[4] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[5] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[6] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[7] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[8] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[9] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[10] <= altera_tse_register_map:U_REG.tx_section_full
rx_ae_level[0] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[1] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[2] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[3] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[4] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[5] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[6] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[7] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[8] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[9] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[10] <= altera_tse_register_map:U_REG.rx_ae_level
rx_af_level[0] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[1] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[2] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[3] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[4] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[5] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[6] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[7] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[8] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[9] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[10] <= altera_tse_register_map:U_REG.rx_af_level
tx_ae_level[0] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[1] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[2] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[3] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[4] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[5] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[6] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[7] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[8] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[9] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[10] <= altera_tse_register_map:U_REG.tx_ae_level
tx_af_level[0] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[1] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[2] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[3] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[4] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[5] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[6] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[7] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[8] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[9] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[10] <= altera_tse_register_map:U_REG.tx_af_level
excess_col => excess_col.IN1
late_col => late_col.IN1
mac_addr[0] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[1] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[2] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[3] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[4] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[5] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[6] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[7] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[8] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[9] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[10] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[11] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[12] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[13] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[14] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[15] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[16] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[17] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[18] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[19] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[20] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[21] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[22] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[23] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[24] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[25] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[26] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[27] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[28] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[29] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[30] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[31] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[32] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[33] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[34] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[35] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[36] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[37] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[38] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[39] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[40] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[41] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[42] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[43] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[44] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[45] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[46] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[47] <= altera_tse_register_map:U_REG.mac_addr
pause_quant[0] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[1] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[2] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[3] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[4] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[5] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[6] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[7] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[8] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[9] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[10] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[11] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[12] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[13] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[14] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[15] <= altera_tse_register_map:U_REG.pause_quant
holdoff_quant[0] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[1] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[2] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[3] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[4] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[5] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[6] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[7] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[8] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[9] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[10] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[11] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[12] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[13] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[14] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[15] <= altera_tse_register_map:U_REG.holdoff_quant
promis_en <= altera_tse_register_map:U_REG.promis_en
frm_length_max[0] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[1] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[2] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[3] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[4] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[5] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[6] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[7] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[8] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[9] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[10] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[11] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[12] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[13] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[14] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[15] <= altera_tse_register_map:U_REG.frm_length_max
pause_fwd <= altera_tse_register_map:U_REG.pause_fwd
pause_ignore <= altera_tse_register_map:U_REG.pause_ignore
pad_ena <= altera_tse_register_map:U_REG.pad_ena
ethernet_mode <= altera_tse_register_map:U_REG.ethernet_mode
eth_mode <= altera_tse_register_map:U_REG.eth_mode
set_1000 => set_1000.IN1
set_10 => set_10.IN1
enable_tx <= altera_tse_register_map:U_REG.enable_tx
enable_rx <= altera_tse_register_map:U_REG.enable_rx
hd_ena <= altera_tse_register_map:U_REG.hd_ena
tx_addr_ins <= altera_tse_register_map:U_REG.tx_addr_ins
crc_fwd <= altera_tse_register_map:U_REG.crc_fwd
sw_reset <= altera_tse_register_map:U_REG.sw_reset
tx_done => tx_done.IN1
mhash_sel <= altera_tse_register_map:U_REG.mhash_sel
cmd_frm_ena <= altera_tse_register_map:U_REG.cmd_frm_ena
no_lgth_check <= altera_tse_register_map:U_REG.no_lgth_check
ena_10 <= altera_tse_register_map:U_REG.ena_10
rx_err_frm_disc <= altera_tse_register_map:U_REG.rx_err_frm_disc
tx_ipg_len[0] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[1] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[2] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[3] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[4] <= altera_tse_register_map:U_REG.tx_ipg_len
rx_reset_done => rx_reset_done.IN1
magic_ena <= altera_tse_register_map:U_REG.magic_ena
magic_detect => magic_detect.IN1
sleep_ena <= altera_tse_register_map:U_REG.sleep_ena
reg_sleepn => reg_sleepn.IN1
reg_wakeup <= altera_tse_register_map:U_REG.reg_wakeup
xoff_gen <= altera_tse_register_map:U_REG.xoff_gen
xon_gen <= altera_tse_register_map:U_REG.xon_gen
tx_crc_fwd_out <= altera_tse_register_map:U_REG.tx_crc_fwd_out
tx_shift16 <= altera_tse_register_map:U_REG.tx_shift16
rx_shift16 <= altera_tse_register_map:U_REG.rx_shift16
lut_wren <= altera_tse_register_map:U_REG.lut_wren
lut_wdata <= altera_tse_register_map:U_REG.lut_wdata
lut_waddr[0] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[1] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[2] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[3] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[4] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[5] <= altera_tse_register_map:U_REG.lut_waddr
mdio_data_in[0] => mdio_data_in[0].IN1
mdio_data_in[1] => mdio_data_in[1].IN1
mdio_data_in[2] => mdio_data_in[2].IN1
mdio_data_in[3] => mdio_data_in[3].IN1
mdio_data_in[4] => mdio_data_in[4].IN1
mdio_data_in[5] => mdio_data_in[5].IN1
mdio_data_in[6] => mdio_data_in[6].IN1
mdio_data_in[7] => mdio_data_in[7].IN1
mdio_data_in[8] => mdio_data_in[8].IN1
mdio_data_in[9] => mdio_data_in[9].IN1
mdio_data_in[10] => mdio_data_in[10].IN1
mdio_data_in[11] => mdio_data_in[11].IN1
mdio_data_in[12] => mdio_data_in[12].IN1
mdio_data_in[13] => mdio_data_in[13].IN1
mdio_data_in[14] => mdio_data_in[14].IN1
mdio_data_in[15] => mdio_data_in[15].IN1
mdio_data_out[0] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[1] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[2] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[3] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[4] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[5] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[6] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[7] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[8] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[9] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[10] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[11] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[12] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[13] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[14] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[15] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_dev_addr[0] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[1] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[2] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[3] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[4] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_addr[0] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[1] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[2] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[3] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[4] <= altera_tse_register_map:U_REG.mdio_addr
mdio_cs <= altera_tse_register_map:U_REG.mdio_cs
mdio_rd <= altera_tse_register_map:U_REG.mdio_rd
mdio_wr <= altera_tse_register_map:U_REG.mdio_wr
mdio_busy => mdio_busy.IN1
pause_rcv => pause_rcv.IN1
pause_tx => pause_tx.IN1
frm_align_err => frm_align_err.IN1
frm_crc_err => frm_crc_err.IN1
long_crc_err => long_crc_err.IN1
short_crc_err => short_crc_err.IN1
frm_discard => frm_discard.IN1
rx_total_lgth[0] => rx_total_lgth[0].IN1
rx_total_lgth[1] => rx_total_lgth[1].IN1
rx_total_lgth[2] => rx_total_lgth[2].IN1
rx_total_lgth[3] => rx_total_lgth[3].IN1
rx_total_lgth[4] => rx_total_lgth[4].IN1
rx_total_lgth[5] => rx_total_lgth[5].IN1
rx_total_lgth[6] => rx_total_lgth[6].IN1
rx_total_lgth[7] => rx_total_lgth[7].IN1
rx_total_lgth[8] => rx_total_lgth[8].IN1
rx_total_lgth[9] => rx_total_lgth[9].IN1
rx_total_lgth[10] => rx_total_lgth[10].IN1
rx_total_lgth[11] => rx_total_lgth[11].IN1
rx_total_lgth[12] => rx_total_lgth[12].IN1
rx_total_lgth[13] => rx_total_lgth[13].IN1
rx_total_lgth[14] => rx_total_lgth[14].IN1
rx_total_lgth[15] => rx_total_lgth[15].IN1
rx_total_val => rx_total_val.IN1
rx_frm_stat_ena => rx_frm_stat_ena.IN1
rx_frm_stat_val => rx_frm_stat_val.IN1
rx_frm_err => rx_frm_err.IN1
rx_frm_crc_err => rx_frm_crc_err.IN1
rx_frm_length[0] => rx_frm_length[0].IN1
rx_frm_length[1] => rx_frm_length[1].IN1
rx_frm_length[2] => rx_frm_length[2].IN1
rx_frm_length[3] => rx_frm_length[3].IN1
rx_frm_length[4] => rx_frm_length[4].IN1
rx_frm_length[5] => rx_frm_length[5].IN1
rx_frm_length[6] => rx_frm_length[6].IN1
rx_frm_length[7] => rx_frm_length[7].IN1
rx_frm_length[8] => rx_frm_length[8].IN1
rx_frm_length[9] => rx_frm_length[9].IN1
rx_frm_length[10] => rx_frm_length[10].IN1
rx_frm_length[11] => rx_frm_length[11].IN1
rx_frm_length[12] => rx_frm_length[12].IN1
rx_frm_length[13] => rx_frm_length[13].IN1
rx_frm_length[14] => rx_frm_length[14].IN1
rx_frm_length[15] => rx_frm_length[15].IN1
rx_frm_vlan => rx_frm_vlan.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan.IN1
rx_frm_unicast => rx_frm_unicast.IN1
rx_frm_broadcast => rx_frm_broadcast.IN1
rx_frm_mltcast => rx_frm_mltcast.IN1
tx_frm_stat_val => tx_frm_stat_val.IN1
tx_frm_err => tx_frm_err.IN1
tx_frm_length[0] => tx_frm_length[0].IN1
tx_frm_length[1] => tx_frm_length[1].IN1
tx_frm_length[2] => tx_frm_length[2].IN1
tx_frm_length[3] => tx_frm_length[3].IN1
tx_frm_length[4] => tx_frm_length[4].IN1
tx_frm_length[5] => tx_frm_length[5].IN1
tx_frm_length[6] => tx_frm_length[6].IN1
tx_frm_length[7] => tx_frm_length[7].IN1
tx_frm_length[8] => tx_frm_length[8].IN1
tx_frm_length[9] => tx_frm_length[9].IN1
tx_frm_length[10] => tx_frm_length[10].IN1
tx_frm_length[11] => tx_frm_length[11].IN1
tx_frm_length[12] => tx_frm_length[12].IN1
tx_frm_length[13] => tx_frm_length[13].IN1
tx_frm_length[14] => tx_frm_length[14].IN1
tx_frm_length[15] => tx_frm_length[15].IN1
tx_frm_unicast => tx_frm_unicast.IN1
tx_frm_broadcast => tx_frm_broadcast.IN1
tx_frm_mltcast => tx_frm_mltcast.IN1
gmii_loopback <= altera_tse_register_map:U_REG.gmii_loopback
eccstatus_rx_stat_reg[0] <= altera_tse_register_map:U_REG.eccstatus_rx_stat_reg
eccstatus_rx_stat_reg[1] <= altera_tse_register_map:U_REG.eccstatus_rx_stat_reg
eccstatus_tx_stat_reg[0] <= altera_tse_register_map:U_REG.eccstatus_tx_stat_reg
eccstatus_tx_stat_reg[1] <= altera_tse_register_map:U_REG.eccstatus_tx_stat_reg
smac_0[0] <= altera_tse_register_map:U_REG.smac_0
smac_0[1] <= altera_tse_register_map:U_REG.smac_0
smac_0[2] <= altera_tse_register_map:U_REG.smac_0
smac_0[3] <= altera_tse_register_map:U_REG.smac_0
smac_0[4] <= altera_tse_register_map:U_REG.smac_0
smac_0[5] <= altera_tse_register_map:U_REG.smac_0
smac_0[6] <= altera_tse_register_map:U_REG.smac_0
smac_0[7] <= altera_tse_register_map:U_REG.smac_0
smac_0[8] <= altera_tse_register_map:U_REG.smac_0
smac_0[9] <= altera_tse_register_map:U_REG.smac_0
smac_0[10] <= altera_tse_register_map:U_REG.smac_0
smac_0[11] <= altera_tse_register_map:U_REG.smac_0
smac_0[12] <= altera_tse_register_map:U_REG.smac_0
smac_0[13] <= altera_tse_register_map:U_REG.smac_0
smac_0[14] <= altera_tse_register_map:U_REG.smac_0
smac_0[15] <= altera_tse_register_map:U_REG.smac_0
smac_0[16] <= altera_tse_register_map:U_REG.smac_0
smac_0[17] <= altera_tse_register_map:U_REG.smac_0
smac_0[18] <= altera_tse_register_map:U_REG.smac_0
smac_0[19] <= altera_tse_register_map:U_REG.smac_0
smac_0[20] <= altera_tse_register_map:U_REG.smac_0
smac_0[21] <= altera_tse_register_map:U_REG.smac_0
smac_0[22] <= altera_tse_register_map:U_REG.smac_0
smac_0[23] <= altera_tse_register_map:U_REG.smac_0
smac_0[24] <= altera_tse_register_map:U_REG.smac_0
smac_0[25] <= altera_tse_register_map:U_REG.smac_0
smac_0[26] <= altera_tse_register_map:U_REG.smac_0
smac_0[27] <= altera_tse_register_map:U_REG.smac_0
smac_0[28] <= altera_tse_register_map:U_REG.smac_0
smac_0[29] <= altera_tse_register_map:U_REG.smac_0
smac_0[30] <= altera_tse_register_map:U_REG.smac_0
smac_0[31] <= altera_tse_register_map:U_REG.smac_0
smac_0[32] <= altera_tse_register_map:U_REG.smac_0
smac_0[33] <= altera_tse_register_map:U_REG.smac_0
smac_0[34] <= altera_tse_register_map:U_REG.smac_0
smac_0[35] <= altera_tse_register_map:U_REG.smac_0
smac_0[36] <= altera_tse_register_map:U_REG.smac_0
smac_0[37] <= altera_tse_register_map:U_REG.smac_0
smac_0[38] <= altera_tse_register_map:U_REG.smac_0
smac_0[39] <= altera_tse_register_map:U_REG.smac_0
smac_0[40] <= altera_tse_register_map:U_REG.smac_0
smac_0[41] <= altera_tse_register_map:U_REG.smac_0
smac_0[42] <= altera_tse_register_map:U_REG.smac_0
smac_0[43] <= altera_tse_register_map:U_REG.smac_0
smac_0[44] <= altera_tse_register_map:U_REG.smac_0
smac_0[45] <= altera_tse_register_map:U_REG.smac_0
smac_0[46] <= altera_tse_register_map:U_REG.smac_0
smac_0[47] <= altera_tse_register_map:U_REG.smac_0
smac_1[0] <= altera_tse_register_map:U_REG.smac_1
smac_1[1] <= altera_tse_register_map:U_REG.smac_1
smac_1[2] <= altera_tse_register_map:U_REG.smac_1
smac_1[3] <= altera_tse_register_map:U_REG.smac_1
smac_1[4] <= altera_tse_register_map:U_REG.smac_1
smac_1[5] <= altera_tse_register_map:U_REG.smac_1
smac_1[6] <= altera_tse_register_map:U_REG.smac_1
smac_1[7] <= altera_tse_register_map:U_REG.smac_1
smac_1[8] <= altera_tse_register_map:U_REG.smac_1
smac_1[9] <= altera_tse_register_map:U_REG.smac_1
smac_1[10] <= altera_tse_register_map:U_REG.smac_1
smac_1[11] <= altera_tse_register_map:U_REG.smac_1
smac_1[12] <= altera_tse_register_map:U_REG.smac_1
smac_1[13] <= altera_tse_register_map:U_REG.smac_1
smac_1[14] <= altera_tse_register_map:U_REG.smac_1
smac_1[15] <= altera_tse_register_map:U_REG.smac_1
smac_1[16] <= altera_tse_register_map:U_REG.smac_1
smac_1[17] <= altera_tse_register_map:U_REG.smac_1
smac_1[18] <= altera_tse_register_map:U_REG.smac_1
smac_1[19] <= altera_tse_register_map:U_REG.smac_1
smac_1[20] <= altera_tse_register_map:U_REG.smac_1
smac_1[21] <= altera_tse_register_map:U_REG.smac_1
smac_1[22] <= altera_tse_register_map:U_REG.smac_1
smac_1[23] <= altera_tse_register_map:U_REG.smac_1
smac_1[24] <= altera_tse_register_map:U_REG.smac_1
smac_1[25] <= altera_tse_register_map:U_REG.smac_1
smac_1[26] <= altera_tse_register_map:U_REG.smac_1
smac_1[27] <= altera_tse_register_map:U_REG.smac_1
smac_1[28] <= altera_tse_register_map:U_REG.smac_1
smac_1[29] <= altera_tse_register_map:U_REG.smac_1
smac_1[30] <= altera_tse_register_map:U_REG.smac_1
smac_1[31] <= altera_tse_register_map:U_REG.smac_1
smac_1[32] <= altera_tse_register_map:U_REG.smac_1
smac_1[33] <= altera_tse_register_map:U_REG.smac_1
smac_1[34] <= altera_tse_register_map:U_REG.smac_1
smac_1[35] <= altera_tse_register_map:U_REG.smac_1
smac_1[36] <= altera_tse_register_map:U_REG.smac_1
smac_1[37] <= altera_tse_register_map:U_REG.smac_1
smac_1[38] <= altera_tse_register_map:U_REG.smac_1
smac_1[39] <= altera_tse_register_map:U_REG.smac_1
smac_1[40] <= altera_tse_register_map:U_REG.smac_1
smac_1[41] <= altera_tse_register_map:U_REG.smac_1
smac_1[42] <= altera_tse_register_map:U_REG.smac_1
smac_1[43] <= altera_tse_register_map:U_REG.smac_1
smac_1[44] <= altera_tse_register_map:U_REG.smac_1
smac_1[45] <= altera_tse_register_map:U_REG.smac_1
smac_1[46] <= altera_tse_register_map:U_REG.smac_1
smac_1[47] <= altera_tse_register_map:U_REG.smac_1
smac_2[0] <= altera_tse_register_map:U_REG.smac_2
smac_2[1] <= altera_tse_register_map:U_REG.smac_2
smac_2[2] <= altera_tse_register_map:U_REG.smac_2
smac_2[3] <= altera_tse_register_map:U_REG.smac_2
smac_2[4] <= altera_tse_register_map:U_REG.smac_2
smac_2[5] <= altera_tse_register_map:U_REG.smac_2
smac_2[6] <= altera_tse_register_map:U_REG.smac_2
smac_2[7] <= altera_tse_register_map:U_REG.smac_2
smac_2[8] <= altera_tse_register_map:U_REG.smac_2
smac_2[9] <= altera_tse_register_map:U_REG.smac_2
smac_2[10] <= altera_tse_register_map:U_REG.smac_2
smac_2[11] <= altera_tse_register_map:U_REG.smac_2
smac_2[12] <= altera_tse_register_map:U_REG.smac_2
smac_2[13] <= altera_tse_register_map:U_REG.smac_2
smac_2[14] <= altera_tse_register_map:U_REG.smac_2
smac_2[15] <= altera_tse_register_map:U_REG.smac_2
smac_2[16] <= altera_tse_register_map:U_REG.smac_2
smac_2[17] <= altera_tse_register_map:U_REG.smac_2
smac_2[18] <= altera_tse_register_map:U_REG.smac_2
smac_2[19] <= altera_tse_register_map:U_REG.smac_2
smac_2[20] <= altera_tse_register_map:U_REG.smac_2
smac_2[21] <= altera_tse_register_map:U_REG.smac_2
smac_2[22] <= altera_tse_register_map:U_REG.smac_2
smac_2[23] <= altera_tse_register_map:U_REG.smac_2
smac_2[24] <= altera_tse_register_map:U_REG.smac_2
smac_2[25] <= altera_tse_register_map:U_REG.smac_2
smac_2[26] <= altera_tse_register_map:U_REG.smac_2
smac_2[27] <= altera_tse_register_map:U_REG.smac_2
smac_2[28] <= altera_tse_register_map:U_REG.smac_2
smac_2[29] <= altera_tse_register_map:U_REG.smac_2
smac_2[30] <= altera_tse_register_map:U_REG.smac_2
smac_2[31] <= altera_tse_register_map:U_REG.smac_2
smac_2[32] <= altera_tse_register_map:U_REG.smac_2
smac_2[33] <= altera_tse_register_map:U_REG.smac_2
smac_2[34] <= altera_tse_register_map:U_REG.smac_2
smac_2[35] <= altera_tse_register_map:U_REG.smac_2
smac_2[36] <= altera_tse_register_map:U_REG.smac_2
smac_2[37] <= altera_tse_register_map:U_REG.smac_2
smac_2[38] <= altera_tse_register_map:U_REG.smac_2
smac_2[39] <= altera_tse_register_map:U_REG.smac_2
smac_2[40] <= altera_tse_register_map:U_REG.smac_2
smac_2[41] <= altera_tse_register_map:U_REG.smac_2
smac_2[42] <= altera_tse_register_map:U_REG.smac_2
smac_2[43] <= altera_tse_register_map:U_REG.smac_2
smac_2[44] <= altera_tse_register_map:U_REG.smac_2
smac_2[45] <= altera_tse_register_map:U_REG.smac_2
smac_2[46] <= altera_tse_register_map:U_REG.smac_2
smac_2[47] <= altera_tse_register_map:U_REG.smac_2
smac_3[0] <= altera_tse_register_map:U_REG.smac_3
smac_3[1] <= altera_tse_register_map:U_REG.smac_3
smac_3[2] <= altera_tse_register_map:U_REG.smac_3
smac_3[3] <= altera_tse_register_map:U_REG.smac_3
smac_3[4] <= altera_tse_register_map:U_REG.smac_3
smac_3[5] <= altera_tse_register_map:U_REG.smac_3
smac_3[6] <= altera_tse_register_map:U_REG.smac_3
smac_3[7] <= altera_tse_register_map:U_REG.smac_3
smac_3[8] <= altera_tse_register_map:U_REG.smac_3
smac_3[9] <= altera_tse_register_map:U_REG.smac_3
smac_3[10] <= altera_tse_register_map:U_REG.smac_3
smac_3[11] <= altera_tse_register_map:U_REG.smac_3
smac_3[12] <= altera_tse_register_map:U_REG.smac_3
smac_3[13] <= altera_tse_register_map:U_REG.smac_3
smac_3[14] <= altera_tse_register_map:U_REG.smac_3
smac_3[15] <= altera_tse_register_map:U_REG.smac_3
smac_3[16] <= altera_tse_register_map:U_REG.smac_3
smac_3[17] <= altera_tse_register_map:U_REG.smac_3
smac_3[18] <= altera_tse_register_map:U_REG.smac_3
smac_3[19] <= altera_tse_register_map:U_REG.smac_3
smac_3[20] <= altera_tse_register_map:U_REG.smac_3
smac_3[21] <= altera_tse_register_map:U_REG.smac_3
smac_3[22] <= altera_tse_register_map:U_REG.smac_3
smac_3[23] <= altera_tse_register_map:U_REG.smac_3
smac_3[24] <= altera_tse_register_map:U_REG.smac_3
smac_3[25] <= altera_tse_register_map:U_REG.smac_3
smac_3[26] <= altera_tse_register_map:U_REG.smac_3
smac_3[27] <= altera_tse_register_map:U_REG.smac_3
smac_3[28] <= altera_tse_register_map:U_REG.smac_3
smac_3[29] <= altera_tse_register_map:U_REG.smac_3
smac_3[30] <= altera_tse_register_map:U_REG.smac_3
smac_3[31] <= altera_tse_register_map:U_REG.smac_3
smac_3[32] <= altera_tse_register_map:U_REG.smac_3
smac_3[33] <= altera_tse_register_map:U_REG.smac_3
smac_3[34] <= altera_tse_register_map:U_REG.smac_3
smac_3[35] <= altera_tse_register_map:U_REG.smac_3
smac_3[36] <= altera_tse_register_map:U_REG.smac_3
smac_3[37] <= altera_tse_register_map:U_REG.smac_3
smac_3[38] <= altera_tse_register_map:U_REG.smac_3
smac_3[39] <= altera_tse_register_map:U_REG.smac_3
smac_3[40] <= altera_tse_register_map:U_REG.smac_3
smac_3[41] <= altera_tse_register_map:U_REG.smac_3
smac_3[42] <= altera_tse_register_map:U_REG.smac_3
smac_3[43] <= altera_tse_register_map:U_REG.smac_3
smac_3[44] <= altera_tse_register_map:U_REG.smac_3
smac_3[45] <= altera_tse_register_map:U_REG.smac_3
smac_3[46] <= altera_tse_register_map:U_REG.smac_3
smac_3[47] <= altera_tse_register_map:U_REG.smac_3
tx_addr_sel[0] <= altera_tse_register_map:U_REG.tx_addr_sel
tx_addr_sel[1] <= altera_tse_register_map:U_REG.tx_addr_sel
tx_addr_sel[2] <= altera_tse_register_map:U_REG.tx_addr_sel


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG
rx_clk => rx_clk.IN10
tx_clk => tx_clk.IN5
reg_clk => reg_clk.IN17
reset_rx_clk => reset_rx_clk.IN8
reset_tx_clk => reset_tx_clk.IN3
reset_reg_clk => reset_reg_clk.IN11
reg_rd => always38.IN1
reg_rd => always54.IN1
reg_rd => always55.IN1
reg_rd => always56.IN1
reg_rd => always64.IN0
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => mdio_rd_reg.DATAIN
reg_wr => always0.IN1
reg_wr => always2.IN1
reg_wr => always9.IN1
reg_wr => always11.IN1
reg_wr => always13.IN1
reg_wr => always15.IN1
reg_wr => always17.IN1
reg_wr => always19.IN1
reg_wr => always21.IN1
reg_wr => always23.IN1
reg_wr => always25.IN1
reg_wr => always27.IN1
reg_wr => always29.IN1
reg_wr => always31.IN1
reg_wr => always33.IN1
reg_wr => always35.IN1
reg_wr => always36.IN1
reg_wr => always37.IN1
reg_wr => always60.IN1
reg_wr => always63.IN1
reg_wr => always64.IN1
reg_wr => mdio_wr_reg.DATAIN
reg_timout => command_config.OUTPUTSELECT
reg_timout => command_config.OUTPUTSELECT
reg_timout => reg_status.OUTPUTSELECT
reg_sel[0] => reg_sel[0].IN2
reg_sel[1] => reg_sel[1].IN2
reg_sel[2] => reg_sel[2].IN2
reg_sel[3] => reg_sel[3].IN2
reg_sel[4] => reg_sel[4].IN2
reg_sel[5] => reg_sel[5].IN2
reg_sel[6] => reg_sel[6].IN2
reg_sel[7] => reg_sel[7].IN2
reg_data_in[0] => command_config.DATAB
reg_data_in[0] => frm_length.DATAB
reg_data_in[0] => mdio_data_out_reg[0].DATAIN
reg_data_in[0] => scratch[0].DATAIN
reg_data_in[0] => mac_0[0].DATAIN
reg_data_in[0] => mac_1[0].DATAIN
reg_data_in[0] => pause_quant_reg[0].DATAIN
reg_data_in[0] => rx_section_empty_reg[0].DATAIN
reg_data_in[0] => rx_section_full_reg[0].DATAIN
reg_data_in[0] => tx_section_empty_reg[0].DATAIN
reg_data_in[0] => tx_section_full_reg[0].DATAIN
reg_data_in[0] => rx_ae_level_reg[0].DATAIN
reg_data_in[0] => rx_af_level_reg[0].DATAIN
reg_data_in[0] => tx_ae_level_reg[0].DATAIN
reg_data_in[0] => tx_af_level_reg[0].DATAIN
reg_data_in[0] => mdio_addr0[0].DATAIN
reg_data_in[0] => mdio_addr1[0].DATAIN
reg_data_in[0] => holdoff_quant[0]~reg0.DATAIN
reg_data_in[0] => tx_ipg_len_reg[0].DATAIN
reg_data_in[1] => command_config.DATAB
reg_data_in[1] => frm_length.DATAB
reg_data_in[1] => mdio_data_out_reg[1].DATAIN
reg_data_in[1] => scratch[1].DATAIN
reg_data_in[1] => mac_0[1].DATAIN
reg_data_in[1] => mac_1[1].DATAIN
reg_data_in[1] => pause_quant_reg[1].DATAIN
reg_data_in[1] => rx_section_empty_reg[1].DATAIN
reg_data_in[1] => rx_section_full_reg[1].DATAIN
reg_data_in[1] => tx_section_empty_reg[1].DATAIN
reg_data_in[1] => tx_section_full_reg[1].DATAIN
reg_data_in[1] => rx_ae_level_reg[1].DATAIN
reg_data_in[1] => rx_af_level_reg[1].DATAIN
reg_data_in[1] => tx_ae_level_reg[1].DATAIN
reg_data_in[1] => tx_af_level_reg[1].DATAIN
reg_data_in[1] => mdio_addr0[1].DATAIN
reg_data_in[1] => mdio_addr1[1].DATAIN
reg_data_in[1] => holdoff_quant[1]~reg0.DATAIN
reg_data_in[1] => tx_ipg_len_reg[1].DATAIN
reg_data_in[2] => frm_length.DATAB
reg_data_in[2] => mdio_data_out_reg[2].DATAIN
reg_data_in[2] => scratch[2].DATAIN
reg_data_in[2] => command_config[2].DATAIN
reg_data_in[2] => mac_0[2].DATAIN
reg_data_in[2] => mac_1[2].DATAIN
reg_data_in[2] => pause_quant_reg[2].DATAIN
reg_data_in[2] => rx_section_empty_reg[2].DATAIN
reg_data_in[2] => rx_section_full_reg[2].DATAIN
reg_data_in[2] => tx_section_empty_reg[2].DATAIN
reg_data_in[2] => tx_section_full_reg[2].DATAIN
reg_data_in[2] => rx_ae_level_reg[2].DATAIN
reg_data_in[2] => rx_af_level_reg[2].DATAIN
reg_data_in[2] => tx_ae_level_reg[2].DATAIN
reg_data_in[2] => tx_af_level_reg[2].DATAIN
reg_data_in[2] => mdio_addr0[2].DATAIN
reg_data_in[2] => mdio_addr1[2].DATAIN
reg_data_in[2] => holdoff_quant[2]~reg0.DATAIN
reg_data_in[2] => tx_ipg_len_reg[2].DATAIN
reg_data_in[3] => frm_length.DATAB
reg_data_in[3] => mdio_data_out_reg[3].DATAIN
reg_data_in[3] => scratch[3].DATAIN
reg_data_in[3] => command_config[3].DATAIN
reg_data_in[3] => mac_0[3].DATAIN
reg_data_in[3] => mac_1[3].DATAIN
reg_data_in[3] => pause_quant_reg[3].DATAIN
reg_data_in[3] => rx_section_empty_reg[3].DATAIN
reg_data_in[3] => rx_section_full_reg[3].DATAIN
reg_data_in[3] => tx_section_empty_reg[3].DATAIN
reg_data_in[3] => tx_section_full_reg[3].DATAIN
reg_data_in[3] => rx_ae_level_reg[3].DATAIN
reg_data_in[3] => rx_af_level_reg[3].DATAIN
reg_data_in[3] => tx_ae_level_reg[3].DATAIN
reg_data_in[3] => tx_af_level_reg[3].DATAIN
reg_data_in[3] => mdio_addr0[3].DATAIN
reg_data_in[3] => mdio_addr1[3].DATAIN
reg_data_in[3] => holdoff_quant[3]~reg0.DATAIN
reg_data_in[3] => tx_ipg_len_reg[3].DATAIN
reg_data_in[4] => frm_length.DATAB
reg_data_in[4] => mdio_data_out_reg[4].DATAIN
reg_data_in[4] => scratch[4].DATAIN
reg_data_in[4] => command_config[4].DATAIN
reg_data_in[4] => mac_0[4].DATAIN
reg_data_in[4] => mac_1[4].DATAIN
reg_data_in[4] => pause_quant_reg[4].DATAIN
reg_data_in[4] => rx_section_empty_reg[4].DATAIN
reg_data_in[4] => rx_section_full_reg[4].DATAIN
reg_data_in[4] => tx_section_empty_reg[4].DATAIN
reg_data_in[4] => tx_section_full_reg[4].DATAIN
reg_data_in[4] => rx_ae_level_reg[4].DATAIN
reg_data_in[4] => rx_af_level_reg[4].DATAIN
reg_data_in[4] => tx_ae_level_reg[4].DATAIN
reg_data_in[4] => tx_af_level_reg[4].DATAIN
reg_data_in[4] => mdio_addr0[4].DATAIN
reg_data_in[4] => mdio_addr1[4].DATAIN
reg_data_in[4] => holdoff_quant[4]~reg0.DATAIN
reg_data_in[4] => tx_ipg_len_reg[4].DATAIN
reg_data_in[5] => frm_length.DATAB
reg_data_in[5] => mdio_data_out_reg[5].DATAIN
reg_data_in[5] => scratch[5].DATAIN
reg_data_in[5] => command_config[5].DATAIN
reg_data_in[5] => mac_0[5].DATAIN
reg_data_in[5] => mac_1[5].DATAIN
reg_data_in[5] => pause_quant_reg[5].DATAIN
reg_data_in[5] => rx_section_empty_reg[5].DATAIN
reg_data_in[5] => rx_section_full_reg[5].DATAIN
reg_data_in[5] => tx_section_empty_reg[5].DATAIN
reg_data_in[5] => tx_section_full_reg[5].DATAIN
reg_data_in[5] => rx_ae_level_reg[5].DATAIN
reg_data_in[5] => rx_af_level_reg[5].DATAIN
reg_data_in[5] => tx_ae_level_reg[5].DATAIN
reg_data_in[5] => tx_af_level_reg[5].DATAIN
reg_data_in[5] => holdoff_quant[5]~reg0.DATAIN
reg_data_in[6] => frm_length.DATAB
reg_data_in[6] => mdio_data_out_reg[6].DATAIN
reg_data_in[6] => scratch[6].DATAIN
reg_data_in[6] => command_config[6].DATAIN
reg_data_in[6] => mac_0[6].DATAIN
reg_data_in[6] => mac_1[6].DATAIN
reg_data_in[6] => pause_quant_reg[6].DATAIN
reg_data_in[6] => rx_section_empty_reg[6].DATAIN
reg_data_in[6] => rx_section_full_reg[6].DATAIN
reg_data_in[6] => tx_section_empty_reg[6].DATAIN
reg_data_in[6] => tx_section_full_reg[6].DATAIN
reg_data_in[6] => rx_ae_level_reg[6].DATAIN
reg_data_in[6] => rx_af_level_reg[6].DATAIN
reg_data_in[6] => tx_ae_level_reg[6].DATAIN
reg_data_in[6] => tx_af_level_reg[6].DATAIN
reg_data_in[6] => holdoff_quant[6]~reg0.DATAIN
reg_data_in[7] => frm_length.DATAB
reg_data_in[7] => mdio_data_out_reg[7].DATAIN
reg_data_in[7] => scratch[7].DATAIN
reg_data_in[7] => command_config[7].DATAIN
reg_data_in[7] => mac_0[7].DATAIN
reg_data_in[7] => mac_1[7].DATAIN
reg_data_in[7] => pause_quant_reg[7].DATAIN
reg_data_in[7] => rx_section_empty_reg[7].DATAIN
reg_data_in[7] => rx_section_full_reg[7].DATAIN
reg_data_in[7] => tx_section_empty_reg[7].DATAIN
reg_data_in[7] => tx_section_full_reg[7].DATAIN
reg_data_in[7] => rx_ae_level_reg[7].DATAIN
reg_data_in[7] => rx_af_level_reg[7].DATAIN
reg_data_in[7] => tx_ae_level_reg[7].DATAIN
reg_data_in[7] => tx_af_level_reg[7].DATAIN
reg_data_in[7] => holdoff_quant[7]~reg0.DATAIN
reg_data_in[8] => frm_length.DATAB
reg_data_in[8] => mdio_data_out_reg[8].DATAIN
reg_data_in[8] => scratch[8].DATAIN
reg_data_in[8] => command_config[8].DATAIN
reg_data_in[8] => mac_0[8].DATAIN
reg_data_in[8] => mac_1[8].DATAIN
reg_data_in[8] => pause_quant_reg[8].DATAIN
reg_data_in[8] => rx_section_empty_reg[8].DATAIN
reg_data_in[8] => rx_section_full_reg[8].DATAIN
reg_data_in[8] => tx_section_empty_reg[8].DATAIN
reg_data_in[8] => tx_section_full_reg[8].DATAIN
reg_data_in[8] => rx_ae_level_reg[8].DATAIN
reg_data_in[8] => rx_af_level_reg[8].DATAIN
reg_data_in[8] => tx_ae_level_reg[8].DATAIN
reg_data_in[8] => tx_af_level_reg[8].DATAIN
reg_data_in[8] => holdoff_quant[8]~reg0.DATAIN
reg_data_in[9] => frm_length.DATAB
reg_data_in[9] => mdio_data_out_reg[9].DATAIN
reg_data_in[9] => scratch[9].DATAIN
reg_data_in[9] => command_config[9].DATAIN
reg_data_in[9] => mac_0[9].DATAIN
reg_data_in[9] => mac_1[9].DATAIN
reg_data_in[9] => pause_quant_reg[9].DATAIN
reg_data_in[9] => rx_section_empty_reg[9].DATAIN
reg_data_in[9] => rx_section_full_reg[9].DATAIN
reg_data_in[9] => tx_section_empty_reg[9].DATAIN
reg_data_in[9] => tx_section_full_reg[9].DATAIN
reg_data_in[9] => rx_ae_level_reg[9].DATAIN
reg_data_in[9] => rx_af_level_reg[9].DATAIN
reg_data_in[9] => tx_ae_level_reg[9].DATAIN
reg_data_in[9] => tx_af_level_reg[9].DATAIN
reg_data_in[9] => holdoff_quant[9]~reg0.DATAIN
reg_data_in[10] => frm_length.DATAB
reg_data_in[10] => mdio_data_out_reg[10].DATAIN
reg_data_in[10] => scratch[10].DATAIN
reg_data_in[10] => command_config[10].DATAIN
reg_data_in[10] => mac_0[10].DATAIN
reg_data_in[10] => mac_1[10].DATAIN
reg_data_in[10] => pause_quant_reg[10].DATAIN
reg_data_in[10] => rx_section_empty_reg[10].DATAIN
reg_data_in[10] => rx_section_full_reg[10].DATAIN
reg_data_in[10] => tx_section_empty_reg[10].DATAIN
reg_data_in[10] => tx_section_full_reg[10].DATAIN
reg_data_in[10] => rx_ae_level_reg[10].DATAIN
reg_data_in[10] => rx_af_level_reg[10].DATAIN
reg_data_in[10] => tx_ae_level_reg[10].DATAIN
reg_data_in[10] => tx_af_level_reg[10].DATAIN
reg_data_in[10] => holdoff_quant[10]~reg0.DATAIN
reg_data_in[11] => frm_length.DATAB
reg_data_in[11] => mdio_data_out_reg[11].DATAIN
reg_data_in[11] => scratch[11].DATAIN
reg_data_in[11] => mac_0[11].DATAIN
reg_data_in[11] => mac_1[11].DATAIN
reg_data_in[11] => pause_quant_reg[11].DATAIN
reg_data_in[11] => holdoff_quant[11]~reg0.DATAIN
reg_data_in[12] => frm_length.DATAB
reg_data_in[12] => mdio_data_out_reg[12].DATAIN
reg_data_in[12] => scratch[12].DATAIN
reg_data_in[12] => mac_0[12].DATAIN
reg_data_in[12] => mac_1[12].DATAIN
reg_data_in[12] => pause_quant_reg[12].DATAIN
reg_data_in[12] => holdoff_quant[12]~reg0.DATAIN
reg_data_in[13] => command_config.DATAB
reg_data_in[13] => frm_length.DATAB
reg_data_in[13] => mdio_data_out_reg[13].DATAIN
reg_data_in[13] => scratch[13].DATAIN
reg_data_in[13] => mac_0[13].DATAIN
reg_data_in[13] => mac_1[13].DATAIN
reg_data_in[13] => pause_quant_reg[13].DATAIN
reg_data_in[13] => holdoff_quant[13]~reg0.DATAIN
reg_data_in[14] => frm_length.DATAB
reg_data_in[14] => mdio_data_out_reg[14].DATAIN
reg_data_in[14] => scratch[14].DATAIN
reg_data_in[14] => command_config[14].DATAIN
reg_data_in[14] => mac_0[14].DATAIN
reg_data_in[14] => mac_1[14].DATAIN
reg_data_in[14] => pause_quant_reg[14].DATAIN
reg_data_in[14] => holdoff_quant[14]~reg0.DATAIN
reg_data_in[15] => frm_length.DATAB
reg_data_in[15] => mdio_data_out_reg[15].DATAIN
reg_data_in[15] => scratch[15].DATAIN
reg_data_in[15] => command_config[15].DATAIN
reg_data_in[15] => mac_0[15].DATAIN
reg_data_in[15] => mac_1[15].DATAIN
reg_data_in[15] => pause_quant_reg[15].DATAIN
reg_data_in[15] => holdoff_quant[15]~reg0.DATAIN
reg_data_in[16] => scratch[16].DATAIN
reg_data_in[16] => command_config[16].DATAIN
reg_data_in[16] => mac_0[16].DATAIN
reg_data_in[17] => scratch[17].DATAIN
reg_data_in[17] => command_config[17].DATAIN
reg_data_in[17] => mac_0[17].DATAIN
reg_data_in[17] => tx_command_status[17].DATAIN
reg_data_in[18] => scratch[18].DATAIN
reg_data_in[18] => command_config[18].DATAIN
reg_data_in[18] => mac_0[18].DATAIN
reg_data_in[18] => tx_command_status[18].DATAIN
reg_data_in[19] => scratch[19].DATAIN
reg_data_in[19] => command_config[19].DATAIN
reg_data_in[19] => mac_0[19].DATAIN
reg_data_in[20] => scratch[20].DATAIN
reg_data_in[20] => command_config[20].DATAIN
reg_data_in[20] => mac_0[20].DATAIN
reg_data_in[21] => scratch[21].DATAIN
reg_data_in[21] => mac_0[21].DATAIN
reg_data_in[22] => scratch[22].DATAIN
reg_data_in[22] => command_config[22].DATAIN
reg_data_in[22] => mac_0[22].DATAIN
reg_data_in[23] => scratch[23].DATAIN
reg_data_in[23] => command_config[23].DATAIN
reg_data_in[23] => mac_0[23].DATAIN
reg_data_in[24] => scratch[24].DATAIN
reg_data_in[24] => command_config[24].DATAIN
reg_data_in[24] => mac_0[24].DATAIN
reg_data_in[25] => scratch[25].DATAIN
reg_data_in[25] => command_config[25].DATAIN
reg_data_in[25] => mac_0[25].DATAIN
reg_data_in[25] => rx_command_status[25].DATAIN
reg_data_in[26] => scratch[26].DATAIN
reg_data_in[26] => command_config[26].DATAIN
reg_data_in[26] => mac_0[26].DATAIN
reg_data_in[27] => scratch[27].DATAIN
reg_data_in[27] => command_config[27].DATAIN
reg_data_in[27] => mac_0[27].DATAIN
reg_data_in[28] => scratch[28].DATAIN
reg_data_in[28] => mac_0[28].DATAIN
reg_data_in[29] => scratch[29].DATAIN
reg_data_in[29] => mac_0[29].DATAIN
reg_data_in[30] => scratch[30].DATAIN
reg_data_in[30] => mac_0[30].DATAIN
reg_data_in[31] => command_config.DATAB
reg_data_in[31] => scratch[31].DATAIN
reg_data_in[31] => mac_0[31].DATAIN
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= reg_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= reg_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= reg_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= reg_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= reg_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= reg_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= reg_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= reg_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= reg_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= reg_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= reg_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= reg_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= reg_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= reg_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= reg_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= reg_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= mdio_busy.DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[0] <= rx_section_empty_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[1] <= rx_section_empty_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[2] <= rx_section_empty_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[3] <= rx_section_empty_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[4] <= rx_section_empty_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[5] <= rx_section_empty_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[6] <= rx_section_empty_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[7] <= rx_section_empty_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[8] <= rx_section_empty_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[9] <= rx_section_empty_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[10] <= rx_section_empty_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[0] <= rx_section_full_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[1] <= rx_section_full_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[2] <= rx_section_full_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[3] <= rx_section_full_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[4] <= rx_section_full_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[5] <= rx_section_full_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[6] <= rx_section_full_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[7] <= rx_section_full_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[8] <= rx_section_full_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[9] <= rx_section_full_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[10] <= rx_section_full_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[0] <= tx_section_empty_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[1] <= tx_section_empty_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[2] <= tx_section_empty_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[3] <= tx_section_empty_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[4] <= tx_section_empty_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[5] <= tx_section_empty_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[6] <= tx_section_empty_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[7] <= tx_section_empty_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[8] <= tx_section_empty_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[9] <= tx_section_empty_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[10] <= tx_section_empty_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[0] <= tx_section_full_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[1] <= tx_section_full_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[2] <= tx_section_full_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[3] <= tx_section_full_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[4] <= tx_section_full_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[5] <= tx_section_full_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[6] <= tx_section_full_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[7] <= tx_section_full_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[8] <= tx_section_full_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[9] <= tx_section_full_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[10] <= tx_section_full_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[0] <= rx_ae_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[1] <= rx_ae_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[2] <= rx_ae_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[3] <= rx_ae_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[4] <= rx_ae_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[5] <= rx_ae_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[6] <= rx_ae_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[7] <= rx_ae_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[8] <= rx_ae_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[9] <= rx_ae_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[10] <= rx_ae_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[0] <= rx_af_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[1] <= rx_af_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[2] <= rx_af_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[3] <= rx_af_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[4] <= rx_af_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[5] <= rx_af_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[6] <= rx_af_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[7] <= rx_af_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[8] <= rx_af_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[9] <= rx_af_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[10] <= rx_af_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[0] <= tx_ae_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[1] <= tx_ae_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[2] <= tx_ae_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[3] <= tx_ae_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[4] <= tx_ae_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[5] <= tx_ae_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[6] <= tx_ae_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[7] <= tx_ae_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[8] <= tx_ae_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[9] <= tx_ae_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[10] <= tx_ae_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[0] <= tx_af_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[1] <= tx_af_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[2] <= tx_af_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[3] <= tx_af_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[4] <= tx_af_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[5] <= tx_af_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[6] <= tx_af_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[7] <= tx_af_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[8] <= tx_af_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[9] <= tx_af_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[10] <= tx_af_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
excess_col => excess_col.IN1
late_col => late_col.IN1
mac_addr[0] <= mac_0[0].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[1] <= mac_0[1].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[2] <= mac_0[2].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[3] <= mac_0[3].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[4] <= mac_0[4].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[5] <= mac_0[5].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[6] <= mac_0[6].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[7] <= mac_0[7].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[8] <= mac_0[8].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[9] <= mac_0[9].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[10] <= mac_0[10].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[11] <= mac_0[11].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[12] <= mac_0[12].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[13] <= mac_0[13].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[14] <= mac_0[14].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[15] <= mac_0[15].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[16] <= mac_0[16].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[17] <= mac_0[17].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[18] <= mac_0[18].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[19] <= mac_0[19].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[20] <= mac_0[20].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[21] <= mac_0[21].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[22] <= mac_0[22].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[23] <= mac_0[23].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[24] <= mac_0[24].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[25] <= mac_0[25].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[26] <= mac_0[26].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[27] <= mac_0[27].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[28] <= mac_0[28].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[29] <= mac_0[29].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[30] <= mac_0[30].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[31] <= mac_0[31].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[32] <= mac_1[0].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[33] <= mac_1[1].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[34] <= mac_1[2].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[35] <= mac_1[3].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[36] <= mac_1[4].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[37] <= mac_1[5].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[38] <= mac_1[6].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[39] <= mac_1[7].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[40] <= mac_1[8].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[41] <= mac_1[9].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[42] <= mac_1[10].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[43] <= mac_1[11].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[44] <= mac_1[12].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[45] <= mac_1[13].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[46] <= mac_1[14].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[47] <= mac_1[15].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[0] <= pause_quant_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[1] <= pause_quant_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[2] <= pause_quant_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[3] <= pause_quant_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[4] <= pause_quant_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[5] <= pause_quant_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[6] <= pause_quant_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[7] <= pause_quant_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[8] <= pause_quant_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[9] <= pause_quant_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[10] <= pause_quant_reg[10].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[11] <= pause_quant_reg[11].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[12] <= pause_quant_reg[12].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[13] <= pause_quant_reg[13].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[14] <= pause_quant_reg[14].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[15] <= pause_quant_reg[15].DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[0] <= holdoff_quant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[1] <= holdoff_quant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[2] <= holdoff_quant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[3] <= holdoff_quant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[4] <= holdoff_quant[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[5] <= holdoff_quant[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[6] <= holdoff_quant[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[7] <= holdoff_quant[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[8] <= holdoff_quant[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[9] <= holdoff_quant[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[10] <= holdoff_quant[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[11] <= holdoff_quant[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[12] <= holdoff_quant[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[13] <= holdoff_quant[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[14] <= holdoff_quant[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[15] <= holdoff_quant[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
promis_en <= command_config[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[0] <= frm_length[0].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[1] <= frm_length[1].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[2] <= frm_length[2].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[3] <= frm_length[3].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[4] <= frm_length[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[5] <= frm_length[5].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[6] <= frm_length[6].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[7] <= frm_length[7].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[8] <= frm_length[8].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[9] <= frm_length[9].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[10] <= frm_length[10].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[11] <= frm_length[11].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[12] <= frm_length[12].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[13] <= frm_length[13].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[14] <= frm_length[14].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[15] <= frm_length[15].DB_MAX_OUTPUT_PORT_TYPE
pause_fwd <= command_config[7].DB_MAX_OUTPUT_PORT_TYPE
pause_ignore <= command_config[8].DB_MAX_OUTPUT_PORT_TYPE
crc_fwd <= command_config[6].DB_MAX_OUTPUT_PORT_TYPE
pad_ena <= command_config[5].DB_MAX_OUTPUT_PORT_TYPE
ethernet_mode <= ethernet_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_mode <= eth_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_tx <= enable_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_rx <= enable_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
hd_ena <= hd_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr_ins <= command_config[9].DB_MAX_OUTPUT_PORT_TYPE
sw_reset <= command_config[13].DB_MAX_OUTPUT_PORT_TYPE
tx_done => tx_done.IN1
mhash_sel <= command_config[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_frm_ena <= command_config[23].DB_MAX_OUTPUT_PORT_TYPE
no_lgth_check <= command_config[24].DB_MAX_OUTPUT_PORT_TYPE
ena_10 <= ena_10~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_1000 => ethernet_mode.DATAA
set_10 => ena_10.DATAA
rx_err_frm_disc <= command_config[26].DB_MAX_OUTPUT_PORT_TYPE
disable_rd_timeout <= command_config[27].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[0] <= tx_ipg_len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[1] <= tx_ipg_len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[2] <= tx_ipg_len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[3] <= tx_ipg_len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[4] <= tx_ipg_len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_reset_done => sw_reset_int.IN3
magic_ena <= command_config[19].DB_MAX_OUTPUT_PORT_TYPE
magic_detect => magic_detect.IN1
sleep_ena <= sleep_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sleepn => reg_sleepn.IN1
reg_wakeup <= command_config[21].DB_MAX_OUTPUT_PORT_TYPE
xoff_gen <= command_config[22].DB_MAX_OUTPUT_PORT_TYPE
xon_gen <= command_config[2].DB_MAX_OUTPUT_PORT_TYPE
tx_crc_fwd_out <= tx_command_status[17].DB_MAX_OUTPUT_PORT_TYPE
tx_shift16 <= tx_command_status[18].DB_MAX_OUTPUT_PORT_TYPE
rx_shift16 <= rx_command_status[25].DB_MAX_OUTPUT_PORT_TYPE
lut_wren <= <GND>
lut_wdata <= <GND>
lut_waddr[0] <= <GND>
lut_waddr[1] <= <GND>
lut_waddr[2] <= <GND>
lut_waddr[3] <= <GND>
lut_waddr[4] <= <GND>
lut_waddr[5] <= <GND>
mdio_data_in[0] => Selector31.IN61
mdio_data_in[1] => Selector30.IN58
mdio_data_in[2] => Selector29.IN58
mdio_data_in[3] => Selector28.IN58
mdio_data_in[4] => Selector27.IN58
mdio_data_in[5] => Selector26.IN59
mdio_data_in[6] => Selector25.IN59
mdio_data_in[7] => Selector24.IN59
mdio_data_in[8] => Selector23.IN61
mdio_data_in[9] => Selector22.IN59
mdio_data_in[10] => Selector21.IN59
mdio_data_in[11] => Selector20.IN67
mdio_data_in[12] => Selector19.IN69
mdio_data_in[13] => Selector18.IN67
mdio_data_in[14] => Selector17.IN67
mdio_data_in[15] => Selector16.IN67
mdio_data_out[0] <= mdio_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[1] <= mdio_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[2] <= mdio_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[3] <= mdio_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[4] <= mdio_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[5] <= mdio_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[6] <= mdio_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[7] <= mdio_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[8] <= mdio_data_out_reg[8].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[9] <= mdio_data_out_reg[9].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[10] <= mdio_data_out_reg[10].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[11] <= mdio_data_out_reg[11].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[12] <= mdio_data_out_reg[12].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[13] <= mdio_data_out_reg[13].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[14] <= mdio_data_out_reg[14].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[15] <= mdio_data_out_reg[15].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[0] <= mdio_dev_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[1] <= mdio_dev_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[2] <= mdio_dev_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[3] <= mdio_dev_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[4] <= mdio_dev_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[0] <= mdio_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[1] <= mdio_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[2] <= mdio_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[3] <= mdio_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[4] <= mdio_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_cs <= mdio_cs_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_rd <= mdio_rd_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_wr <= mdio_wr_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_busy => busy.DATAIN
rx_total_lgth[0] => rx_total_lgth[0].IN1
rx_total_lgth[1] => rx_total_lgth[1].IN1
rx_total_lgth[2] => rx_total_lgth[2].IN1
rx_total_lgth[3] => rx_total_lgth[3].IN1
rx_total_lgth[4] => rx_total_lgth[4].IN1
rx_total_lgth[5] => rx_total_lgth[5].IN1
rx_total_lgth[6] => rx_total_lgth[6].IN1
rx_total_lgth[7] => rx_total_lgth[7].IN1
rx_total_lgth[8] => rx_total_lgth[8].IN1
rx_total_lgth[9] => rx_total_lgth[9].IN1
rx_total_lgth[10] => rx_total_lgth[10].IN1
rx_total_lgth[11] => rx_total_lgth[11].IN1
rx_total_lgth[12] => rx_total_lgth[12].IN1
rx_total_lgth[13] => rx_total_lgth[13].IN1
rx_total_lgth[14] => rx_total_lgth[14].IN1
rx_total_lgth[15] => rx_total_lgth[15].IN1
rx_total_val => rx_total_val.IN1
rx_frm_stat_ena => rx_frm_stat_ena.IN1
rx_frm_stat_val => rx_frm_stat_val.IN1
rx_frm_err => rx_frm_err.IN1
rx_frm_crc_err => rx_frm_crc_err.IN1
rx_frm_length[0] => rx_frm_length[0].IN1
rx_frm_length[1] => rx_frm_length[1].IN1
rx_frm_length[2] => rx_frm_length[2].IN1
rx_frm_length[3] => rx_frm_length[3].IN1
rx_frm_length[4] => rx_frm_length[4].IN1
rx_frm_length[5] => rx_frm_length[5].IN1
rx_frm_length[6] => rx_frm_length[6].IN1
rx_frm_length[7] => rx_frm_length[7].IN1
rx_frm_length[8] => rx_frm_length[8].IN1
rx_frm_length[9] => rx_frm_length[9].IN1
rx_frm_length[10] => rx_frm_length[10].IN1
rx_frm_length[11] => rx_frm_length[11].IN1
rx_frm_length[12] => rx_frm_length[12].IN1
rx_frm_length[13] => rx_frm_length[13].IN1
rx_frm_length[14] => rx_frm_length[14].IN1
rx_frm_length[15] => rx_frm_length[15].IN1
rx_frm_vlan => rx_frm_vlan.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan.IN1
rx_frm_unicast => rx_frm_unicast.IN1
rx_frm_broadcast => rx_frm_broadcast.IN1
rx_frm_mltcast => rx_frm_mltcast.IN1
tx_frm_stat_val => tx_frm_stat_val.IN1
tx_frm_err => tx_frm_err.IN1
tx_frm_length[0] => tx_frm_length[0].IN1
tx_frm_length[1] => tx_frm_length[1].IN1
tx_frm_length[2] => tx_frm_length[2].IN1
tx_frm_length[3] => tx_frm_length[3].IN1
tx_frm_length[4] => tx_frm_length[4].IN1
tx_frm_length[5] => tx_frm_length[5].IN1
tx_frm_length[6] => tx_frm_length[6].IN1
tx_frm_length[7] => tx_frm_length[7].IN1
tx_frm_length[8] => tx_frm_length[8].IN1
tx_frm_length[9] => tx_frm_length[9].IN1
tx_frm_length[10] => tx_frm_length[10].IN1
tx_frm_length[11] => tx_frm_length[11].IN1
tx_frm_length[12] => tx_frm_length[12].IN1
tx_frm_length[13] => tx_frm_length[13].IN1
tx_frm_length[14] => tx_frm_length[14].IN1
tx_frm_length[15] => tx_frm_length[15].IN1
tx_frm_unicast => tx_frm_unicast.IN1
tx_frm_broadcast => tx_frm_broadcast.IN1
tx_frm_mltcast => tx_frm_mltcast.IN1
pause_rcv => always44.IN0
pause_tx => pause_tx.IN1
frm_align_err => always43.IN0
frm_crc_err => always42.IN0
long_crc_err => always40.IN0
short_crc_err => always41.IN0
frm_discard => frm_discard.IN1
eccstatus_rx_stat_reg[0] <= altera_tse_rx_counter_cntl:U_RXCNT.eccstatus
eccstatus_rx_stat_reg[1] <= altera_tse_rx_counter_cntl:U_RXCNT.eccstatus
eccstatus_tx_stat_reg[0] <= altera_tse_tx_counter_cntl:U_TXCNT.eccstatus
eccstatus_tx_stat_reg[1] <= altera_tse_tx_counter_cntl:U_TXCNT.eccstatus
gmii_loopback <= <GND>
smac_0[0] <= <GND>
smac_0[1] <= <GND>
smac_0[2] <= <GND>
smac_0[3] <= <GND>
smac_0[4] <= <GND>
smac_0[5] <= <GND>
smac_0[6] <= <GND>
smac_0[7] <= <GND>
smac_0[8] <= <GND>
smac_0[9] <= <GND>
smac_0[10] <= <GND>
smac_0[11] <= <GND>
smac_0[12] <= <GND>
smac_0[13] <= <GND>
smac_0[14] <= <GND>
smac_0[15] <= <GND>
smac_0[16] <= <GND>
smac_0[17] <= <GND>
smac_0[18] <= <GND>
smac_0[19] <= <GND>
smac_0[20] <= <GND>
smac_0[21] <= <GND>
smac_0[22] <= <GND>
smac_0[23] <= <GND>
smac_0[24] <= <GND>
smac_0[25] <= <GND>
smac_0[26] <= <GND>
smac_0[27] <= <GND>
smac_0[28] <= <GND>
smac_0[29] <= <GND>
smac_0[30] <= <GND>
smac_0[31] <= <GND>
smac_0[32] <= <GND>
smac_0[33] <= <GND>
smac_0[34] <= <GND>
smac_0[35] <= <GND>
smac_0[36] <= <GND>
smac_0[37] <= <GND>
smac_0[38] <= <GND>
smac_0[39] <= <GND>
smac_0[40] <= <GND>
smac_0[41] <= <GND>
smac_0[42] <= <GND>
smac_0[43] <= <GND>
smac_0[44] <= <GND>
smac_0[45] <= <GND>
smac_0[46] <= <GND>
smac_0[47] <= <GND>
smac_1[0] <= <GND>
smac_1[1] <= <GND>
smac_1[2] <= <GND>
smac_1[3] <= <GND>
smac_1[4] <= <GND>
smac_1[5] <= <GND>
smac_1[6] <= <GND>
smac_1[7] <= <GND>
smac_1[8] <= <GND>
smac_1[9] <= <GND>
smac_1[10] <= <GND>
smac_1[11] <= <GND>
smac_1[12] <= <GND>
smac_1[13] <= <GND>
smac_1[14] <= <GND>
smac_1[15] <= <GND>
smac_1[16] <= <GND>
smac_1[17] <= <GND>
smac_1[18] <= <GND>
smac_1[19] <= <GND>
smac_1[20] <= <GND>
smac_1[21] <= <GND>
smac_1[22] <= <GND>
smac_1[23] <= <GND>
smac_1[24] <= <GND>
smac_1[25] <= <GND>
smac_1[26] <= <GND>
smac_1[27] <= <GND>
smac_1[28] <= <GND>
smac_1[29] <= <GND>
smac_1[30] <= <GND>
smac_1[31] <= <GND>
smac_1[32] <= <GND>
smac_1[33] <= <GND>
smac_1[34] <= <GND>
smac_1[35] <= <GND>
smac_1[36] <= <GND>
smac_1[37] <= <GND>
smac_1[38] <= <GND>
smac_1[39] <= <GND>
smac_1[40] <= <GND>
smac_1[41] <= <GND>
smac_1[42] <= <GND>
smac_1[43] <= <GND>
smac_1[44] <= <GND>
smac_1[45] <= <GND>
smac_1[46] <= <GND>
smac_1[47] <= <GND>
smac_2[0] <= <GND>
smac_2[1] <= <GND>
smac_2[2] <= <GND>
smac_2[3] <= <GND>
smac_2[4] <= <GND>
smac_2[5] <= <GND>
smac_2[6] <= <GND>
smac_2[7] <= <GND>
smac_2[8] <= <GND>
smac_2[9] <= <GND>
smac_2[10] <= <GND>
smac_2[11] <= <GND>
smac_2[12] <= <GND>
smac_2[13] <= <GND>
smac_2[14] <= <GND>
smac_2[15] <= <GND>
smac_2[16] <= <GND>
smac_2[17] <= <GND>
smac_2[18] <= <GND>
smac_2[19] <= <GND>
smac_2[20] <= <GND>
smac_2[21] <= <GND>
smac_2[22] <= <GND>
smac_2[23] <= <GND>
smac_2[24] <= <GND>
smac_2[25] <= <GND>
smac_2[26] <= <GND>
smac_2[27] <= <GND>
smac_2[28] <= <GND>
smac_2[29] <= <GND>
smac_2[30] <= <GND>
smac_2[31] <= <GND>
smac_2[32] <= <GND>
smac_2[33] <= <GND>
smac_2[34] <= <GND>
smac_2[35] <= <GND>
smac_2[36] <= <GND>
smac_2[37] <= <GND>
smac_2[38] <= <GND>
smac_2[39] <= <GND>
smac_2[40] <= <GND>
smac_2[41] <= <GND>
smac_2[42] <= <GND>
smac_2[43] <= <GND>
smac_2[44] <= <GND>
smac_2[45] <= <GND>
smac_2[46] <= <GND>
smac_2[47] <= <GND>
smac_3[0] <= <GND>
smac_3[1] <= <GND>
smac_3[2] <= <GND>
smac_3[3] <= <GND>
smac_3[4] <= <GND>
smac_3[5] <= <GND>
smac_3[6] <= <GND>
smac_3[7] <= <GND>
smac_3[8] <= <GND>
smac_3[9] <= <GND>
smac_3[10] <= <GND>
smac_3[11] <= <GND>
smac_3[12] <= <GND>
smac_3[13] <= <GND>
smac_3[14] <= <GND>
smac_3[15] <= <GND>
smac_3[16] <= <GND>
smac_3[17] <= <GND>
smac_3[18] <= <GND>
smac_3[19] <= <GND>
smac_3[20] <= <GND>
smac_3[21] <= <GND>
smac_3[22] <= <GND>
smac_3[23] <= <GND>
smac_3[24] <= <GND>
smac_3[25] <= <GND>
smac_3[26] <= <GND>
smac_3[27] <= <GND>
smac_3[28] <= <GND>
smac_3[29] <= <GND>
smac_3[30] <= <GND>
smac_3[31] <= <GND>
smac_3[32] <= <GND>
smac_3[33] <= <GND>
smac_3[34] <= <GND>
smac_3[35] <= <GND>
smac_3[36] <= <GND>
smac_3[37] <= <GND>
smac_3[38] <= <GND>
smac_3[39] <= <GND>
smac_3[40] <= <GND>
smac_3[41] <= <GND>
smac_3[42] <= <GND>
smac_3[43] <= <GND>
smac_3[44] <= <GND>
smac_3[45] <= <GND>
smac_3[46] <= <GND>
smac_3[47] <= <GND>
tx_addr_sel[0] <= command_config[16].DB_MAX_OUTPUT_PORT_TYPE
tx_addr_sel[1] <= command_config[17].DB_MAX_OUTPUT_PORT_TYPE
tx_addr_sel[2] <= command_config[18].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT
reset => reset.IN2
reset_reg_clk => reset_reg_clk.IN2
clk => clk.IN5
reg_clk => reg_clk.IN2
sw_reset => nextstate.OUTPUTSELECT
sw_reset => nextstate.OUTPUTSELECT
sw_reset => Selector2.IN3
sw_reset => Selector3.IN3
sw_reset => Selector0.IN4
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => aOctetsReceivedOK_add_valid_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsReceivedOK_low_dw_d1.OUTPUTSELECT
sw_reset_done <= sw_reset_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => reg_cnt.DATAB
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => frm_length_payld.OUTPUTSELECT
rx_frm_stat_val => nextstate.DATAA
rx_frm_stat_val => nextstate.DATAA
rx_frm_stat_val => frm_err_reg.ENA
rx_frm_stat_val => frm_crc_err_reg.ENA
rx_frm_stat_val => frm_length_reg[15].ENA
rx_frm_stat_val => frm_length_reg[14].ENA
rx_frm_stat_val => frm_length_reg[13].ENA
rx_frm_stat_val => frm_length_reg[12].ENA
rx_frm_stat_val => frm_length_reg[11].ENA
rx_frm_stat_val => frm_length_reg[10].ENA
rx_frm_stat_val => frm_length_reg[9].ENA
rx_frm_stat_val => frm_length_reg[8].ENA
rx_frm_stat_val => frm_length_reg[7].ENA
rx_frm_stat_val => frm_length_reg[6].ENA
rx_frm_stat_val => frm_length_reg[5].ENA
rx_frm_stat_val => frm_length_reg[4].ENA
rx_frm_stat_val => frm_length_reg[3].ENA
rx_frm_stat_val => frm_length_reg[2].ENA
rx_frm_stat_val => frm_length_reg[1].ENA
rx_frm_stat_val => frm_length_reg[0].ENA
rx_frm_stat_val => frm_unicast_reg.ENA
rx_frm_stat_val => frm_broadcast_reg.ENA
rx_frm_stat_val => frm_mltcast_reg.ENA
rx_frm_err => frm_err_reg.DATAIN
rx_frm_crc_err => frm_crc_err_reg.DATAIN
rx_frm_length[0] => frm_length_payld.DATAB
rx_frm_length[0] => frm_length_reg[0].DATAIN
rx_frm_length[1] => frm_length_payld.DATAB
rx_frm_length[1] => frm_length_reg[1].DATAIN
rx_frm_length[2] => Add4.IN28
rx_frm_length[2] => frm_length_payld.DATAA
rx_frm_length[2] => frm_length_payld.DATAB
rx_frm_length[2] => frm_length_reg[2].DATAIN
rx_frm_length[3] => Add3.IN26
rx_frm_length[3] => Add4.IN27
rx_frm_length[3] => frm_length_payld.DATAA
rx_frm_length[3] => frm_length_reg[3].DATAIN
rx_frm_length[4] => Add3.IN25
rx_frm_length[4] => Add4.IN26
rx_frm_length[4] => frm_length_payld.DATAA
rx_frm_length[4] => frm_length_reg[4].DATAIN
rx_frm_length[5] => Add3.IN24
rx_frm_length[5] => Add4.IN25
rx_frm_length[5] => frm_length_payld.DATAA
rx_frm_length[5] => frm_length_reg[5].DATAIN
rx_frm_length[6] => Add3.IN23
rx_frm_length[6] => Add4.IN24
rx_frm_length[6] => frm_length_payld.DATAA
rx_frm_length[6] => frm_length_reg[6].DATAIN
rx_frm_length[7] => Add3.IN22
rx_frm_length[7] => Add4.IN23
rx_frm_length[7] => frm_length_payld.DATAA
rx_frm_length[7] => frm_length_reg[7].DATAIN
rx_frm_length[8] => Add3.IN21
rx_frm_length[8] => Add4.IN22
rx_frm_length[8] => frm_length_payld.DATAA
rx_frm_length[8] => frm_length_reg[8].DATAIN
rx_frm_length[9] => Add3.IN20
rx_frm_length[9] => Add4.IN21
rx_frm_length[9] => frm_length_payld.DATAA
rx_frm_length[9] => frm_length_reg[9].DATAIN
rx_frm_length[10] => Add3.IN19
rx_frm_length[10] => Add4.IN20
rx_frm_length[10] => frm_length_payld.DATAA
rx_frm_length[10] => frm_length_reg[10].DATAIN
rx_frm_length[11] => Add3.IN18
rx_frm_length[11] => Add4.IN19
rx_frm_length[11] => frm_length_payld.DATAA
rx_frm_length[11] => frm_length_reg[11].DATAIN
rx_frm_length[12] => Add3.IN17
rx_frm_length[12] => Add4.IN18
rx_frm_length[12] => frm_length_payld.DATAA
rx_frm_length[12] => frm_length_reg[12].DATAIN
rx_frm_length[13] => Add3.IN16
rx_frm_length[13] => Add4.IN17
rx_frm_length[13] => frm_length_payld.DATAA
rx_frm_length[13] => frm_length_reg[13].DATAIN
rx_frm_length[14] => Add3.IN15
rx_frm_length[14] => Add4.IN16
rx_frm_length[14] => frm_length_payld.DATAA
rx_frm_length[14] => frm_length_reg[14].DATAIN
rx_frm_length[15] => Add3.IN14
rx_frm_length[15] => Add4.IN15
rx_frm_length[15] => frm_length_payld.DATAA
rx_frm_length[15] => frm_length_reg[15].DATAIN
rx_frm_unicast => frm_unicast_reg.DATAIN
rx_frm_broadcast => frm_broadcast_reg.DATAIN
rx_frm_mltcast => frm_mltcast_reg.DATAIN
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => always4.IN0
rx_frm_vlan => always4.IN0
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => always4.IN1
rx_frm_stack_vlan => always4.IN1
rx_frm_stack_vlan => always4.IN1
rx_frm_discard => always1.IN1
rx_frm_discard => discard_int.OUTPUTSELECT
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
host_addr[0] => Decoder1.IN7
host_addr[1] => Decoder1.IN6
host_addr[2] => Decoder1.IN5
host_addr[3] => Decoder1.IN4
host_addr[4] => Decoder1.IN3
host_addr[5] => Decoder1.IN2
host_addr[6] => Decoder1.IN1
host_addr[7] => Decoder1.IN0
host_data[0] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[1] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[2] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[3] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[4] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[5] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[6] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[7] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[8] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[9] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[10] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[11] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[12] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[13] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[14] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[15] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[16] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[17] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[18] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[19] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[20] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[21] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[22] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[23] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[24] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[25] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[26] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[27] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[28] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[29] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[30] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[31] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
msb_aOctetsReceivedOK[0] <= msb_aOctetsReceivedOK_low_dw_d1[0].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[1] <= msb_aOctetsReceivedOK_low_dw_d1[1].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[2] <= msb_aOctetsReceivedOK_low_dw_d1[2].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[3] <= msb_aOctetsReceivedOK_low_dw_d1[3].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[4] <= msb_aOctetsReceivedOK_low_dw_d1[4].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[5] <= msb_aOctetsReceivedOK_low_dw_d1[5].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[6] <= msb_aOctetsReceivedOK_low_dw_d1[6].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[7] <= msb_aOctetsReceivedOK_low_dw_d1[7].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[8] <= msb_aOctetsReceivedOK_low_dw_d1[8].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[9] <= msb_aOctetsReceivedOK_low_dw_d1[9].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[10] <= msb_aOctetsReceivedOK_low_dw_d1[10].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[11] <= msb_aOctetsReceivedOK_low_dw_d1[11].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[12] <= msb_aOctetsReceivedOK_low_dw_d1[12].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[13] <= msb_aOctetsReceivedOK_low_dw_d1[13].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[14] <= msb_aOctetsReceivedOK_low_dw_d1[14].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[15] <= msb_aOctetsReceivedOK_low_dw_d1[15].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[16] <= msb_aOctetsReceivedOK_low_dw_d1[16].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[17] <= msb_aOctetsReceivedOK_low_dw_d1[17].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[18] <= msb_aOctetsReceivedOK_low_dw_d1[18].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[19] <= msb_aOctetsReceivedOK_low_dw_d1[19].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[20] <= msb_aOctetsReceivedOK_low_dw_d1[20].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[21] <= msb_aOctetsReceivedOK_low_dw_d1[21].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[22] <= msb_aOctetsReceivedOK_low_dw_d1[22].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[23] <= msb_aOctetsReceivedOK_low_dw_d1[23].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[24] <= msb_aOctetsReceivedOK_low_dw_d1[24].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[25] <= msb_aOctetsReceivedOK_low_dw_d1[25].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[26] <= msb_aOctetsReceivedOK_low_dw_d1[26].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[27] <= msb_aOctetsReceivedOK_low_dw_d1[27].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[28] <= msb_aOctetsReceivedOK_low_dw_d1[28].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[29] <= msb_aOctetsReceivedOK_low_dw_d1[29].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[30] <= msb_aOctetsReceivedOK_low_dw_d1[30].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[31] <= msb_aOctetsReceivedOK_low_dw_d1[31].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[32] <= msb_aOctetsReceivedOK_reg[32].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[33] <= msb_aOctetsReceivedOK_reg[33].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[34] <= msb_aOctetsReceivedOK_reg[34].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[35] <= msb_aOctetsReceivedOK_reg[35].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[36] <= msb_aOctetsReceivedOK_reg[36].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[37] <= msb_aOctetsReceivedOK_reg[37].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[38] <= msb_aOctetsReceivedOK_reg[38].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[39] <= msb_aOctetsReceivedOK_reg[39].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[40] <= msb_aOctetsReceivedOK_reg[40].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[41] <= msb_aOctetsReceivedOK_reg[41].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[42] <= msb_aOctetsReceivedOK_reg[42].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[43] <= msb_aOctetsReceivedOK_reg[43].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[44] <= msb_aOctetsReceivedOK_reg[44].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[45] <= msb_aOctetsReceivedOK_reg[45].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[46] <= msb_aOctetsReceivedOK_reg[46].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[47] <= msb_aOctetsReceivedOK_reg[47].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[48] <= msb_aOctetsReceivedOK_reg[48].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[49] <= msb_aOctetsReceivedOK_reg[49].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[50] <= msb_aOctetsReceivedOK_reg[50].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[51] <= msb_aOctetsReceivedOK_reg[51].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[52] <= msb_aOctetsReceivedOK_reg[52].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[53] <= msb_aOctetsReceivedOK_reg[53].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[54] <= msb_aOctetsReceivedOK_reg[54].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[55] <= msb_aOctetsReceivedOK_reg[55].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[56] <= msb_aOctetsReceivedOK_reg[56].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[57] <= msb_aOctetsReceivedOK_reg[57].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[58] <= msb_aOctetsReceivedOK_reg[58].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[59] <= msb_aOctetsReceivedOK_reg[59].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[60] <= msb_aOctetsReceivedOK_reg[60].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[61] <= msb_aOctetsReceivedOK_reg[61].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[62] <= <GND>
msb_aOctetsReceivedOK[63] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN16
reset_n => reset_n.IN16
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout
dout[13] <= altera_eth_tse_std_synchronizer:sync[13].u.dout
dout[14] <= altera_eth_tse_std_synchronizer:sync[14].u.dout
dout[15] <= altera_eth_tse_std_synchronizer:sync[15].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSRECEIVEDOK
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSRECEIVEDOK|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSRECEIVEDOK|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSRECEIVEDOK|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSRECEIVEDOK|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_dpl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dpl1:auto_generated.data_a[0]
data_a[1] => altsyncram_dpl1:auto_generated.data_a[1]
data_a[2] => altsyncram_dpl1:auto_generated.data_a[2]
data_a[3] => altsyncram_dpl1:auto_generated.data_a[3]
data_a[4] => altsyncram_dpl1:auto_generated.data_a[4]
data_a[5] => altsyncram_dpl1:auto_generated.data_a[5]
data_a[6] => altsyncram_dpl1:auto_generated.data_a[6]
data_a[7] => altsyncram_dpl1:auto_generated.data_a[7]
data_a[8] => altsyncram_dpl1:auto_generated.data_a[8]
data_a[9] => altsyncram_dpl1:auto_generated.data_a[9]
data_a[10] => altsyncram_dpl1:auto_generated.data_a[10]
data_a[11] => altsyncram_dpl1:auto_generated.data_a[11]
data_a[12] => altsyncram_dpl1:auto_generated.data_a[12]
data_a[13] => altsyncram_dpl1:auto_generated.data_a[13]
data_a[14] => altsyncram_dpl1:auto_generated.data_a[14]
data_a[15] => altsyncram_dpl1:auto_generated.data_a[15]
data_a[16] => altsyncram_dpl1:auto_generated.data_a[16]
data_a[17] => altsyncram_dpl1:auto_generated.data_a[17]
data_a[18] => altsyncram_dpl1:auto_generated.data_a[18]
data_a[19] => altsyncram_dpl1:auto_generated.data_a[19]
data_a[20] => altsyncram_dpl1:auto_generated.data_a[20]
data_a[21] => altsyncram_dpl1:auto_generated.data_a[21]
data_a[22] => altsyncram_dpl1:auto_generated.data_a[22]
data_a[23] => altsyncram_dpl1:auto_generated.data_a[23]
data_a[24] => altsyncram_dpl1:auto_generated.data_a[24]
data_a[25] => altsyncram_dpl1:auto_generated.data_a[25]
data_a[26] => altsyncram_dpl1:auto_generated.data_a[26]
data_a[27] => altsyncram_dpl1:auto_generated.data_a[27]
data_a[28] => altsyncram_dpl1:auto_generated.data_a[28]
data_a[29] => altsyncram_dpl1:auto_generated.data_a[29]
data_a[30] => altsyncram_dpl1:auto_generated.data_a[30]
data_a[31] => altsyncram_dpl1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_dpl1:auto_generated.address_a[0]
address_a[1] => altsyncram_dpl1:auto_generated.address_a[1]
address_a[2] => altsyncram_dpl1:auto_generated.address_a[2]
address_a[3] => altsyncram_dpl1:auto_generated.address_a[3]
address_b[0] => altsyncram_dpl1:auto_generated.address_b[0]
address_b[1] => altsyncram_dpl1:auto_generated.address_b[1]
address_b[2] => altsyncram_dpl1:auto_generated.address_b[2]
address_b[3] => altsyncram_dpl1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dpl1:auto_generated.clock0
clock1 => altsyncram_dpl1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_dpl1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_dpl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dpl1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dpl1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dpl1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dpl1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dpl1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dpl1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dpl1:auto_generated.q_b[7]
q_b[8] <= altsyncram_dpl1:auto_generated.q_b[8]
q_b[9] <= altsyncram_dpl1:auto_generated.q_b[9]
q_b[10] <= altsyncram_dpl1:auto_generated.q_b[10]
q_b[11] <= altsyncram_dpl1:auto_generated.q_b[11]
q_b[12] <= altsyncram_dpl1:auto_generated.q_b[12]
q_b[13] <= altsyncram_dpl1:auto_generated.q_b[13]
q_b[14] <= altsyncram_dpl1:auto_generated.q_b[14]
q_b[15] <= altsyncram_dpl1:auto_generated.q_b[15]
q_b[16] <= altsyncram_dpl1:auto_generated.q_b[16]
q_b[17] <= altsyncram_dpl1:auto_generated.q_b[17]
q_b[18] <= altsyncram_dpl1:auto_generated.q_b[18]
q_b[19] <= altsyncram_dpl1:auto_generated.q_b[19]
q_b[20] <= altsyncram_dpl1:auto_generated.q_b[20]
q_b[21] <= altsyncram_dpl1:auto_generated.q_b[21]
q_b[22] <= altsyncram_dpl1:auto_generated.q_b[22]
q_b[23] <= altsyncram_dpl1:auto_generated.q_b[23]
q_b[24] <= altsyncram_dpl1:auto_generated.q_b[24]
q_b[25] <= altsyncram_dpl1:auto_generated.q_b[25]
q_b[26] <= altsyncram_dpl1:auto_generated.q_b[26]
q_b[27] <= altsyncram_dpl1:auto_generated.q_b[27]
q_b[28] <= altsyncram_dpl1:auto_generated.q_b[28]
q_b[29] <= altsyncram_dpl1:auto_generated.q_b[29]
q_b[30] <= altsyncram_dpl1:auto_generated.q_b[30]
q_b[31] <= altsyncram_dpl1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_dpl1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_dpl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dpl1:auto_generated.data_a[0]
data_a[1] => altsyncram_dpl1:auto_generated.data_a[1]
data_a[2] => altsyncram_dpl1:auto_generated.data_a[2]
data_a[3] => altsyncram_dpl1:auto_generated.data_a[3]
data_a[4] => altsyncram_dpl1:auto_generated.data_a[4]
data_a[5] => altsyncram_dpl1:auto_generated.data_a[5]
data_a[6] => altsyncram_dpl1:auto_generated.data_a[6]
data_a[7] => altsyncram_dpl1:auto_generated.data_a[7]
data_a[8] => altsyncram_dpl1:auto_generated.data_a[8]
data_a[9] => altsyncram_dpl1:auto_generated.data_a[9]
data_a[10] => altsyncram_dpl1:auto_generated.data_a[10]
data_a[11] => altsyncram_dpl1:auto_generated.data_a[11]
data_a[12] => altsyncram_dpl1:auto_generated.data_a[12]
data_a[13] => altsyncram_dpl1:auto_generated.data_a[13]
data_a[14] => altsyncram_dpl1:auto_generated.data_a[14]
data_a[15] => altsyncram_dpl1:auto_generated.data_a[15]
data_a[16] => altsyncram_dpl1:auto_generated.data_a[16]
data_a[17] => altsyncram_dpl1:auto_generated.data_a[17]
data_a[18] => altsyncram_dpl1:auto_generated.data_a[18]
data_a[19] => altsyncram_dpl1:auto_generated.data_a[19]
data_a[20] => altsyncram_dpl1:auto_generated.data_a[20]
data_a[21] => altsyncram_dpl1:auto_generated.data_a[21]
data_a[22] => altsyncram_dpl1:auto_generated.data_a[22]
data_a[23] => altsyncram_dpl1:auto_generated.data_a[23]
data_a[24] => altsyncram_dpl1:auto_generated.data_a[24]
data_a[25] => altsyncram_dpl1:auto_generated.data_a[25]
data_a[26] => altsyncram_dpl1:auto_generated.data_a[26]
data_a[27] => altsyncram_dpl1:auto_generated.data_a[27]
data_a[28] => altsyncram_dpl1:auto_generated.data_a[28]
data_a[29] => altsyncram_dpl1:auto_generated.data_a[29]
data_a[30] => altsyncram_dpl1:auto_generated.data_a[30]
data_a[31] => altsyncram_dpl1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_dpl1:auto_generated.address_a[0]
address_a[1] => altsyncram_dpl1:auto_generated.address_a[1]
address_a[2] => altsyncram_dpl1:auto_generated.address_a[2]
address_a[3] => altsyncram_dpl1:auto_generated.address_a[3]
address_b[0] => altsyncram_dpl1:auto_generated.address_b[0]
address_b[1] => altsyncram_dpl1:auto_generated.address_b[1]
address_b[2] => altsyncram_dpl1:auto_generated.address_b[2]
address_b[3] => altsyncram_dpl1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dpl1:auto_generated.clock0
clock1 => altsyncram_dpl1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_dpl1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_dpl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dpl1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dpl1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dpl1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dpl1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dpl1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dpl1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dpl1:auto_generated.q_b[7]
q_b[8] <= altsyncram_dpl1:auto_generated.q_b[8]
q_b[9] <= altsyncram_dpl1:auto_generated.q_b[9]
q_b[10] <= altsyncram_dpl1:auto_generated.q_b[10]
q_b[11] <= altsyncram_dpl1:auto_generated.q_b[11]
q_b[12] <= altsyncram_dpl1:auto_generated.q_b[12]
q_b[13] <= altsyncram_dpl1:auto_generated.q_b[13]
q_b[14] <= altsyncram_dpl1:auto_generated.q_b[14]
q_b[15] <= altsyncram_dpl1:auto_generated.q_b[15]
q_b[16] <= altsyncram_dpl1:auto_generated.q_b[16]
q_b[17] <= altsyncram_dpl1:auto_generated.q_b[17]
q_b[18] <= altsyncram_dpl1:auto_generated.q_b[18]
q_b[19] <= altsyncram_dpl1:auto_generated.q_b[19]
q_b[20] <= altsyncram_dpl1:auto_generated.q_b[20]
q_b[21] <= altsyncram_dpl1:auto_generated.q_b[21]
q_b[22] <= altsyncram_dpl1:auto_generated.q_b[22]
q_b[23] <= altsyncram_dpl1:auto_generated.q_b[23]
q_b[24] <= altsyncram_dpl1:auto_generated.q_b[24]
q_b[25] <= altsyncram_dpl1:auto_generated.q_b[25]
q_b[26] <= altsyncram_dpl1:auto_generated.q_b[26]
q_b[27] <= altsyncram_dpl1:auto_generated.q_b[27]
q_b[28] <= altsyncram_dpl1:auto_generated.q_b[28]
q_b[29] <= altsyncram_dpl1:auto_generated.q_b[29]
q_b[30] <= altsyncram_dpl1:auto_generated.q_b[30]
q_b[31] <= altsyncram_dpl1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_dpl1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT
reset => reset.IN2
reset_reg_clk => reset_reg_clk.IN2
tx_clk => tx_clk.IN4
reg_clk => reg_clk.IN2
sw_reset => nextstate.OUTPUTSELECT
sw_reset => nextstate.OUTPUTSELECT
sw_reset => Selector2.IN3
sw_reset => Selector3.IN3
sw_reset => Selector0.IN3
sw_reset_reg_clk => stat_cnt_msb_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_reg.OUTPUTSELECT
sw_reset_reg_clk => msb_aOctetsTransmittedOK_add_valid_reg.OUTPUTSELECT
sw_reset_done <= sw_reset_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => frm_length_reg.OUTPUTSELECT
tx_frm_stat_val => nextstate.DATAA
tx_frm_stat_val => nextstate.DATAA
tx_frm_stat_val => frm_err_reg.ENA
tx_frm_stat_val => frm_unicast_reg.ENA
tx_frm_stat_val => frm_broadcast_reg.ENA
tx_frm_stat_val => frm_mltcast_reg.ENA
tx_frm_err => frm_err_reg.DATAIN
tx_frm_length[0] => frm_length_reg.DATAB
tx_frm_length[1] => frm_length_reg.DATAB
tx_frm_length[2] => frm_length_reg.DATAB
tx_frm_length[3] => frm_length_reg.DATAB
tx_frm_length[4] => frm_length_reg.DATAB
tx_frm_length[5] => frm_length_reg.DATAB
tx_frm_length[6] => frm_length_reg.DATAB
tx_frm_length[7] => frm_length_reg.DATAB
tx_frm_length[8] => frm_length_reg.DATAB
tx_frm_length[9] => frm_length_reg.DATAB
tx_frm_length[10] => frm_length_reg.DATAB
tx_frm_length[11] => frm_length_reg.DATAB
tx_frm_length[12] => frm_length_reg.DATAB
tx_frm_length[13] => frm_length_reg.DATAB
tx_frm_length[14] => frm_length_reg.DATAB
tx_frm_length[15] => frm_length_reg.DATAB
tx_frm_unicast => frm_unicast_reg.DATAIN
tx_frm_broadcast => frm_broadcast_reg.DATAIN
tx_frm_mltcast => frm_mltcast_reg.DATAIN
tx_frm_pause => frm_pause_reg.OUTPUTSELECT
host_addr[0] => Equal9.IN31
host_addr[0] => Equal10.IN31
host_addr[0] => Equal11.IN2
host_addr[0] => Equal12.IN31
host_addr[0] => Equal13.IN2
host_addr[0] => Equal14.IN31
host_addr[1] => Equal9.IN3
host_addr[1] => Equal10.IN30
host_addr[1] => Equal11.IN31
host_addr[1] => Equal12.IN2
host_addr[1] => Equal13.IN1
host_addr[1] => Equal14.IN2
host_addr[2] => Equal9.IN2
host_addr[2] => Equal10.IN29
host_addr[2] => Equal11.IN30
host_addr[2] => Equal12.IN30
host_addr[2] => Equal13.IN31
host_addr[2] => Equal14.IN30
host_addr[3] => Equal9.IN1
host_addr[3] => Equal10.IN1
host_addr[3] => Equal11.IN1
host_addr[3] => Equal12.IN1
host_addr[3] => Equal13.IN30
host_addr[3] => Equal14.IN1
host_addr[4] => Equal9.IN0
host_addr[4] => Equal10.IN28
host_addr[4] => Equal11.IN29
host_addr[4] => Equal12.IN29
host_addr[4] => Equal13.IN29
host_addr[4] => Equal14.IN0
host_addr[5] => Equal9.IN30
host_addr[5] => Equal10.IN0
host_addr[5] => Equal11.IN0
host_addr[5] => Equal12.IN0
host_addr[5] => Equal13.IN0
host_addr[5] => Equal14.IN29
host_addr[6] => Equal9.IN29
host_addr[6] => Equal10.IN27
host_addr[6] => Equal11.IN28
host_addr[6] => Equal12.IN28
host_addr[6] => Equal13.IN28
host_addr[6] => Equal14.IN28
host_addr[7] => Equal9.IN28
host_addr[7] => Equal10.IN26
host_addr[7] => Equal11.IN27
host_addr[7] => Equal12.IN27
host_addr[7] => Equal13.IN27
host_addr[7] => Equal14.IN27
host_data[0] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[1] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[2] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[3] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[4] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[5] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[6] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[7] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[8] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[9] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[10] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[11] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[12] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[13] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[14] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[15] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[16] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[17] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[18] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[19] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[20] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[21] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[22] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[23] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[24] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[25] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[26] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[27] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[28] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[29] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[30] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[31] <= altera_tse_dpram_8x32:U_ARRAY_2.q
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
msb_aOctetsTransmittedOK[0] <= msb_aOctetsTransmittedOK_reg[0].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[1] <= msb_aOctetsTransmittedOK_reg[1].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[2] <= msb_aOctetsTransmittedOK_reg[2].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[3] <= msb_aOctetsTransmittedOK_reg[3].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[4] <= msb_aOctetsTransmittedOK_reg[4].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[5] <= msb_aOctetsTransmittedOK_reg[5].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[6] <= msb_aOctetsTransmittedOK_reg[6].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[7] <= msb_aOctetsTransmittedOK_reg[7].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[8] <= msb_aOctetsTransmittedOK_reg[8].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[9] <= msb_aOctetsTransmittedOK_reg[9].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[10] <= msb_aOctetsTransmittedOK_reg[10].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[11] <= msb_aOctetsTransmittedOK_reg[11].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[12] <= msb_aOctetsTransmittedOK_reg[12].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[13] <= msb_aOctetsTransmittedOK_reg[13].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[14] <= msb_aOctetsTransmittedOK_reg[14].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[15] <= msb_aOctetsTransmittedOK_reg[15].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[16] <= msb_aOctetsTransmittedOK_reg[16].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[17] <= msb_aOctetsTransmittedOK_reg[17].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[18] <= msb_aOctetsTransmittedOK_reg[18].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[19] <= msb_aOctetsTransmittedOK_reg[19].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[20] <= msb_aOctetsTransmittedOK_reg[20].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[21] <= msb_aOctetsTransmittedOK_reg[21].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[22] <= msb_aOctetsTransmittedOK_reg[22].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[23] <= msb_aOctetsTransmittedOK_reg[23].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[24] <= msb_aOctetsTransmittedOK_reg[24].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[25] <= msb_aOctetsTransmittedOK_reg[25].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[26] <= msb_aOctetsTransmittedOK_reg[26].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[27] <= msb_aOctetsTransmittedOK_reg[27].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[28] <= msb_aOctetsTransmittedOK_reg[28].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[29] <= msb_aOctetsTransmittedOK_reg[29].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[30] <= msb_aOctetsTransmittedOK_reg[30].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[31] <= msb_aOctetsTransmittedOK_reg[31].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[32] <= msb_aOctetsTransmittedOK_reg[32].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[33] <= msb_aOctetsTransmittedOK_reg[33].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[34] <= msb_aOctetsTransmittedOK_reg[34].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[35] <= msb_aOctetsTransmittedOK_reg[35].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[36] <= msb_aOctetsTransmittedOK_reg[36].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[37] <= msb_aOctetsTransmittedOK_reg[37].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[38] <= msb_aOctetsTransmittedOK_reg[38].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[39] <= msb_aOctetsTransmittedOK_reg[39].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[40] <= msb_aOctetsTransmittedOK_reg[40].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[41] <= msb_aOctetsTransmittedOK_reg[41].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[42] <= msb_aOctetsTransmittedOK_reg[42].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[43] <= msb_aOctetsTransmittedOK_reg[43].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[44] <= msb_aOctetsTransmittedOK_reg[44].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[45] <= msb_aOctetsTransmittedOK_reg[45].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[46] <= msb_aOctetsTransmittedOK_reg[46].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[47] <= msb_aOctetsTransmittedOK_reg[47].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[48] <= msb_aOctetsTransmittedOK_reg[48].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[49] <= msb_aOctetsTransmittedOK_reg[49].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[50] <= msb_aOctetsTransmittedOK_reg[50].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[51] <= msb_aOctetsTransmittedOK_reg[51].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[52] <= msb_aOctetsTransmittedOK_reg[52].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[53] <= msb_aOctetsTransmittedOK_reg[53].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[54] <= msb_aOctetsTransmittedOK_reg[54].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[55] <= msb_aOctetsTransmittedOK_reg[55].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[56] <= msb_aOctetsTransmittedOK_reg[56].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[57] <= msb_aOctetsTransmittedOK_reg[57].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[58] <= msb_aOctetsTransmittedOK_reg[58].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[59] <= msb_aOctetsTransmittedOK_reg[59].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[60] <= msb_aOctetsTransmittedOK_reg[60].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[61] <= msb_aOctetsTransmittedOK_reg[61].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[62] <= msb_aOctetsTransmittedOK_reg[62].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[63] <= msb_aOctetsTransmittedOK_reg[63].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSTRANSMITTEDOK
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSTRANSMITTEDOK|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSTRANSMITTEDOK|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSTRANSMITTEDOK|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_clock_crosser:U_SYNC_MSB_AOCTETSTRANSMITTEDOK|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_dml1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dml1:auto_generated.data_a[0]
data_a[1] => altsyncram_dml1:auto_generated.data_a[1]
data_a[2] => altsyncram_dml1:auto_generated.data_a[2]
data_a[3] => altsyncram_dml1:auto_generated.data_a[3]
data_a[4] => altsyncram_dml1:auto_generated.data_a[4]
data_a[5] => altsyncram_dml1:auto_generated.data_a[5]
data_a[6] => altsyncram_dml1:auto_generated.data_a[6]
data_a[7] => altsyncram_dml1:auto_generated.data_a[7]
data_a[8] => altsyncram_dml1:auto_generated.data_a[8]
data_a[9] => altsyncram_dml1:auto_generated.data_a[9]
data_a[10] => altsyncram_dml1:auto_generated.data_a[10]
data_a[11] => altsyncram_dml1:auto_generated.data_a[11]
data_a[12] => altsyncram_dml1:auto_generated.data_a[12]
data_a[13] => altsyncram_dml1:auto_generated.data_a[13]
data_a[14] => altsyncram_dml1:auto_generated.data_a[14]
data_a[15] => altsyncram_dml1:auto_generated.data_a[15]
data_a[16] => altsyncram_dml1:auto_generated.data_a[16]
data_a[17] => altsyncram_dml1:auto_generated.data_a[17]
data_a[18] => altsyncram_dml1:auto_generated.data_a[18]
data_a[19] => altsyncram_dml1:auto_generated.data_a[19]
data_a[20] => altsyncram_dml1:auto_generated.data_a[20]
data_a[21] => altsyncram_dml1:auto_generated.data_a[21]
data_a[22] => altsyncram_dml1:auto_generated.data_a[22]
data_a[23] => altsyncram_dml1:auto_generated.data_a[23]
data_a[24] => altsyncram_dml1:auto_generated.data_a[24]
data_a[25] => altsyncram_dml1:auto_generated.data_a[25]
data_a[26] => altsyncram_dml1:auto_generated.data_a[26]
data_a[27] => altsyncram_dml1:auto_generated.data_a[27]
data_a[28] => altsyncram_dml1:auto_generated.data_a[28]
data_a[29] => altsyncram_dml1:auto_generated.data_a[29]
data_a[30] => altsyncram_dml1:auto_generated.data_a[30]
data_a[31] => altsyncram_dml1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_dml1:auto_generated.address_a[0]
address_a[1] => altsyncram_dml1:auto_generated.address_a[1]
address_a[2] => altsyncram_dml1:auto_generated.address_a[2]
address_b[0] => altsyncram_dml1:auto_generated.address_b[0]
address_b[1] => altsyncram_dml1:auto_generated.address_b[1]
address_b[2] => altsyncram_dml1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dml1:auto_generated.clock0
clock1 => altsyncram_dml1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_dml1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_dml1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dml1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dml1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dml1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dml1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dml1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dml1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dml1:auto_generated.q_b[7]
q_b[8] <= altsyncram_dml1:auto_generated.q_b[8]
q_b[9] <= altsyncram_dml1:auto_generated.q_b[9]
q_b[10] <= altsyncram_dml1:auto_generated.q_b[10]
q_b[11] <= altsyncram_dml1:auto_generated.q_b[11]
q_b[12] <= altsyncram_dml1:auto_generated.q_b[12]
q_b[13] <= altsyncram_dml1:auto_generated.q_b[13]
q_b[14] <= altsyncram_dml1:auto_generated.q_b[14]
q_b[15] <= altsyncram_dml1:auto_generated.q_b[15]
q_b[16] <= altsyncram_dml1:auto_generated.q_b[16]
q_b[17] <= altsyncram_dml1:auto_generated.q_b[17]
q_b[18] <= altsyncram_dml1:auto_generated.q_b[18]
q_b[19] <= altsyncram_dml1:auto_generated.q_b[19]
q_b[20] <= altsyncram_dml1:auto_generated.q_b[20]
q_b[21] <= altsyncram_dml1:auto_generated.q_b[21]
q_b[22] <= altsyncram_dml1:auto_generated.q_b[22]
q_b[23] <= altsyncram_dml1:auto_generated.q_b[23]
q_b[24] <= altsyncram_dml1:auto_generated.q_b[24]
q_b[25] <= altsyncram_dml1:auto_generated.q_b[25]
q_b[26] <= altsyncram_dml1:auto_generated.q_b[26]
q_b[27] <= altsyncram_dml1:auto_generated.q_b[27]
q_b[28] <= altsyncram_dml1:auto_generated.q_b[28]
q_b[29] <= altsyncram_dml1:auto_generated.q_b[29]
q_b[30] <= altsyncram_dml1:auto_generated.q_b[30]
q_b[31] <= altsyncram_dml1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_dml1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_dml1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dml1:auto_generated.data_a[0]
data_a[1] => altsyncram_dml1:auto_generated.data_a[1]
data_a[2] => altsyncram_dml1:auto_generated.data_a[2]
data_a[3] => altsyncram_dml1:auto_generated.data_a[3]
data_a[4] => altsyncram_dml1:auto_generated.data_a[4]
data_a[5] => altsyncram_dml1:auto_generated.data_a[5]
data_a[6] => altsyncram_dml1:auto_generated.data_a[6]
data_a[7] => altsyncram_dml1:auto_generated.data_a[7]
data_a[8] => altsyncram_dml1:auto_generated.data_a[8]
data_a[9] => altsyncram_dml1:auto_generated.data_a[9]
data_a[10] => altsyncram_dml1:auto_generated.data_a[10]
data_a[11] => altsyncram_dml1:auto_generated.data_a[11]
data_a[12] => altsyncram_dml1:auto_generated.data_a[12]
data_a[13] => altsyncram_dml1:auto_generated.data_a[13]
data_a[14] => altsyncram_dml1:auto_generated.data_a[14]
data_a[15] => altsyncram_dml1:auto_generated.data_a[15]
data_a[16] => altsyncram_dml1:auto_generated.data_a[16]
data_a[17] => altsyncram_dml1:auto_generated.data_a[17]
data_a[18] => altsyncram_dml1:auto_generated.data_a[18]
data_a[19] => altsyncram_dml1:auto_generated.data_a[19]
data_a[20] => altsyncram_dml1:auto_generated.data_a[20]
data_a[21] => altsyncram_dml1:auto_generated.data_a[21]
data_a[22] => altsyncram_dml1:auto_generated.data_a[22]
data_a[23] => altsyncram_dml1:auto_generated.data_a[23]
data_a[24] => altsyncram_dml1:auto_generated.data_a[24]
data_a[25] => altsyncram_dml1:auto_generated.data_a[25]
data_a[26] => altsyncram_dml1:auto_generated.data_a[26]
data_a[27] => altsyncram_dml1:auto_generated.data_a[27]
data_a[28] => altsyncram_dml1:auto_generated.data_a[28]
data_a[29] => altsyncram_dml1:auto_generated.data_a[29]
data_a[30] => altsyncram_dml1:auto_generated.data_a[30]
data_a[31] => altsyncram_dml1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_dml1:auto_generated.address_a[0]
address_a[1] => altsyncram_dml1:auto_generated.address_a[1]
address_a[2] => altsyncram_dml1:auto_generated.address_a[2]
address_b[0] => altsyncram_dml1:auto_generated.address_b[0]
address_b[1] => altsyncram_dml1:auto_generated.address_b[1]
address_b[2] => altsyncram_dml1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dml1:auto_generated.clock0
clock1 => altsyncram_dml1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_dml1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_dml1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dml1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dml1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dml1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dml1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dml1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dml1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dml1:auto_generated.q_b[7]
q_b[8] <= altsyncram_dml1:auto_generated.q_b[8]
q_b[9] <= altsyncram_dml1:auto_generated.q_b[9]
q_b[10] <= altsyncram_dml1:auto_generated.q_b[10]
q_b[11] <= altsyncram_dml1:auto_generated.q_b[11]
q_b[12] <= altsyncram_dml1:auto_generated.q_b[12]
q_b[13] <= altsyncram_dml1:auto_generated.q_b[13]
q_b[14] <= altsyncram_dml1:auto_generated.q_b[14]
q_b[15] <= altsyncram_dml1:auto_generated.q_b[15]
q_b[16] <= altsyncram_dml1:auto_generated.q_b[16]
q_b[17] <= altsyncram_dml1:auto_generated.q_b[17]
q_b[18] <= altsyncram_dml1:auto_generated.q_b[18]
q_b[19] <= altsyncram_dml1:auto_generated.q_b[19]
q_b[20] <= altsyncram_dml1:auto_generated.q_b[20]
q_b[21] <= altsyncram_dml1:auto_generated.q_b[21]
q_b[22] <= altsyncram_dml1:auto_generated.q_b[22]
q_b[23] <= altsyncram_dml1:auto_generated.q_b[23]
q_b[24] <= altsyncram_dml1:auto_generated.q_b[24]
q_b[25] <= altsyncram_dml1:auto_generated.q_b[25]
q_b[26] <= altsyncram_dml1:auto_generated.q_b[26]
q_b[27] <= altsyncram_dml1:auto_generated.q_b[27]
q_b[28] <= altsyncram_dml1:auto_generated.q_b[28]
q_b[29] <= altsyncram_dml1:auto_generated.q_b[29]
q_b[30] <= altsyncram_dml1:auto_generated.q_b[30]
q_b[31] <= altsyncram_dml1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_dml1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL
reset => reg_rd_ack_reg1.ACLR
reset => reg_rd_ack.ACLR
reset => reg_rd_req.ACLR
reset => rd_timout_done.ACLR
reset => rd_timout[0].ACLR
reset => rd_timout[1].ACLR
reset => rd_timout[2].ACLR
reset => rd_timout[3].ACLR
reset => rd_timout[4].ACLR
reset => rd_timout[5].ACLR
reset => rd_timout[6].ACLR
reset => rd_timout[7].ACLR
reset => state~3.DATAIN
reset => _.IN1
reset_phy_clk => phy_rd_ack0.ACLR
reset_phy_clk => _.IN1
clk => clk.IN1
phy_clk => phy_clk.IN1
cs => always1.IN0
cs => always1.IN0
rd => always1.IN1
rd => reg_rd.DATAB
rd => always1.IN1
wr => always1.IN1
wr => reg_wr.DATAB
wr => always1.IN1
sel[0] => LessThan0.IN16
sel[0] => LessThan1.IN16
sel[0] => LessThan2.IN16
sel[0] => LessThan3.IN16
sel[0] => reg_sel[0].DATAIN
sel[1] => LessThan0.IN15
sel[1] => LessThan1.IN15
sel[1] => LessThan2.IN15
sel[1] => LessThan3.IN15
sel[1] => reg_sel[1].DATAIN
sel[2] => LessThan0.IN14
sel[2] => LessThan1.IN14
sel[2] => LessThan2.IN14
sel[2] => LessThan3.IN14
sel[2] => reg_sel[2].DATAIN
sel[3] => LessThan0.IN13
sel[3] => LessThan1.IN13
sel[3] => LessThan2.IN13
sel[3] => LessThan3.IN13
sel[3] => reg_sel[3].DATAIN
sel[4] => LessThan0.IN12
sel[4] => LessThan1.IN12
sel[4] => LessThan2.IN12
sel[4] => LessThan3.IN12
sel[4] => reg_sel[4].DATAIN
sel[5] => LessThan0.IN11
sel[5] => LessThan1.IN11
sel[5] => LessThan2.IN11
sel[5] => LessThan3.IN11
sel[5] => reg_sel[5].DATAIN
sel[6] => LessThan0.IN10
sel[6] => LessThan1.IN10
sel[6] => LessThan2.IN10
sel[6] => LessThan3.IN10
sel[6] => reg_sel[6].DATAIN
sel[7] => LessThan0.IN9
sel[7] => LessThan1.IN9
sel[7] => LessThan2.IN9
sel[7] => LessThan3.IN9
sel[7] => reg_sel[7].DATAIN
data_in[0] => reg_data_out[0].DATAIN
data_in[1] => reg_data_out[1].DATAIN
data_in[2] => reg_data_out[2].DATAIN
data_in[3] => reg_data_out[3].DATAIN
data_in[4] => reg_data_out[4].DATAIN
data_in[5] => reg_data_out[5].DATAIN
data_in[6] => reg_data_out[6].DATAIN
data_in[7] => reg_data_out[7].DATAIN
data_in[8] => reg_data_out[8].DATAIN
data_in[9] => reg_data_out[9].DATAIN
data_in[10] => reg_data_out[10].DATAIN
data_in[11] => reg_data_out[11].DATAIN
data_in[12] => reg_data_out[12].DATAIN
data_in[13] => reg_data_out[13].DATAIN
data_in[14] => reg_data_out[14].DATAIN
data_in[15] => reg_data_out[15].DATAIN
data_in[16] => reg_data_out[16].DATAIN
data_in[17] => reg_data_out[17].DATAIN
data_in[18] => reg_data_out[18].DATAIN
data_in[19] => reg_data_out[19].DATAIN
data_in[20] => reg_data_out[20].DATAIN
data_in[21] => reg_data_out[21].DATAIN
data_in[22] => reg_data_out[22].DATAIN
data_in[23] => reg_data_out[23].DATAIN
data_in[24] => reg_data_out[24].DATAIN
data_in[25] => reg_data_out[25].DATAIN
data_in[26] => reg_data_out[26].DATAIN
data_in[27] => reg_data_out[27].DATAIN
data_in[28] => reg_data_out[28].DATAIN
data_in[29] => reg_data_out[29].DATAIN
data_in[30] => reg_data_out[30].DATAIN
data_in[31] => reg_data_out[31].DATAIN
data_out[0] <= reg_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= reg_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= reg_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= reg_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= reg_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= reg_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= reg_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= reg_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= reg_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= reg_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= reg_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= reg_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= reg_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= reg_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= reg_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= reg_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= reg_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= reg_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= reg_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= reg_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= reg_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= reg_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= reg_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= reg_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
reg_timout <= rd_timout_done.DB_MAX_OUTPUT_PORT_TYPE
reg_rd <= reg_rd.DB_MAX_OUTPUT_PORT_TYPE
reg_wr <= reg_wr.DB_MAX_OUTPUT_PORT_TYPE
reg_sel[0] <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[1] <= sel[1].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[2] <= sel[2].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[3] <= sel[3].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[4] <= sel[4].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[5] <= sel[5].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[6] <= sel[6].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[7] <= sel[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_in[0] => data_out[0].DATAIN
reg_data_in[1] => data_out[1].DATAIN
reg_data_in[2] => data_out[2].DATAIN
reg_data_in[3] => data_out[3].DATAIN
reg_data_in[4] => data_out[4].DATAIN
reg_data_in[5] => data_out[5].DATAIN
reg_data_in[6] => data_out[6].DATAIN
reg_data_in[7] => data_out[7].DATAIN
reg_data_in[8] => data_out[8].DATAIN
reg_data_in[9] => data_out[9].DATAIN
reg_data_in[10] => data_out[10].DATAIN
reg_data_in[11] => data_out[11].DATAIN
reg_data_in[12] => data_out[12].DATAIN
reg_data_in[13] => data_out[13].DATAIN
reg_data_in[14] => data_out[14].DATAIN
reg_data_in[15] => data_out[15].DATAIN
reg_data_in[16] => data_out[16].DATAIN
reg_data_in[17] => data_out[17].DATAIN
reg_data_in[18] => data_out[18].DATAIN
reg_data_in[19] => data_out[19].DATAIN
reg_data_in[20] => data_out[20].DATAIN
reg_data_in[21] => data_out[21].DATAIN
reg_data_in[22] => data_out[22].DATAIN
reg_data_in[23] => data_out[23].DATAIN
reg_data_in[24] => data_out[24].DATAIN
reg_data_in[25] => data_out[25].DATAIN
reg_data_in[26] => data_out[26].DATAIN
reg_data_in[27] => data_out[27].DATAIN
reg_data_in[28] => data_out[28].DATAIN
reg_data_in[29] => data_out[29].DATAIN
reg_data_in[30] => data_out[30].DATAIN
reg_data_in[31] => data_out[31].DATAIN
reg_data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
disable_rd_timeout => always4.IN1
mdio_busy => Selector1.IN3
mdio_busy => Selector2.IN3
mdio_busy => Selector3.IN4
mdio_busy => Selector5.IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO
reset => reset.IN3
reg_clk => reg_clk.IN3
mdc <= altera_tse_mdio_clk_gen:U_CLKGEN.mdio_clk
mdio_in => mdio_in.IN1
mdio_out <= mdio_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_oen <= mdio_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_in[0] => host_data_in[0].IN1
host_data_in[1] => host_data_in[1].IN1
host_data_in[2] => host_data_in[2].IN1
host_data_in[3] => host_data_in[3].IN1
host_data_in[4] => host_data_in[4].IN1
host_data_in[5] => host_data_in[5].IN1
host_data_in[6] => host_data_in[6].IN1
host_data_in[7] => host_data_in[7].IN1
host_data_in[8] => host_data_in[8].IN1
host_data_in[9] => host_data_in[9].IN1
host_data_in[10] => host_data_in[10].IN1
host_data_in[11] => host_data_in[11].IN1
host_data_in[12] => host_data_in[12].IN1
host_data_in[13] => host_data_in[13].IN1
host_data_in[14] => host_data_in[14].IN1
host_data_in[15] => host_data_in[15].IN1
host_data_out[0] <= host_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[1] <= host_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[2] <= host_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[3] <= host_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[4] <= host_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[5] <= host_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[6] <= host_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[7] <= host_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[8] <= host_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[9] <= host_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[10] <= host_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[11] <= host_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[12] <= host_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[13] <= host_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[14] <= host_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[15] <= host_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_addr[0] => host_addr[0].IN1
host_addr[1] => host_addr[1].IN1
host_addr[2] => host_addr[2].IN1
host_addr[3] => host_addr[3].IN1
host_addr[4] => host_addr[4].IN1
host_dev_addr[0] => host_dev_addr[0].IN1
host_dev_addr[1] => host_dev_addr[1].IN1
host_dev_addr[2] => host_dev_addr[2].IN1
host_dev_addr[3] => host_dev_addr[3].IN1
host_dev_addr[4] => host_dev_addr[4].IN1
host_cs => host_cs.IN1
host_rd => host_rd.IN1
host_wr => host_wr.IN1
host_busy <= altera_tse_mdio_cntl:U_CNTL.host_busy


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN
reset => clk_ena~reg0.ACLR
reset => mdio_clk~reg0.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reg_clk => clk_ena~reg0.CLK
reg_clk => mdio_clk~reg0.CLK
reg_clk => cnt[0].CLK
reg_clk => cnt[1].CLK
reg_clk => cnt[2].CLK
reg_clk => cnt[3].CLK
reg_clk => cnt[4].CLK
reg_clk => cnt[5].CLK
reg_clk => cnt[6].CLK
reg_clk => cnt[7].CLK
clk_ena <= clk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_clk <= mdio_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL
reset => host_busy_int.PRESET
reset => mdio_data_out[0]~reg0.ACLR
reset => mdio_data_out[1]~reg0.ACLR
reset => mdio_data_out[2]~reg0.ACLR
reset => mdio_data_out[3]~reg0.ACLR
reset => mdio_data_out[4]~reg0.ACLR
reset => mdio_data_out[5]~reg0.ACLR
reset => mdio_data_out[6]~reg0.ACLR
reset => mdio_data_out[7]~reg0.ACLR
reset => mdio_data_out[8]~reg0.ACLR
reset => mdio_data_out[9]~reg0.ACLR
reset => mdio_data_out[10]~reg0.ACLR
reset => mdio_data_out[11]~reg0.ACLR
reset => mdio_data_out[12]~reg0.ACLR
reset => mdio_data_out[13]~reg0.ACLR
reset => mdio_data_out[14]~reg0.ACLR
reset => mdio_data_out[15]~reg0.ACLR
reset => mdio_wr~reg0.ACLR
reset => mdio_sel[0]~reg0.ACLR
reset => mdio_sel[1]~reg0.ACLR
reset => mdio_csn~reg0.PRESET
reset => state~17.DATAIN
reg_clk => host_busy_int.CLK
reg_clk => mdio_data_out[0]~reg0.CLK
reg_clk => mdio_data_out[1]~reg0.CLK
reg_clk => mdio_data_out[2]~reg0.CLK
reg_clk => mdio_data_out[3]~reg0.CLK
reg_clk => mdio_data_out[4]~reg0.CLK
reg_clk => mdio_data_out[5]~reg0.CLK
reg_clk => mdio_data_out[6]~reg0.CLK
reg_clk => mdio_data_out[7]~reg0.CLK
reg_clk => mdio_data_out[8]~reg0.CLK
reg_clk => mdio_data_out[9]~reg0.CLK
reg_clk => mdio_data_out[10]~reg0.CLK
reg_clk => mdio_data_out[11]~reg0.CLK
reg_clk => mdio_data_out[12]~reg0.CLK
reg_clk => mdio_data_out[13]~reg0.CLK
reg_clk => mdio_data_out[14]~reg0.CLK
reg_clk => mdio_data_out[15]~reg0.CLK
reg_clk => mdio_wr~reg0.CLK
reg_clk => mdio_sel[0]~reg0.CLK
reg_clk => mdio_sel[1]~reg0.CLK
reg_clk => mdio_csn~reg0.CLK
reg_clk => state~15.DATAIN
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => host_busy_int.ENA
mdio_data_out[0] <= mdio_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[1] <= mdio_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[2] <= mdio_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[3] <= mdio_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[4] <= mdio_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[5] <= mdio_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[6] <= mdio_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[7] <= mdio_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[8] <= mdio_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[9] <= mdio_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[10] <= mdio_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[11] <= mdio_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[12] <= mdio_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[13] <= mdio_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[14] <= mdio_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[15] <= mdio_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_csn <= mdio_csn~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_sel[0] <= mdio_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_sel[1] <= mdio_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_wr <= mdio_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_busy => Selector2.IN3
mdio_busy => Selector1.IN3
mdio_busy => nextstate.STM_TYP_HOST_RD_REG.DATAB
mdio_busy => nextstate.STM_TYP_HOST_WR_END.DATAB
host_data_in[0] => mdio_data_out.DATAB
host_data_in[1] => mdio_data_out.DATAB
host_data_in[2] => mdio_data_out.DATAB
host_data_in[3] => mdio_data_out.DATAB
host_data_in[4] => mdio_data_out.DATAB
host_data_in[5] => mdio_data_out.DATAB
host_data_in[6] => mdio_data_out.DATAB
host_data_in[7] => mdio_data_out.DATAB
host_data_in[8] => mdio_data_out.DATAB
host_data_in[9] => mdio_data_out.DATAB
host_data_in[10] => mdio_data_out.DATAB
host_data_in[11] => mdio_data_out.DATAB
host_data_in[12] => mdio_data_out.DATAB
host_data_in[13] => mdio_data_out.DATAB
host_data_in[14] => mdio_data_out.DATAB
host_data_in[15] => mdio_data_out.DATAB
host_addr[0] => mdio_data_out.DATAB
host_addr[0] => mdio_data_out.DATAB
host_addr[1] => mdio_data_out.DATAB
host_addr[1] => mdio_data_out.DATAB
host_addr[2] => mdio_data_out.DATAB
host_addr[2] => mdio_data_out.DATAB
host_addr[3] => mdio_data_out.DATAB
host_addr[3] => mdio_data_out.DATAB
host_addr[4] => mdio_data_out.DATAB
host_addr[4] => mdio_data_out.DATAB
host_dev_addr[0] => mdio_data_out.DATAB
host_dev_addr[0] => mdio_data_out.DATAB
host_dev_addr[1] => mdio_data_out.DATAB
host_dev_addr[1] => mdio_data_out.DATAB
host_dev_addr[2] => mdio_data_out.DATAB
host_dev_addr[2] => mdio_data_out.DATAB
host_dev_addr[3] => mdio_data_out.DATAB
host_dev_addr[3] => mdio_data_out.DATAB
host_dev_addr[4] => mdio_data_out.DATAB
host_dev_addr[4] => mdio_data_out.DATAB
host_cs => always1.IN0
host_cs => always1.IN0
host_rd => always1.IN1
host_wr => always1.IN1
host_busy <= host_busy_int.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO
reset => read_error.ACLR
reset => mux_out.PRESET
reset => cd_oe.PRESET
reset => mdio_run[0].ACLR
reset => mdio_run[1].ACLR
reset => mdio_run[2].ACLR
reset => mdio_run[3].ACLR
reset => mdio_run[4].ACLR
reset => mdio_run[5].ACLR
reset => mdio_run[6].ACLR
reset => mdio_run[7].ACLR
reset => mdio_run[8].ACLR
reset => mdio_run[9].ACLR
reset => mdio_run[10].ACLR
reset => mdio_run[11].ACLR
reset => mdio_run[12].ACLR
reset => mdio_run[13].ACLR
reset => mdio_run[14].ACLR
reset => mdio_run[15].ACLR
reset => mdio_run[16].ACLR
reset => mdio_run[17].ACLR
reset => mdio_run[18].ACLR
reset => mdio_run[19].ACLR
reset => mdio_wait.PRESET
reset => cnt_32[0].ACLR
reset => cnt_32[1].ACLR
reset => cnt_32[2].ACLR
reset => cnt_32[3].ACLR
reset => cnt_32[4].ACLR
reset => run_write.ACLR
reset => run_read.ACLR
reset => reg_data_rd[0].ACLR
reset => reg_data_rd[1].ACLR
reset => reg_data_rd[2].ACLR
reset => reg_data_rd[3].ACLR
reset => reg_data_rd[4].ACLR
reset => reg_data_rd[5].ACLR
reset => reg_data_rd[6].ACLR
reset => reg_data_rd[7].ACLR
reset => reg_data_rd[8].ACLR
reset => reg_data_rd[9].ACLR
reset => reg_data_rd[10].ACLR
reset => reg_data_rd[11].ACLR
reset => reg_data_rd[12].ACLR
reset => reg_data_rd[13].ACLR
reset => reg_data_rd[14].ACLR
reset => reg_data_rd[15].ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
reset => reg_data[8].ACLR
reset => reg_data[9].ACLR
reset => reg_data[10].ACLR
reset => reg_data[11].ACLR
reset => reg_data[12].ACLR
reset => reg_data[13].ACLR
reset => reg_data[14].ACLR
reset => reg_data[15].ACLR
reset => reg_phy_reg_add[0].ACLR
reset => reg_phy_reg_add[1].ACLR
reset => reg_phy_reg_add[2].ACLR
reset => reg_phy_reg_add[3].ACLR
reset => reg_phy_reg_add[4].ACLR
reset => reg_phy_reg_add[5].PRESET
reset => reg_phy_reg_add[6].ACLR
reset => reg_phy_reg_add[7].ACLR
reset => reg_phy_reg_add[8].ACLR
reset => reg_phy_reg_add[9].ACLR
mdc => read_error.CLK
mdc => mux_out.CLK
mdc => cd_oe.CLK
mdc => mdio_run[0].CLK
mdc => mdio_run[1].CLK
mdc => mdio_run[2].CLK
mdc => mdio_run[3].CLK
mdc => mdio_run[4].CLK
mdc => mdio_run[5].CLK
mdc => mdio_run[6].CLK
mdc => mdio_run[7].CLK
mdc => mdio_run[8].CLK
mdc => mdio_run[9].CLK
mdc => mdio_run[10].CLK
mdc => mdio_run[11].CLK
mdc => mdio_run[12].CLK
mdc => mdio_run[13].CLK
mdc => mdio_run[14].CLK
mdc => mdio_run[15].CLK
mdc => mdio_run[16].CLK
mdc => mdio_run[17].CLK
mdc => mdio_run[18].CLK
mdc => mdio_run[19].CLK
mdc => mdio_wait.CLK
mdc => cnt_32[0].CLK
mdc => cnt_32[1].CLK
mdc => cnt_32[2].CLK
mdc => cnt_32[3].CLK
mdc => cnt_32[4].CLK
mdc => run_write.CLK
mdc => run_read.CLK
mdc => reg_data_rd[0].CLK
mdc => reg_data_rd[1].CLK
mdc => reg_data_rd[2].CLK
mdc => reg_data_rd[3].CLK
mdc => reg_data_rd[4].CLK
mdc => reg_data_rd[5].CLK
mdc => reg_data_rd[6].CLK
mdc => reg_data_rd[7].CLK
mdc => reg_data_rd[8].CLK
mdc => reg_data_rd[9].CLK
mdc => reg_data_rd[10].CLK
mdc => reg_data_rd[11].CLK
mdc => reg_data_rd[12].CLK
mdc => reg_data_rd[13].CLK
mdc => reg_data_rd[14].CLK
mdc => reg_data_rd[15].CLK
mdc => reg_data[0].CLK
mdc => reg_data[1].CLK
mdc => reg_data[2].CLK
mdc => reg_data[3].CLK
mdc => reg_data[4].CLK
mdc => reg_data[5].CLK
mdc => reg_data[6].CLK
mdc => reg_data[7].CLK
mdc => reg_data[8].CLK
mdc => reg_data[9].CLK
mdc => reg_data[10].CLK
mdc => reg_data[11].CLK
mdc => reg_data[12].CLK
mdc => reg_data[13].CLK
mdc => reg_data[14].CLK
mdc => reg_data[15].CLK
mdc => reg_phy_reg_add[0].CLK
mdc => reg_phy_reg_add[1].CLK
mdc => reg_phy_reg_add[2].CLK
mdc => reg_phy_reg_add[3].CLK
mdc => reg_phy_reg_add[4].CLK
mdc => reg_phy_reg_add[5].CLK
mdc => reg_phy_reg_add[6].CLK
mdc => reg_phy_reg_add[7].CLK
mdc => reg_phy_reg_add[8].CLK
mdc => reg_phy_reg_add[9].CLK
mdc_ena => reg_phy_reg_add[9].ENA
mdc_ena => reg_phy_reg_add[8].ENA
mdc_ena => reg_phy_reg_add[7].ENA
mdc_ena => reg_phy_reg_add[6].ENA
mdc_ena => reg_phy_reg_add[5].ENA
mdc_ena => reg_phy_reg_add[4].ENA
mdc_ena => reg_phy_reg_add[3].ENA
mdc_ena => reg_phy_reg_add[2].ENA
mdc_ena => reg_phy_reg_add[1].ENA
mdc_ena => reg_phy_reg_add[0].ENA
mdc_ena => reg_data[15].ENA
mdc_ena => reg_data[14].ENA
mdc_ena => reg_data[13].ENA
mdc_ena => reg_data[12].ENA
mdc_ena => reg_data[11].ENA
mdc_ena => reg_data[10].ENA
mdc_ena => reg_data[9].ENA
mdc_ena => reg_data[8].ENA
mdc_ena => reg_data[7].ENA
mdc_ena => reg_data[6].ENA
mdc_ena => reg_data[5].ENA
mdc_ena => reg_data[4].ENA
mdc_ena => reg_data[3].ENA
mdc_ena => reg_data[2].ENA
mdc_ena => reg_data[1].ENA
mdc_ena => reg_data[0].ENA
mdc_ena => reg_data_rd[15].ENA
mdc_ena => reg_data_rd[14].ENA
mdc_ena => reg_data_rd[13].ENA
mdc_ena => reg_data_rd[12].ENA
mdc_ena => reg_data_rd[11].ENA
mdc_ena => reg_data_rd[10].ENA
mdc_ena => reg_data_rd[9].ENA
mdc_ena => reg_data_rd[8].ENA
mdc_ena => reg_data_rd[7].ENA
mdc_ena => reg_data_rd[6].ENA
mdc_ena => reg_data_rd[5].ENA
mdc_ena => reg_data_rd[4].ENA
mdc_ena => reg_data_rd[3].ENA
mdc_ena => reg_data_rd[2].ENA
mdc_ena => reg_data_rd[1].ENA
mdc_ena => reg_data_rd[0].ENA
mdc_ena => run_read.ENA
mdc_ena => run_write.ENA
mdc_ena => cnt_32[4].ENA
mdc_ena => cnt_32[3].ENA
mdc_ena => cnt_32[2].ENA
mdc_ena => cnt_32[1].ENA
mdc_ena => cnt_32[0].ENA
mdc_ena => mdio_wait.ENA
mdc_ena => mdio_run[19].ENA
mdc_ena => mdio_run[18].ENA
mdc_ena => mdio_run[17].ENA
mdc_ena => mdio_run[16].ENA
mdc_ena => mdio_run[15].ENA
mdc_ena => mdio_run[14].ENA
mdc_ena => mdio_run[13].ENA
mdc_ena => mdio_run[12].ENA
mdc_ena => mdio_run[11].ENA
mdc_ena => mdio_run[10].ENA
mdc_ena => mdio_run[9].ENA
mdc_ena => mdio_run[8].ENA
mdc_ena => mdio_run[7].ENA
mdc_ena => mdio_run[6].ENA
mdc_ena => mdio_run[5].ENA
mdc_ena => mdio_run[4].ENA
mdc_ena => mdio_run[3].ENA
mdc_ena => mdio_run[2].ENA
mdc_ena => mdio_run[1].ENA
mdc_ena => mdio_run[0].ENA
mdc_ena => cd_oe.ENA
mdc_ena => mux_out.ENA
mdc_ena => read_error.ENA
mdio_in => reg_data_rd.DATAB
mdio_out <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mdio_oen <= cd_oe.DB_MAX_OUTPUT_PORT_TYPE
reg_data_in[0] => reg_phy_reg_add.DATAB
reg_data_in[0] => reg_data.DATAB
reg_data_in[1] => reg_phy_reg_add.DATAB
reg_data_in[1] => reg_data.DATAB
reg_data_in[2] => reg_phy_reg_add.DATAB
reg_data_in[2] => reg_data.DATAB
reg_data_in[3] => reg_phy_reg_add.DATAB
reg_data_in[3] => reg_data.DATAB
reg_data_in[4] => reg_phy_reg_add.DATAB
reg_data_in[4] => reg_data.DATAB
reg_data_in[5] => reg_phy_reg_add.DATAB
reg_data_in[5] => reg_data.DATAB
reg_data_in[6] => reg_phy_reg_add.DATAB
reg_data_in[6] => reg_data.DATAB
reg_data_in[7] => reg_phy_reg_add.DATAB
reg_data_in[7] => reg_data.DATAB
reg_data_in[8] => reg_phy_reg_add.DATAB
reg_data_in[8] => reg_data.DATAB
reg_data_in[9] => reg_phy_reg_add.DATAB
reg_data_in[9] => reg_data.DATAB
reg_data_in[10] => reg_data.DATAB
reg_data_in[11] => reg_data.DATAB
reg_data_in[12] => reg_data.DATAB
reg_data_in[13] => reg_data.DATAB
reg_data_in[14] => reg_data.DATAB
reg_data_in[15] => reg_data.DATAB
reg_data_in[15] => always0.IN1
reg_data_out[0] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_csn => always0.IN0
reg_wr => always0.IN1
reg_sel[0] => always0.IN1
reg_sel[0] => reg_data_out.IN0
reg_sel[0] => always0.IN1
reg_sel[1] => always0.IN1
reg_sel[1] => reg_data_out.IN1
reg_sel[1] => always0.IN1
busy <= mdio_wait.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
speed => speed.IN1
gm_tx_d[0] => rgmii_out_4_wire.DATAB
gm_tx_d[1] => rgmii_out_4_wire.DATAB
gm_tx_d[2] => rgmii_out_4_wire.DATAB
gm_tx_d[3] => rgmii_out_4_wire.DATAB
gm_tx_d[4] => rgmii_out_4_wire.DATAB
gm_tx_d[5] => rgmii_out_4_wire.DATAB
gm_tx_d[6] => rgmii_out_4_wire.DATAB
gm_tx_d[7] => rgmii_out_4_wire.DATAB
m_tx_d[0] => rgmii_out_4_wire.DATAA
m_tx_d[0] => rgmii_out_4_wire.DATAA
m_tx_d[1] => rgmii_out_4_wire.DATAA
m_tx_d[1] => rgmii_out_4_wire.DATAA
m_tx_d[2] => rgmii_out_4_wire.DATAA
m_tx_d[2] => rgmii_out_4_wire.DATAA
m_tx_d[3] => rgmii_out_4_wire.DATAA
m_tx_d[3] => rgmii_out_4_wire.DATAA
gm_tx_en => rgmii_out_1_wire_inp2.IN0
gm_tx_en => rgmii_out_1_wire_inp1.DATAB
m_tx_en => rgmii_out_1_wire_inp2.IN0
m_tx_en => rgmii_out_1_wire_inp1.DATAA
m_tx_en => m_tx_en_reg1.DATAIN
gm_tx_err => rgmii_out_1_wire_inp2.IN1
m_tx_err => rgmii_out_1_wire_inp2.IN1
reset_rx_clk => rx_dv.ACLR
reset_rx_clk => rx_err.ACLR
reset_rx_clk => rgmii_in_4_reg[0].ACLR
reset_rx_clk => rgmii_in_4_reg[1].ACLR
reset_rx_clk => rgmii_in_4_reg[2].ACLR
reset_rx_clk => rgmii_in_4_reg[3].ACLR
reset_rx_clk => rgmii_in_4_reg[4].ACLR
reset_rx_clk => rgmii_in_4_reg[5].ACLR
reset_rx_clk => rgmii_in_4_reg[6].ACLR
reset_rx_clk => rgmii_in_4_reg[7].ACLR
reset_rx_clk => rgmii_in_1_temp_reg[1].ACLR
reset_rx_clk => rgmii_in_4_temp_reg[4].ACLR
reset_rx_clk => rgmii_in_4_temp_reg[5].ACLR
reset_rx_clk => rgmii_in_4_temp_reg[6].ACLR
reset_rx_clk => rgmii_in_4_temp_reg[7].ACLR
reset_tx_clk => reset_tx_clk.IN2
rx_clk => rx_clk.IN2
rx_control => rx_control.IN1
tx_clk => tx_clk.IN4
rgmii_out[0] <= altera_tse_rgmii_out4:the_rgmii_out4.dataout
rgmii_out[1] <= altera_tse_rgmii_out4:the_rgmii_out4.dataout
rgmii_out[2] <= altera_tse_rgmii_out4:the_rgmii_out4.dataout
rgmii_out[3] <= altera_tse_rgmii_out4:the_rgmii_out4.dataout
gm_rx_d[0] <= rgmii_in_4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[1] <= rgmii_in_4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[2] <= rgmii_in_4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[3] <= rgmii_in_4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[4] <= rgmii_in_4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[5] <= rgmii_in_4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[6] <= rgmii_in_4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[7] <= rgmii_in_4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[0] <= rgmii_in_4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[1] <= rgmii_in_4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[2] <= rgmii_in_4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[3] <= rgmii_in_4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_dv <= rx_dv.DB_MAX_OUTPUT_PORT_TYPE
m_rx_en <= rx_dv.DB_MAX_OUTPUT_PORT_TYPE
gm_rx_err <= gm_rx_err.DB_MAX_OUTPUT_PORT_TYPE
m_rx_err <= m_rx_err.DB_MAX_OUTPUT_PORT_TYPE
m_rx_col <= altera_eth_tse_std_synchronizer:U_SYNC_1.dout
m_rx_crs <= always2.DB_MAX_OUTPUT_PORT_TYPE
tx_control <= altera_tse_rgmii_out1:the_rgmii_out1.dataout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4
aclr => aclr.IN1
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
inclock => inclock.IN1
dataout_h[0] <= altddio_in:altddio_in_component.dataout_h
dataout_h[1] <= altddio_in:altddio_in_component.dataout_h
dataout_h[2] <= altddio_in:altddio_in_component.dataout_h
dataout_h[3] <= altddio_in:altddio_in_component.dataout_h
dataout_l[0] <= altddio_in:altddio_in_component.dataout_l
dataout_l[1] <= altddio_in:altddio_in_component.dataout_l
dataout_l[2] <= altddio_in:altddio_in_component.dataout_l
dataout_l[3] <= altddio_in:altddio_in_component.dataout_l


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component
datain[0] => ddio_in_q2e:auto_generated.datain[0]
datain[1] => ddio_in_q2e:auto_generated.datain[1]
datain[2] => ddio_in_q2e:auto_generated.datain[2]
datain[3] => ddio_in_q2e:auto_generated.datain[3]
inclock => ddio_in_q2e:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_q2e:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_q2e:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_q2e:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_q2e:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_q2e:auto_generated.dataout_h[3]
dataout_l[0] <= ddio_in_q2e:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_q2e:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_q2e:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_q2e:auto_generated.dataout_l[3]


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated
aclr => input_cell_h[3].IN0
aclr => input_cell_l[3].IN0
aclr => input_latch_l[3].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
datain[1] => input_cell_h[1].DATAIN
datain[1] => input_cell_l[1].DATAIN
datain[2] => input_cell_h[2].DATAIN
datain[2] => input_cell_l[2].DATAIN
datain[3] => input_cell_h[3].DATAIN
datain[3] => input_cell_l[3].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[3].IN0
inclock => input_cell_h[3].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[0].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[0].CLK


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1
aclr => aclr.IN1
datain => sub_wire5.IN1
inclock => inclock.IN1
dataout_h <= altddio_in:altddio_in_component.dataout_h
dataout_l <= altddio_in:altddio_in_component.dataout_l


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component
datain[0] => ddio_in_n2e:auto_generated.datain[0]
inclock => ddio_in_n2e:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_n2e:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_n2e:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_n2e:auto_generated.dataout_l[0]


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4
aclr => aclr.IN1
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:altddio_out_component.dataout
dataout[1] <= altddio_out:altddio_out_component.dataout
dataout[2] <= altddio_out:altddio_out_component.dataout
dataout[3] <= altddio_out:altddio_out_component.dataout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component
datain_h[0] => ddio_out_qnb:auto_generated.datain_h[0]
datain_h[1] => ddio_out_qnb:auto_generated.datain_h[1]
datain_h[2] => ddio_out_qnb:auto_generated.datain_h[2]
datain_h[3] => ddio_out_qnb:auto_generated.datain_h[3]
datain_l[0] => ddio_out_qnb:auto_generated.datain_l[0]
datain_l[1] => ddio_out_qnb:auto_generated.datain_l[1]
datain_l[2] => ddio_out_qnb:auto_generated.datain_l[2]
datain_l[3] => ddio_out_qnb:auto_generated.datain_l[3]
outclock => ddio_out_qnb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_qnb:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_qnb:auto_generated.dataout[0]
dataout[1] <> ddio_out_qnb:auto_generated.dataout[1]
dataout[2] <> ddio_out_qnb:auto_generated.dataout[2]
dataout[3] <> ddio_out_qnb:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_qnb:auto_generated
aclr => ddio_outa[3].ARESET
aclr => ddio_outa[2].ARESET
aclr => ddio_outa[1].ARESET
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1
aclr => aclr.IN1
datain_h => sub_wire3.IN1
datain_l => sub_wire5.IN1
outclock => outclock.IN1
dataout <= altddio_out:altddio_out_component.dataout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component
datain_h[0] => ddio_out_nnb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nnb:auto_generated.datain_l[0]
outclock => ddio_out_nnb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_nnb:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nnb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_nnb:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP
reset_rx_clk => reset_rx_clk.IN4
reset_tx_clk => reset_tx_clk.IN4
reset_ff_rx_clk => reset_ff_rx_clk.IN1
reset_ff_tx_clk => reset_ff_tx_clk.IN1
rx_clk => rx_clk.IN5
tx_clk => tx_clk.IN4
rx_clkena => rx_clkena.IN2
tx_clkena => tx_clkena.IN2
reg_clk => reg_clk.IN1
gm_rx_d[0] => gm_rx_d[0].IN1
gm_rx_d[1] => gm_rx_d[1].IN1
gm_rx_d[2] => gm_rx_d[2].IN1
gm_rx_d[3] => gm_rx_d[3].IN1
gm_rx_d[4] => gm_rx_d[4].IN1
gm_rx_d[5] => gm_rx_d[5].IN1
gm_rx_d[6] => gm_rx_d[6].IN1
gm_rx_d[7] => gm_rx_d[7].IN1
gm_rx_dv => gm_rx_dv.IN1
gm_rx_err => gm_rx_err.IN1
gm_tx_d[0] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[1] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[2] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[3] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[4] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[5] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[6] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[7] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_en <= altera_tse_gmii_io:U_GMIF.gm_tx_en
gm_tx_err <= altera_tse_gmii_io:U_GMIF.gm_tx_err
m_rx_crs => m_rx_crs.IN1
m_rx_col => m_rx_col.IN1
m_rx_d[0] => m_rx_d[0].IN1
m_rx_d[1] => m_rx_d[1].IN1
m_rx_d[2] => m_rx_d[2].IN1
m_rx_d[3] => m_rx_d[3].IN1
m_rx_en => m_rx_en.IN1
m_rx_err => m_rx_err.IN1
m_tx_d[0] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[1] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[2] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[3] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_en <= altera_tse_mii_tx_if:U_MTX.mii_txdv
m_tx_err <= altera_tse_mii_tx_if:U_MTX.mii_txerr
rx_sav_section[0] => rx_sav_section[0].IN1
rx_sav_section[1] => rx_sav_section[1].IN1
rx_sav_section[2] => rx_sav_section[2].IN1
rx_sav_section[3] => rx_sav_section[3].IN1
rx_sav_section[4] => rx_sav_section[4].IN1
rx_sav_section[5] => rx_sav_section[5].IN1
rx_sav_section[6] => rx_sav_section[6].IN1
rx_sav_section[7] => rx_sav_section[7].IN1
rx_sav_section[8] => rx_sav_section[8].IN1
rx_sav_section[9] => rx_sav_section[9].IN1
rx_sav_section[10] => rx_sav_section[10].IN1
rx_septy_section[0] => rx_septy_section[0].IN1
rx_septy_section[1] => rx_septy_section[1].IN1
rx_septy_section[2] => rx_septy_section[2].IN1
rx_septy_section[3] => rx_septy_section[3].IN1
rx_septy_section[4] => rx_septy_section[4].IN1
rx_septy_section[5] => rx_septy_section[5].IN1
rx_septy_section[6] => rx_septy_section[6].IN1
rx_septy_section[7] => rx_septy_section[7].IN1
rx_septy_section[8] => rx_septy_section[8].IN1
rx_septy_section[9] => rx_septy_section[9].IN1
rx_septy_section[10] => rx_septy_section[10].IN1
rx_af_level[0] => rx_af_level[0].IN1
rx_af_level[1] => rx_af_level[1].IN1
rx_af_level[2] => rx_af_level[2].IN1
rx_af_level[3] => rx_af_level[3].IN1
rx_af_level[4] => rx_af_level[4].IN1
rx_af_level[5] => rx_af_level[5].IN1
rx_af_level[6] => rx_af_level[6].IN1
rx_af_level[7] => rx_af_level[7].IN1
rx_af_level[8] => rx_af_level[8].IN1
rx_af_level[9] => rx_af_level[9].IN1
rx_af_level[10] => rx_af_level[10].IN1
rx_ae_level[0] => rx_ae_level[0].IN1
rx_ae_level[1] => rx_ae_level[1].IN1
rx_ae_level[2] => rx_ae_level[2].IN1
rx_ae_level[3] => rx_ae_level[3].IN1
rx_ae_level[4] => rx_ae_level[4].IN1
rx_ae_level[5] => rx_ae_level[5].IN1
rx_ae_level[6] => rx_ae_level[6].IN1
rx_ae_level[7] => rx_ae_level[7].IN1
rx_ae_level[8] => rx_ae_level[8].IN1
rx_ae_level[9] => rx_ae_level[9].IN1
rx_ae_level[10] => rx_ae_level[10].IN1
rx_a_full <= altera_tse_top_w_fifo:U_MAC.rx_a_full
rx_a_empty <= altera_tse_top_w_fifo:U_MAC.rx_a_empty
ff_rx_clk => ff_rx_clk.IN1
ff_rx_data[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[2] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[3] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[4] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[5] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[6] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[7] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[8] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[9] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[10] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[11] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[12] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[13] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[14] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[15] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[16] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[17] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[18] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[19] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[20] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[21] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[22] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[23] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[24] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[25] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[26] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[27] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[28] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[29] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[30] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[31] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_mod[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_mod
ff_rx_mod[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_mod
ff_rx_sop <= altera_tse_top_w_fifo:U_MAC.ff_rx_sop
ff_rx_eop <= altera_tse_top_w_fifo:U_MAC.ff_rx_eop
ff_rx_err <= altera_tse_top_w_fifo:U_MAC.ff_rx_err
ff_rx_err_stat[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[2] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[3] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[4] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[5] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[6] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[7] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[8] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[9] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[10] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[11] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[12] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[13] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[14] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[15] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[16] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[17] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[18] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[19] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[20] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[21] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[22] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_ucast <= altera_tse_top_w_fifo:U_MAC.ff_rx_ucast
ff_rx_bcast <= altera_tse_top_w_fifo:U_MAC.ff_rx_bcast
ff_rx_mcast <= altera_tse_top_w_fifo:U_MAC.ff_rx_mcast
ff_rx_vlan <= altera_tse_top_w_fifo:U_MAC.ff_rx_vlan
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_dval <= altera_tse_top_w_fifo:U_MAC.ff_rx_dval
ff_rx_dsav <= altera_tse_top_w_fifo:U_MAC.ff_rx_dsav
tx_sav_section[0] => tx_sav_section[0].IN1
tx_sav_section[1] => tx_sav_section[1].IN1
tx_sav_section[2] => tx_sav_section[2].IN1
tx_sav_section[3] => tx_sav_section[3].IN1
tx_sav_section[4] => tx_sav_section[4].IN1
tx_sav_section[5] => tx_sav_section[5].IN1
tx_sav_section[6] => tx_sav_section[6].IN1
tx_sav_section[7] => tx_sav_section[7].IN1
tx_sav_section[8] => tx_sav_section[8].IN1
tx_sav_section[9] => tx_sav_section[9].IN1
tx_sav_section[10] => tx_sav_section[10].IN1
tx_septy_section[0] => tx_septy_section[0].IN1
tx_septy_section[1] => tx_septy_section[1].IN1
tx_septy_section[2] => tx_septy_section[2].IN1
tx_septy_section[3] => tx_septy_section[3].IN1
tx_septy_section[4] => tx_septy_section[4].IN1
tx_septy_section[5] => tx_septy_section[5].IN1
tx_septy_section[6] => tx_septy_section[6].IN1
tx_septy_section[7] => tx_septy_section[7].IN1
tx_septy_section[8] => tx_septy_section[8].IN1
tx_septy_section[9] => tx_septy_section[9].IN1
tx_septy_section[10] => tx_septy_section[10].IN1
tx_af_level[0] => tx_af_level[0].IN1
tx_af_level[1] => tx_af_level[1].IN1
tx_af_level[2] => tx_af_level[2].IN1
tx_af_level[3] => tx_af_level[3].IN1
tx_af_level[4] => tx_af_level[4].IN1
tx_af_level[5] => tx_af_level[5].IN1
tx_af_level[6] => tx_af_level[6].IN1
tx_af_level[7] => tx_af_level[7].IN1
tx_af_level[8] => tx_af_level[8].IN1
tx_af_level[9] => tx_af_level[9].IN1
tx_af_level[10] => tx_af_level[10].IN1
tx_ae_level[0] => tx_ae_level[0].IN1
tx_ae_level[1] => tx_ae_level[1].IN1
tx_ae_level[2] => tx_ae_level[2].IN1
tx_ae_level[3] => tx_ae_level[3].IN1
tx_ae_level[4] => tx_ae_level[4].IN1
tx_ae_level[5] => tx_ae_level[5].IN1
tx_ae_level[6] => tx_ae_level[6].IN1
tx_ae_level[7] => tx_ae_level[7].IN1
tx_ae_level[8] => tx_ae_level[8].IN1
tx_ae_level[9] => tx_ae_level[9].IN1
tx_ae_level[10] => tx_ae_level[10].IN1
tx_a_full <= altera_tse_top_w_fifo:U_MAC.tx_a_full
tx_a_empty <= altera_tse_top_w_fifo:U_MAC.tx_a_empty
ff_tx_clk => ff_tx_clk.IN2
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_rdy <= altera_tse_top_w_fifo:U_MAC.ff_tx_rdy
ff_tx_septy <= altera_tse_top_w_fifo:U_MAC.ff_tx_septy
tx_ff_uflow <= altera_tse_top_w_fifo:U_MAC.tx_ff_uflow
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN1
mac_addr[1] => mac_addr[1].IN1
mac_addr[2] => mac_addr[2].IN1
mac_addr[3] => mac_addr[3].IN1
mac_addr[4] => mac_addr[4].IN1
mac_addr[5] => mac_addr[5].IN1
mac_addr[6] => mac_addr[6].IN1
mac_addr[7] => mac_addr[7].IN1
mac_addr[8] => mac_addr[8].IN1
mac_addr[9] => mac_addr[9].IN1
mac_addr[10] => mac_addr[10].IN1
mac_addr[11] => mac_addr[11].IN1
mac_addr[12] => mac_addr[12].IN1
mac_addr[13] => mac_addr[13].IN1
mac_addr[14] => mac_addr[14].IN1
mac_addr[15] => mac_addr[15].IN1
mac_addr[16] => mac_addr[16].IN1
mac_addr[17] => mac_addr[17].IN1
mac_addr[18] => mac_addr[18].IN1
mac_addr[19] => mac_addr[19].IN1
mac_addr[20] => mac_addr[20].IN1
mac_addr[21] => mac_addr[21].IN1
mac_addr[22] => mac_addr[22].IN1
mac_addr[23] => mac_addr[23].IN1
mac_addr[24] => mac_addr[24].IN1
mac_addr[25] => mac_addr[25].IN1
mac_addr[26] => mac_addr[26].IN1
mac_addr[27] => mac_addr[27].IN1
mac_addr[28] => mac_addr[28].IN1
mac_addr[29] => mac_addr[29].IN1
mac_addr[30] => mac_addr[30].IN1
mac_addr[31] => mac_addr[31].IN1
mac_addr[32] => mac_addr[32].IN1
mac_addr[33] => mac_addr[33].IN1
mac_addr[34] => mac_addr[34].IN1
mac_addr[35] => mac_addr[35].IN1
mac_addr[36] => mac_addr[36].IN1
mac_addr[37] => mac_addr[37].IN1
mac_addr[38] => mac_addr[38].IN1
mac_addr[39] => mac_addr[39].IN1
mac_addr[40] => mac_addr[40].IN1
mac_addr[41] => mac_addr[41].IN1
mac_addr[42] => mac_addr[42].IN1
mac_addr[43] => mac_addr[43].IN1
mac_addr[44] => mac_addr[44].IN1
mac_addr[45] => mac_addr[45].IN1
mac_addr[46] => mac_addr[46].IN1
mac_addr[47] => mac_addr[47].IN1
smac_0[0] => smac_0[0].IN1
smac_0[1] => smac_0[1].IN1
smac_0[2] => smac_0[2].IN1
smac_0[3] => smac_0[3].IN1
smac_0[4] => smac_0[4].IN1
smac_0[5] => smac_0[5].IN1
smac_0[6] => smac_0[6].IN1
smac_0[7] => smac_0[7].IN1
smac_0[8] => smac_0[8].IN1
smac_0[9] => smac_0[9].IN1
smac_0[10] => smac_0[10].IN1
smac_0[11] => smac_0[11].IN1
smac_0[12] => smac_0[12].IN1
smac_0[13] => smac_0[13].IN1
smac_0[14] => smac_0[14].IN1
smac_0[15] => smac_0[15].IN1
smac_0[16] => smac_0[16].IN1
smac_0[17] => smac_0[17].IN1
smac_0[18] => smac_0[18].IN1
smac_0[19] => smac_0[19].IN1
smac_0[20] => smac_0[20].IN1
smac_0[21] => smac_0[21].IN1
smac_0[22] => smac_0[22].IN1
smac_0[23] => smac_0[23].IN1
smac_0[24] => smac_0[24].IN1
smac_0[25] => smac_0[25].IN1
smac_0[26] => smac_0[26].IN1
smac_0[27] => smac_0[27].IN1
smac_0[28] => smac_0[28].IN1
smac_0[29] => smac_0[29].IN1
smac_0[30] => smac_0[30].IN1
smac_0[31] => smac_0[31].IN1
smac_0[32] => smac_0[32].IN1
smac_0[33] => smac_0[33].IN1
smac_0[34] => smac_0[34].IN1
smac_0[35] => smac_0[35].IN1
smac_0[36] => smac_0[36].IN1
smac_0[37] => smac_0[37].IN1
smac_0[38] => smac_0[38].IN1
smac_0[39] => smac_0[39].IN1
smac_0[40] => smac_0[40].IN1
smac_0[41] => smac_0[41].IN1
smac_0[42] => smac_0[42].IN1
smac_0[43] => smac_0[43].IN1
smac_0[44] => smac_0[44].IN1
smac_0[45] => smac_0[45].IN1
smac_0[46] => smac_0[46].IN1
smac_0[47] => smac_0[47].IN1
smac_1[0] => smac_1[0].IN1
smac_1[1] => smac_1[1].IN1
smac_1[2] => smac_1[2].IN1
smac_1[3] => smac_1[3].IN1
smac_1[4] => smac_1[4].IN1
smac_1[5] => smac_1[5].IN1
smac_1[6] => smac_1[6].IN1
smac_1[7] => smac_1[7].IN1
smac_1[8] => smac_1[8].IN1
smac_1[9] => smac_1[9].IN1
smac_1[10] => smac_1[10].IN1
smac_1[11] => smac_1[11].IN1
smac_1[12] => smac_1[12].IN1
smac_1[13] => smac_1[13].IN1
smac_1[14] => smac_1[14].IN1
smac_1[15] => smac_1[15].IN1
smac_1[16] => smac_1[16].IN1
smac_1[17] => smac_1[17].IN1
smac_1[18] => smac_1[18].IN1
smac_1[19] => smac_1[19].IN1
smac_1[20] => smac_1[20].IN1
smac_1[21] => smac_1[21].IN1
smac_1[22] => smac_1[22].IN1
smac_1[23] => smac_1[23].IN1
smac_1[24] => smac_1[24].IN1
smac_1[25] => smac_1[25].IN1
smac_1[26] => smac_1[26].IN1
smac_1[27] => smac_1[27].IN1
smac_1[28] => smac_1[28].IN1
smac_1[29] => smac_1[29].IN1
smac_1[30] => smac_1[30].IN1
smac_1[31] => smac_1[31].IN1
smac_1[32] => smac_1[32].IN1
smac_1[33] => smac_1[33].IN1
smac_1[34] => smac_1[34].IN1
smac_1[35] => smac_1[35].IN1
smac_1[36] => smac_1[36].IN1
smac_1[37] => smac_1[37].IN1
smac_1[38] => smac_1[38].IN1
smac_1[39] => smac_1[39].IN1
smac_1[40] => smac_1[40].IN1
smac_1[41] => smac_1[41].IN1
smac_1[42] => smac_1[42].IN1
smac_1[43] => smac_1[43].IN1
smac_1[44] => smac_1[44].IN1
smac_1[45] => smac_1[45].IN1
smac_1[46] => smac_1[46].IN1
smac_1[47] => smac_1[47].IN1
smac_2[0] => smac_2[0].IN1
smac_2[1] => smac_2[1].IN1
smac_2[2] => smac_2[2].IN1
smac_2[3] => smac_2[3].IN1
smac_2[4] => smac_2[4].IN1
smac_2[5] => smac_2[5].IN1
smac_2[6] => smac_2[6].IN1
smac_2[7] => smac_2[7].IN1
smac_2[8] => smac_2[8].IN1
smac_2[9] => smac_2[9].IN1
smac_2[10] => smac_2[10].IN1
smac_2[11] => smac_2[11].IN1
smac_2[12] => smac_2[12].IN1
smac_2[13] => smac_2[13].IN1
smac_2[14] => smac_2[14].IN1
smac_2[15] => smac_2[15].IN1
smac_2[16] => smac_2[16].IN1
smac_2[17] => smac_2[17].IN1
smac_2[18] => smac_2[18].IN1
smac_2[19] => smac_2[19].IN1
smac_2[20] => smac_2[20].IN1
smac_2[21] => smac_2[21].IN1
smac_2[22] => smac_2[22].IN1
smac_2[23] => smac_2[23].IN1
smac_2[24] => smac_2[24].IN1
smac_2[25] => smac_2[25].IN1
smac_2[26] => smac_2[26].IN1
smac_2[27] => smac_2[27].IN1
smac_2[28] => smac_2[28].IN1
smac_2[29] => smac_2[29].IN1
smac_2[30] => smac_2[30].IN1
smac_2[31] => smac_2[31].IN1
smac_2[32] => smac_2[32].IN1
smac_2[33] => smac_2[33].IN1
smac_2[34] => smac_2[34].IN1
smac_2[35] => smac_2[35].IN1
smac_2[36] => smac_2[36].IN1
smac_2[37] => smac_2[37].IN1
smac_2[38] => smac_2[38].IN1
smac_2[39] => smac_2[39].IN1
smac_2[40] => smac_2[40].IN1
smac_2[41] => smac_2[41].IN1
smac_2[42] => smac_2[42].IN1
smac_2[43] => smac_2[43].IN1
smac_2[44] => smac_2[44].IN1
smac_2[45] => smac_2[45].IN1
smac_2[46] => smac_2[46].IN1
smac_2[47] => smac_2[47].IN1
smac_3[0] => smac_3[0].IN1
smac_3[1] => smac_3[1].IN1
smac_3[2] => smac_3[2].IN1
smac_3[3] => smac_3[3].IN1
smac_3[4] => smac_3[4].IN1
smac_3[5] => smac_3[5].IN1
smac_3[6] => smac_3[6].IN1
smac_3[7] => smac_3[7].IN1
smac_3[8] => smac_3[8].IN1
smac_3[9] => smac_3[9].IN1
smac_3[10] => smac_3[10].IN1
smac_3[11] => smac_3[11].IN1
smac_3[12] => smac_3[12].IN1
smac_3[13] => smac_3[13].IN1
smac_3[14] => smac_3[14].IN1
smac_3[15] => smac_3[15].IN1
smac_3[16] => smac_3[16].IN1
smac_3[17] => smac_3[17].IN1
smac_3[18] => smac_3[18].IN1
smac_3[19] => smac_3[19].IN1
smac_3[20] => smac_3[20].IN1
smac_3[21] => smac_3[21].IN1
smac_3[22] => smac_3[22].IN1
smac_3[23] => smac_3[23].IN1
smac_3[24] => smac_3[24].IN1
smac_3[25] => smac_3[25].IN1
smac_3[26] => smac_3[26].IN1
smac_3[27] => smac_3[27].IN1
smac_3[28] => smac_3[28].IN1
smac_3[29] => smac_3[29].IN1
smac_3[30] => smac_3[30].IN1
smac_3[31] => smac_3[31].IN1
smac_3[32] => smac_3[32].IN1
smac_3[33] => smac_3[33].IN1
smac_3[34] => smac_3[34].IN1
smac_3[35] => smac_3[35].IN1
smac_3[36] => smac_3[36].IN1
smac_3[37] => smac_3[37].IN1
smac_3[38] => smac_3[38].IN1
smac_3[39] => smac_3[39].IN1
smac_3[40] => smac_3[40].IN1
smac_3[41] => smac_3[41].IN1
smac_3[42] => smac_3[42].IN1
smac_3[43] => smac_3[43].IN1
smac_3[44] => smac_3[44].IN1
smac_3[45] => smac_3[45].IN1
smac_3[46] => smac_3[46].IN1
smac_3[47] => smac_3[47].IN1
tx_shift16 => tx_shift16.IN1
rx_shift16 => rx_shift16.IN1
sw_reset => sw_reset.IN1
rx_reset_done <= altera_tse_top_w_fifo:U_MAC.rx_reset_done
rx_total_lgth[0] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[1] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[2] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[3] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[4] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[5] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[6] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[7] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[8] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[9] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[10] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[11] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[12] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[13] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[14] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[15] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_val <= altera_tse_top_w_fifo:U_MAC.rx_total_val
rx_frm_stat_ena <= altera_tse_top_w_fifo:U_MAC.rx_frm_stat_ena
rx_frm_stat_val <= altera_tse_top_w_fifo:U_MAC.rx_frm_stat_val
rx_frm_err <= altera_tse_top_w_fifo:U_MAC.rx_frm_err
rx_frm_crc_err <= altera_tse_top_w_fifo:U_MAC.rx_frm_crc_err
rx_frm_length[0] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[1] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[2] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[3] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[4] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[5] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[6] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[7] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[8] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[9] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[10] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[11] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[12] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[13] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[14] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[15] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_vlan <= altera_tse_top_w_fifo:U_MAC.rx_frm_vlan
rx_frm_stack_vlan <= altera_tse_top_w_fifo:U_MAC.rx_frm_stack_vlan
rx_frm_unicast <= altera_tse_top_w_fifo:U_MAC.rx_frm_unicast
rx_frm_broadcast <= altera_tse_top_w_fifo:U_MAC.rx_frm_broadcast
rx_frm_mltcast <= altera_tse_top_w_fifo:U_MAC.rx_frm_mltcast
pause_rcv <= altera_tse_top_w_fifo:U_MAC.pause_rcv
frm_align_err <= altera_tse_top_w_fifo:U_MAC.frm_align_err
frm_crc_err <= altera_tse_top_w_fifo:U_MAC.frm_crc_err
long_crc_err <= altera_tse_top_w_fifo:U_MAC.long_crc_err
short_crc_err <= altera_tse_top_w_fifo:U_MAC.short_crc_err
frm_discard <= altera_tse_top_w_fifo:U_MAC.frm_discard
tx_frm_stat_val <= altera_tse_top_w_fifo:U_MAC.tx_frm_stat_val
tx_frm_err <= altera_tse_top_w_fifo:U_MAC.tx_frm_err
tx_frm_length[0] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[1] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[2] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[3] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[4] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[5] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[6] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[7] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[8] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[9] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[10] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[11] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[12] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[13] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[14] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[15] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_unicast <= altera_tse_top_w_fifo:U_MAC.tx_frm_unicast
tx_frm_broadcast <= altera_tse_top_w_fifo:U_MAC.tx_frm_broadcast
tx_frm_mltcast <= altera_tse_top_w_fifo:U_MAC.tx_frm_mltcast
excess_col <= altera_tse_top_w_fifo:U_MAC.excess_col
late_col <= altera_tse_top_w_fifo:U_MAC.late_col
pause_tx <= altera_tse_top_w_fifo:U_MAC.pause_tx
tx_addr_ins => tx_addr_ins.IN1
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
enable_tx => enable_tx.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
tx_crc_fwd_in => tx_crc_fwd_sig.DATAA
gmii_loopback => ~NO_FANOUT~
enable_rx => enable_rx.IN1
no_lgth_check => no_lgth_check.IN1
rx_err_frm_disc => rx_err_frm_disc.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
promis_en => promis_en.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN1
ethernet_mode => ethernet_mode_sig.IN5
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
magic_detect <= altera_tse_top_w_fifo:U_MAC.magic_detect
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
holdoff_quant[0] => holdoff_quant[0].IN1
holdoff_quant[1] => holdoff_quant[1].IN1
holdoff_quant[2] => holdoff_quant[2].IN1
holdoff_quant[3] => holdoff_quant[3].IN1
holdoff_quant[4] => holdoff_quant[4].IN1
holdoff_quant[5] => holdoff_quant[5].IN1
holdoff_quant[6] => holdoff_quant[6].IN1
holdoff_quant[7] => holdoff_quant[7].IN1
holdoff_quant[8] => holdoff_quant[8].IN1
holdoff_quant[9] => holdoff_quant[9].IN1
holdoff_quant[10] => holdoff_quant[10].IN1
holdoff_quant[11] => holdoff_quant[11].IN1
holdoff_quant[12] => holdoff_quant[12].IN1
holdoff_quant[13] => holdoff_quant[13].IN1
holdoff_quant[14] => holdoff_quant[14].IN1
holdoff_quant[15] => holdoff_quant[15].IN1
eccstatus_lbff[0] <= <GND>
eccstatus_lbff[1] <= <GND>
eccstatus_rxff[0] <= altera_tse_top_w_fifo:U_MAC.eccstatus_rxff
eccstatus_rxff[1] <= altera_tse_top_w_fifo:U_MAC.eccstatus_rxff
eccstatus_txff[0] <= altera_tse_top_w_fifo:U_MAC.eccstatus_txff
eccstatus_txff[1] <= altera_tse_top_w_fifo:U_MAC.eccstatus_txff
eccstatus_hash[0] <= altera_tse_top_w_fifo:U_MAC.eccstatus_hash
eccstatus_hash[1] <= altera_tse_top_w_fifo:U_MAC.eccstatus_hash
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT
reset_rx_clk => rxclk_ena~reg0.ACLR
reset_rx_clk => rxclk_ena_i.ACLR
reset_rx_clk => _.IN1
reset_tx_clk => txclk_ena~reg0.ACLR
reset_tx_clk => txclk_ena_i.ACLR
reset_tx_clk => _.IN1
ethernet_mode => ethernet_mode.IN2
rx_clk => rx_clk.IN1
tx_clk => tx_clk.IN1
rx_clkena => rxclk_ena.IN1
rx_clkena => rxclk_ena.DATAB
rx_clkena => rxclk_ena_i.ENA
tx_clkena => txclk_ena.IN1
tx_clkena => txclk_ena.DATAB
tx_clkena => txclk_ena_i.ENA
rxclk_ena <= rxclk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
txclk_ena <= txclk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX
reset => mii_rxerr_o~reg0.ACLR
reset => mii_rxdv_o~reg0.ACLR
reset => mii_rxd_o[0]~reg0.ACLR
reset => mii_rxd_o[1]~reg0.ACLR
reset => mii_rxd_o[2]~reg0.ACLR
reset => mii_rxd_o[3]~reg0.ACLR
reset => mii_rxd_o[4]~reg0.ACLR
reset => mii_rxd_o[5]~reg0.ACLR
reset => mii_rxd_o[6]~reg0.ACLR
reset => mii_rxd_o[7]~reg0.ACLR
reset => alignment_error.ACLR
reset => align_pipeline_1_2.ACLR
reset => packet_in_progress.ACLR
reset => mii_rxerr_reg_2.ACLR
reset => mii_rxdv_reg_2.ACLR
reset => mii_rxd_reg_2[0].ACLR
reset => mii_rxd_reg_2[1].ACLR
reset => mii_rxd_reg_2[2].ACLR
reset => mii_rxd_reg_2[3].ACLR
reset => mii_rxerr_reg_1.ACLR
reset => mii_rxdv_reg_1.ACLR
reset => mii_rxd_reg_1[0].ACLR
reset => mii_rxd_reg_1[1].ACLR
reset => mii_rxd_reg_1[2].ACLR
reset => mii_rxd_reg_1[3].ACLR
reset => mii_rxerr_reg_0.ACLR
reset => mii_rxdv_reg_0.ACLR
reset => mii_rxd_reg_0[0].ACLR
reset => mii_rxd_reg_0[1].ACLR
reset => mii_rxd_reg_0[2].ACLR
reset => mii_rxd_reg_0[3].ACLR
reset => mii_clk_ena.ACLR
rx_clk => mii_rxerr_o~reg0.CLK
rx_clk => mii_rxdv_o~reg0.CLK
rx_clk => mii_rxd_o[0]~reg0.CLK
rx_clk => mii_rxd_o[1]~reg0.CLK
rx_clk => mii_rxd_o[2]~reg0.CLK
rx_clk => mii_rxd_o[3]~reg0.CLK
rx_clk => mii_rxd_o[4]~reg0.CLK
rx_clk => mii_rxd_o[5]~reg0.CLK
rx_clk => mii_rxd_o[6]~reg0.CLK
rx_clk => mii_rxd_o[7]~reg0.CLK
rx_clk => alignment_error.CLK
rx_clk => align_pipeline_1_2.CLK
rx_clk => packet_in_progress.CLK
rx_clk => mii_rxerr_reg_2.CLK
rx_clk => mii_rxdv_reg_2.CLK
rx_clk => mii_rxd_reg_2[0].CLK
rx_clk => mii_rxd_reg_2[1].CLK
rx_clk => mii_rxd_reg_2[2].CLK
rx_clk => mii_rxd_reg_2[3].CLK
rx_clk => mii_rxerr_reg_1.CLK
rx_clk => mii_rxdv_reg_1.CLK
rx_clk => mii_rxd_reg_1[0].CLK
rx_clk => mii_rxd_reg_1[1].CLK
rx_clk => mii_rxd_reg_1[2].CLK
rx_clk => mii_rxd_reg_1[3].CLK
rx_clk => mii_rxerr_reg_0.CLK
rx_clk => mii_rxdv_reg_0.CLK
rx_clk => mii_rxd_reg_0[0].CLK
rx_clk => mii_rxd_reg_0[1].CLK
rx_clk => mii_rxd_reg_0[2].CLK
rx_clk => mii_rxd_reg_0[3].CLK
rx_clk => mii_clk_ena.CLK
clk_ena => always2.IN1
clk_ena => mii_clk_ena.ENA
clk_ena => mii_rxd_reg_0[3].ENA
clk_ena => mii_rxd_reg_0[2].ENA
clk_ena => mii_rxd_reg_0[1].ENA
clk_ena => mii_rxd_reg_0[0].ENA
clk_ena => mii_rxdv_reg_0.ENA
clk_ena => mii_rxerr_reg_0.ENA
clk_ena => mii_rxd_reg_1[3].ENA
clk_ena => mii_rxd_reg_1[2].ENA
clk_ena => mii_rxd_reg_1[1].ENA
clk_ena => mii_rxd_reg_1[0].ENA
clk_ena => mii_rxdv_reg_1.ENA
clk_ena => mii_rxerr_reg_1.ENA
clk_ena => mii_rxd_reg_2[3].ENA
clk_ena => mii_rxd_reg_2[2].ENA
clk_ena => mii_rxd_reg_2[1].ENA
clk_ena => mii_rxd_reg_2[0].ENA
clk_ena => mii_rxdv_reg_2.ENA
clk_ena => mii_rxerr_reg_2.ENA
mii_rxd[0] => mii_rxd_reg_0[0].DATAIN
mii_rxd[1] => mii_rxd_reg_0[1].DATAIN
mii_rxd[2] => mii_rxd_reg_0[2].DATAIN
mii_rxd[3] => mii_rxd_reg_0[3].DATAIN
mii_rxdv => mii_rxdv_reg_0.DATAIN
mii_rxerr => mii_rxerr_reg_0.DATAIN
mii_rxd_o[0] <= mii_rxd_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[1] <= mii_rxd_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[2] <= mii_rxd_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[3] <= mii_rxd_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[4] <= mii_rxd_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[5] <= mii_rxd_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[6] <= mii_rxd_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[7] <= mii_rxd_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxdv_o <= mii_rxdv_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxerr_o <= mii_rxerr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_align_err <= alignment_error.DB_MAX_OUTPUT_PORT_TYPE
mii_alignment_status <= align_pipeline_1_2.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX
reset => mii_txerr_int.ACLR
reset => mii_txdv_int.ACLR
reset => mii_txd_int[0].ACLR
reset => mii_txd_int[1].ACLR
reset => mii_txd_int[2].ACLR
reset => mii_txd_int[3].ACLR
reset => mii_pos.ACLR
reset => _.IN1
tx_clk => tx_clk.IN1
tx_clkena => mii_txerr_int.ENA
tx_clkena => mii_pos.ENA
tx_clkena => mii_txd_int[3].ENA
tx_clkena => mii_txd_int[2].ENA
tx_clkena => mii_txd_int[1].ENA
tx_clkena => mii_txd_int[0].ENA
tx_clkena => mii_txdv_int.ENA
enan => enan.IN1
mii_txd[0] <= mii_txd_int[0].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[1] <= mii_txd_int[1].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[2] <= mii_txd_int[2].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[3] <= mii_txd_int[3].DB_MAX_OUTPUT_PORT_TYPE
mii_txdv <= mii_txdv_int.DB_MAX_OUTPUT_PORT_TYPE
mii_txerr <= mii_txerr_int.DB_MAX_OUTPUT_PORT_TYPE
mii_txd_i[0] => mii_txd_int.DATAA
mii_txd_i[1] => mii_txd_int.DATAA
mii_txd_i[2] => mii_txd_int.DATAA
mii_txd_i[3] => mii_txd_int.DATAA
mii_txd_i[4] => mii_txd_int.DATAB
mii_txd_i[5] => mii_txd_int.DATAB
mii_txd_i[6] => mii_txd_int.DATAB
mii_txd_i[7] => mii_txd_int.DATAB
mii_txdv_i => mii_pos.OUTPUTSELECT
mii_txdv_i => mii_txdv_int.DATAB
mii_txerr_i => mii_txerr_int.DATAB


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF
reset_rx_clk => gm_rx_d_i_reg[0].ACLR
reset_rx_clk => gm_rx_d_i_reg[1].ACLR
reset_rx_clk => gm_rx_d_i_reg[2].ACLR
reset_rx_clk => gm_rx_d_i_reg[3].ACLR
reset_rx_clk => gm_rx_d_i_reg[4].ACLR
reset_rx_clk => gm_rx_d_i_reg[5].ACLR
reset_rx_clk => gm_rx_d_i_reg[6].ACLR
reset_rx_clk => gm_rx_d_i_reg[7].ACLR
reset_rx_clk => gm_rx_err_i_reg.ACLR
reset_rx_clk => gm_rx_en_i_reg.ACLR
reset_tx_clk => gm_tx_d_reg[0].ACLR
reset_tx_clk => gm_tx_d_reg[1].ACLR
reset_tx_clk => gm_tx_d_reg[2].ACLR
reset_tx_clk => gm_tx_d_reg[3].ACLR
reset_tx_clk => gm_tx_d_reg[4].ACLR
reset_tx_clk => gm_tx_d_reg[5].ACLR
reset_tx_clk => gm_tx_d_reg[6].ACLR
reset_tx_clk => gm_tx_d_reg[7].ACLR
reset_tx_clk => gm_tx_err_reg.ACLR
reset_tx_clk => gm_tx_en_reg.ACLR
reset_tx_clk => _.IN1
ena => ena.IN1
rx_clk => gm_rx_d_i_reg[0].CLK
rx_clk => gm_rx_d_i_reg[1].CLK
rx_clk => gm_rx_d_i_reg[2].CLK
rx_clk => gm_rx_d_i_reg[3].CLK
rx_clk => gm_rx_d_i_reg[4].CLK
rx_clk => gm_rx_d_i_reg[5].CLK
rx_clk => gm_rx_d_i_reg[6].CLK
rx_clk => gm_rx_d_i_reg[7].CLK
rx_clk => gm_rx_err_i_reg.CLK
rx_clk => gm_rx_en_i_reg.CLK
gm_rx_d[0] => gm_rx_d_i_reg[0].DATAIN
gm_rx_d[1] => gm_rx_d_i_reg[1].DATAIN
gm_rx_d[2] => gm_rx_d_i_reg[2].DATAIN
gm_rx_d[3] => gm_rx_d_i_reg[3].DATAIN
gm_rx_d[4] => gm_rx_d_i_reg[4].DATAIN
gm_rx_d[5] => gm_rx_d_i_reg[5].DATAIN
gm_rx_d[6] => gm_rx_d_i_reg[6].DATAIN
gm_rx_d[7] => gm_rx_d_i_reg[7].DATAIN
gm_rx_en => gm_rx_en_i_reg.DATAIN
gm_rx_err => gm_rx_err_i_reg.DATAIN
gm_rx_d_i[0] <= gm_rx_d_i_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[1] <= gm_rx_d_i_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[2] <= gm_rx_d_i_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[3] <= gm_rx_d_i_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[4] <= gm_rx_d_i_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[5] <= gm_rx_d_i_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[6] <= gm_rx_d_i_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[7] <= gm_rx_d_i_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_en_i <= gm_rx_en_i_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_rx_err_i <= gm_rx_err_i_reg.DB_MAX_OUTPUT_PORT_TYPE
tx_clk => tx_clk.IN1
gm_tx_d[0] <= gm_tx_d_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[1] <= gm_tx_d_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[2] <= gm_tx_d_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[3] <= gm_tx_d_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[4] <= gm_tx_d_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[5] <= gm_tx_d_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[6] <= gm_tx_d_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[7] <= gm_tx_d_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_en <= gm_tx_en_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_err <= gm_tx_err_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d_o[0] => gm_tx_d_reg.DATAB
gm_tx_d_o[1] => gm_tx_d_reg.DATAB
gm_tx_d_o[2] => gm_tx_d_reg.DATAB
gm_tx_d_o[3] => gm_tx_d_reg.DATAB
gm_tx_d_o[4] => gm_tx_d_reg.DATAB
gm_tx_d_o[5] => gm_tx_d_reg.DATAB
gm_tx_d_o[6] => gm_tx_d_reg.DATAB
gm_tx_d_o[7] => gm_tx_d_reg.DATAB
gm_tx_en_o => gm_tx_en_reg.DATAB
gm_tx_err_o => gm_tx_err_reg.DATAB


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC
reset_rx_clk => reset_rx_clk.IN3
reset_tx_clk => reset_tx_clk.IN2
reset_ff_rx_clk => reset_ff_rx_clk.IN1
reset_ff_tx_clk => reset_ff_tx_clk.IN1
rx_clk => rx_clk.IN3
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN2
txclk_ena => txclk_ena.IN2
reg_clk => reg_clk.IN1
gm_rx_crs => gm_rx_crs.IN1
gm_rx_col => gm_rx_col.IN1
gm_rx_d[0] => gm_rx_d[0].IN1
gm_rx_d[1] => gm_rx_d[1].IN1
gm_rx_d[2] => gm_rx_d[2].IN1
gm_rx_d[3] => gm_rx_d[3].IN1
gm_rx_d[4] => gm_rx_d[4].IN1
gm_rx_d[5] => gm_rx_d[5].IN1
gm_rx_d[6] => gm_rx_d[6].IN1
gm_rx_d[7] => gm_rx_d[7].IN1
gm_rx_en => gm_rx_en.IN1
gm_rx_err => gm_rx_err.IN1
mii_align_err => mii_align_err.IN1
gm_tx_d[0] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[1] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[2] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[3] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[4] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[5] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[6] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[7] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_en <= altera_tse_top_1geth:U_GETH.gm_tx_en
gm_tx_err <= altera_tse_top_1geth:U_GETH.gm_tx_err
rx_sav_section[0] => rx_sav_section[0].IN1
rx_sav_section[1] => rx_sav_section[1].IN1
rx_sav_section[2] => rx_sav_section[2].IN1
rx_sav_section[3] => rx_sav_section[3].IN1
rx_sav_section[4] => rx_sav_section[4].IN1
rx_sav_section[5] => rx_sav_section[5].IN1
rx_sav_section[6] => rx_sav_section[6].IN1
rx_sav_section[7] => rx_sav_section[7].IN1
rx_sav_section[8] => rx_sav_section[8].IN1
rx_sav_section[9] => rx_sav_section[9].IN1
rx_sav_section[10] => rx_sav_section[10].IN1
rx_septy_section[0] => rx_septy_section[0].IN1
rx_septy_section[1] => rx_septy_section[1].IN1
rx_septy_section[2] => rx_septy_section[2].IN1
rx_septy_section[3] => rx_septy_section[3].IN1
rx_septy_section[4] => rx_septy_section[4].IN1
rx_septy_section[5] => rx_septy_section[5].IN1
rx_septy_section[6] => rx_septy_section[6].IN1
rx_septy_section[7] => rx_septy_section[7].IN1
rx_septy_section[8] => rx_septy_section[8].IN1
rx_septy_section[9] => rx_septy_section[9].IN1
rx_septy_section[10] => rx_septy_section[10].IN1
rx_af_level[0] => rx_af_level[0].IN1
rx_af_level[1] => rx_af_level[1].IN1
rx_af_level[2] => rx_af_level[2].IN1
rx_af_level[3] => rx_af_level[3].IN1
rx_af_level[4] => rx_af_level[4].IN1
rx_af_level[5] => rx_af_level[5].IN1
rx_af_level[6] => rx_af_level[6].IN1
rx_af_level[7] => rx_af_level[7].IN1
rx_af_level[8] => rx_af_level[8].IN1
rx_af_level[9] => rx_af_level[9].IN1
rx_af_level[10] => rx_af_level[10].IN1
rx_ae_level[0] => rx_ae_level[0].IN1
rx_ae_level[1] => rx_ae_level[1].IN1
rx_ae_level[2] => rx_ae_level[2].IN1
rx_ae_level[3] => rx_ae_level[3].IN1
rx_ae_level[4] => rx_ae_level[4].IN1
rx_ae_level[5] => rx_ae_level[5].IN1
rx_ae_level[6] => rx_ae_level[6].IN1
rx_ae_level[7] => rx_ae_level[7].IN1
rx_ae_level[8] => rx_ae_level[8].IN1
rx_ae_level[9] => rx_ae_level[9].IN1
rx_ae_level[10] => rx_ae_level[10].IN1
rx_a_full <= rx_afull.DB_MAX_OUTPUT_PORT_TYPE
rx_a_empty <= altera_tse_rx_min_ff:U_RXFF.rx_a_empty
ff_rx_clk => ff_rx_clk.IN1
ff_rx_data[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[2] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[3] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[4] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[5] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[6] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[7] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[8] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[9] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[10] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[11] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[12] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[13] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[14] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[15] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[16] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[17] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[18] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[19] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[20] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[21] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[22] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[23] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[24] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[25] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[26] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[27] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[28] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[29] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[30] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[31] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_mod[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mod
ff_rx_mod[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mod
ff_rx_sop <= altera_tse_rx_min_ff:U_RXFF.ff_rx_sop
ff_rx_eop <= altera_tse_rx_min_ff:U_RXFF.ff_rx_eop
ff_rx_err <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err
ff_rx_err_stat[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[2] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[3] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[4] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[5] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[6] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[7] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[8] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[9] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[10] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[11] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[12] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[13] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[14] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[15] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[16] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[17] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[18] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[19] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[20] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[21] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[22] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_ucast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_ucast
ff_rx_bcast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_bcast
ff_rx_mcast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mcast
ff_rx_vlan <= altera_tse_rx_min_ff:U_RXFF.ff_rx_vlan
ff_rx_dval <= altera_tse_rx_min_ff:U_RXFF.ff_rx_dval
ff_rx_dsav <= altera_tse_rx_min_ff:U_RXFF.ff_rx_dsav
tx_sav_section[0] => tx_sav_section[0].IN1
tx_sav_section[1] => tx_sav_section[1].IN1
tx_sav_section[2] => tx_sav_section[2].IN1
tx_sav_section[3] => tx_sav_section[3].IN1
tx_sav_section[4] => tx_sav_section[4].IN1
tx_sav_section[5] => tx_sav_section[5].IN1
tx_sav_section[6] => tx_sav_section[6].IN1
tx_sav_section[7] => tx_sav_section[7].IN1
tx_sav_section[8] => tx_sav_section[8].IN1
tx_sav_section[9] => tx_sav_section[9].IN1
tx_sav_section[10] => tx_sav_section[10].IN1
tx_septy_section[0] => tx_septy_section[0].IN1
tx_septy_section[1] => tx_septy_section[1].IN1
tx_septy_section[2] => tx_septy_section[2].IN1
tx_septy_section[3] => tx_septy_section[3].IN1
tx_septy_section[4] => tx_septy_section[4].IN1
tx_septy_section[5] => tx_septy_section[5].IN1
tx_septy_section[6] => tx_septy_section[6].IN1
tx_septy_section[7] => tx_septy_section[7].IN1
tx_septy_section[8] => tx_septy_section[8].IN1
tx_septy_section[9] => tx_septy_section[9].IN1
tx_septy_section[10] => tx_septy_section[10].IN1
tx_af_level[0] => tx_af_level[0].IN1
tx_af_level[1] => tx_af_level[1].IN1
tx_af_level[2] => tx_af_level[2].IN1
tx_af_level[3] => tx_af_level[3].IN1
tx_af_level[4] => tx_af_level[4].IN1
tx_af_level[5] => tx_af_level[5].IN1
tx_af_level[6] => tx_af_level[6].IN1
tx_af_level[7] => tx_af_level[7].IN1
tx_af_level[8] => tx_af_level[8].IN1
tx_af_level[9] => tx_af_level[9].IN1
tx_af_level[10] => tx_af_level[10].IN1
tx_ae_level[0] => tx_ae_level[0].IN1
tx_ae_level[1] => tx_ae_level[1].IN1
tx_ae_level[2] => tx_ae_level[2].IN1
tx_ae_level[3] => tx_ae_level[3].IN1
tx_ae_level[4] => tx_ae_level[4].IN1
tx_ae_level[5] => tx_ae_level[5].IN1
tx_ae_level[6] => tx_ae_level[6].IN1
tx_ae_level[7] => tx_ae_level[7].IN1
tx_ae_level[8] => tx_ae_level[8].IN1
tx_ae_level[9] => tx_ae_level[9].IN1
tx_ae_level[10] => tx_ae_level[10].IN1
tx_a_full <= altera_tse_tx_min_ff:U_TXFF.tx_a_full
tx_a_empty <= altera_tse_tx_min_ff:U_TXFF.tx_a_empty
ff_tx_clk => ff_tx_clk.IN1
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_rdy <= altera_tse_tx_min_ff:U_TXFF.ff_tx_rdy
ff_tx_septy <= altera_tse_tx_min_ff:U_TXFF.ff_tx_septy
tx_ff_uflow <= altera_tse_top_1geth:U_GETH.tx_ff_uflow
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN2
mac_addr[1] => mac_addr[1].IN2
mac_addr[2] => mac_addr[2].IN2
mac_addr[3] => mac_addr[3].IN2
mac_addr[4] => mac_addr[4].IN2
mac_addr[5] => mac_addr[5].IN2
mac_addr[6] => mac_addr[6].IN2
mac_addr[7] => mac_addr[7].IN2
mac_addr[8] => mac_addr[8].IN2
mac_addr[9] => mac_addr[9].IN2
mac_addr[10] => mac_addr[10].IN2
mac_addr[11] => mac_addr[11].IN2
mac_addr[12] => mac_addr[12].IN2
mac_addr[13] => mac_addr[13].IN2
mac_addr[14] => mac_addr[14].IN2
mac_addr[15] => mac_addr[15].IN2
mac_addr[16] => mac_addr[16].IN2
mac_addr[17] => mac_addr[17].IN2
mac_addr[18] => mac_addr[18].IN2
mac_addr[19] => mac_addr[19].IN2
mac_addr[20] => mac_addr[20].IN2
mac_addr[21] => mac_addr[21].IN2
mac_addr[22] => mac_addr[22].IN2
mac_addr[23] => mac_addr[23].IN2
mac_addr[24] => mac_addr[24].IN2
mac_addr[25] => mac_addr[25].IN2
mac_addr[26] => mac_addr[26].IN2
mac_addr[27] => mac_addr[27].IN2
mac_addr[28] => mac_addr[28].IN2
mac_addr[29] => mac_addr[29].IN2
mac_addr[30] => mac_addr[30].IN2
mac_addr[31] => mac_addr[31].IN2
mac_addr[32] => mac_addr[32].IN2
mac_addr[33] => mac_addr[33].IN2
mac_addr[34] => mac_addr[34].IN2
mac_addr[35] => mac_addr[35].IN2
mac_addr[36] => mac_addr[36].IN2
mac_addr[37] => mac_addr[37].IN2
mac_addr[38] => mac_addr[38].IN2
mac_addr[39] => mac_addr[39].IN2
mac_addr[40] => mac_addr[40].IN2
mac_addr[41] => mac_addr[41].IN2
mac_addr[42] => mac_addr[42].IN2
mac_addr[43] => mac_addr[43].IN2
mac_addr[44] => mac_addr[44].IN2
mac_addr[45] => mac_addr[45].IN2
mac_addr[46] => mac_addr[46].IN2
mac_addr[47] => mac_addr[47].IN2
smac_0[0] => smac_0[0].IN2
smac_0[1] => smac_0[1].IN2
smac_0[2] => smac_0[2].IN2
smac_0[3] => smac_0[3].IN2
smac_0[4] => smac_0[4].IN2
smac_0[5] => smac_0[5].IN2
smac_0[6] => smac_0[6].IN2
smac_0[7] => smac_0[7].IN2
smac_0[8] => smac_0[8].IN2
smac_0[9] => smac_0[9].IN2
smac_0[10] => smac_0[10].IN2
smac_0[11] => smac_0[11].IN2
smac_0[12] => smac_0[12].IN2
smac_0[13] => smac_0[13].IN2
smac_0[14] => smac_0[14].IN2
smac_0[15] => smac_0[15].IN2
smac_0[16] => smac_0[16].IN2
smac_0[17] => smac_0[17].IN2
smac_0[18] => smac_0[18].IN2
smac_0[19] => smac_0[19].IN2
smac_0[20] => smac_0[20].IN2
smac_0[21] => smac_0[21].IN2
smac_0[22] => smac_0[22].IN2
smac_0[23] => smac_0[23].IN2
smac_0[24] => smac_0[24].IN2
smac_0[25] => smac_0[25].IN2
smac_0[26] => smac_0[26].IN2
smac_0[27] => smac_0[27].IN2
smac_0[28] => smac_0[28].IN2
smac_0[29] => smac_0[29].IN2
smac_0[30] => smac_0[30].IN2
smac_0[31] => smac_0[31].IN2
smac_0[32] => smac_0[32].IN2
smac_0[33] => smac_0[33].IN2
smac_0[34] => smac_0[34].IN2
smac_0[35] => smac_0[35].IN2
smac_0[36] => smac_0[36].IN2
smac_0[37] => smac_0[37].IN2
smac_0[38] => smac_0[38].IN2
smac_0[39] => smac_0[39].IN2
smac_0[40] => smac_0[40].IN2
smac_0[41] => smac_0[41].IN2
smac_0[42] => smac_0[42].IN2
smac_0[43] => smac_0[43].IN2
smac_0[44] => smac_0[44].IN2
smac_0[45] => smac_0[45].IN2
smac_0[46] => smac_0[46].IN2
smac_0[47] => smac_0[47].IN2
smac_1[0] => smac_1[0].IN2
smac_1[1] => smac_1[1].IN2
smac_1[2] => smac_1[2].IN2
smac_1[3] => smac_1[3].IN2
smac_1[4] => smac_1[4].IN2
smac_1[5] => smac_1[5].IN2
smac_1[6] => smac_1[6].IN2
smac_1[7] => smac_1[7].IN2
smac_1[8] => smac_1[8].IN2
smac_1[9] => smac_1[9].IN2
smac_1[10] => smac_1[10].IN2
smac_1[11] => smac_1[11].IN2
smac_1[12] => smac_1[12].IN2
smac_1[13] => smac_1[13].IN2
smac_1[14] => smac_1[14].IN2
smac_1[15] => smac_1[15].IN2
smac_1[16] => smac_1[16].IN2
smac_1[17] => smac_1[17].IN2
smac_1[18] => smac_1[18].IN2
smac_1[19] => smac_1[19].IN2
smac_1[20] => smac_1[20].IN2
smac_1[21] => smac_1[21].IN2
smac_1[22] => smac_1[22].IN2
smac_1[23] => smac_1[23].IN2
smac_1[24] => smac_1[24].IN2
smac_1[25] => smac_1[25].IN2
smac_1[26] => smac_1[26].IN2
smac_1[27] => smac_1[27].IN2
smac_1[28] => smac_1[28].IN2
smac_1[29] => smac_1[29].IN2
smac_1[30] => smac_1[30].IN2
smac_1[31] => smac_1[31].IN2
smac_1[32] => smac_1[32].IN2
smac_1[33] => smac_1[33].IN2
smac_1[34] => smac_1[34].IN2
smac_1[35] => smac_1[35].IN2
smac_1[36] => smac_1[36].IN2
smac_1[37] => smac_1[37].IN2
smac_1[38] => smac_1[38].IN2
smac_1[39] => smac_1[39].IN2
smac_1[40] => smac_1[40].IN2
smac_1[41] => smac_1[41].IN2
smac_1[42] => smac_1[42].IN2
smac_1[43] => smac_1[43].IN2
smac_1[44] => smac_1[44].IN2
smac_1[45] => smac_1[45].IN2
smac_1[46] => smac_1[46].IN2
smac_1[47] => smac_1[47].IN2
smac_2[0] => smac_2[0].IN2
smac_2[1] => smac_2[1].IN2
smac_2[2] => smac_2[2].IN2
smac_2[3] => smac_2[3].IN2
smac_2[4] => smac_2[4].IN2
smac_2[5] => smac_2[5].IN2
smac_2[6] => smac_2[6].IN2
smac_2[7] => smac_2[7].IN2
smac_2[8] => smac_2[8].IN2
smac_2[9] => smac_2[9].IN2
smac_2[10] => smac_2[10].IN2
smac_2[11] => smac_2[11].IN2
smac_2[12] => smac_2[12].IN2
smac_2[13] => smac_2[13].IN2
smac_2[14] => smac_2[14].IN2
smac_2[15] => smac_2[15].IN2
smac_2[16] => smac_2[16].IN2
smac_2[17] => smac_2[17].IN2
smac_2[18] => smac_2[18].IN2
smac_2[19] => smac_2[19].IN2
smac_2[20] => smac_2[20].IN2
smac_2[21] => smac_2[21].IN2
smac_2[22] => smac_2[22].IN2
smac_2[23] => smac_2[23].IN2
smac_2[24] => smac_2[24].IN2
smac_2[25] => smac_2[25].IN2
smac_2[26] => smac_2[26].IN2
smac_2[27] => smac_2[27].IN2
smac_2[28] => smac_2[28].IN2
smac_2[29] => smac_2[29].IN2
smac_2[30] => smac_2[30].IN2
smac_2[31] => smac_2[31].IN2
smac_2[32] => smac_2[32].IN2
smac_2[33] => smac_2[33].IN2
smac_2[34] => smac_2[34].IN2
smac_2[35] => smac_2[35].IN2
smac_2[36] => smac_2[36].IN2
smac_2[37] => smac_2[37].IN2
smac_2[38] => smac_2[38].IN2
smac_2[39] => smac_2[39].IN2
smac_2[40] => smac_2[40].IN2
smac_2[41] => smac_2[41].IN2
smac_2[42] => smac_2[42].IN2
smac_2[43] => smac_2[43].IN2
smac_2[44] => smac_2[44].IN2
smac_2[45] => smac_2[45].IN2
smac_2[46] => smac_2[46].IN2
smac_2[47] => smac_2[47].IN2
smac_3[0] => smac_3[0].IN2
smac_3[1] => smac_3[1].IN2
smac_3[2] => smac_3[2].IN2
smac_3[3] => smac_3[3].IN2
smac_3[4] => smac_3[4].IN2
smac_3[5] => smac_3[5].IN2
smac_3[6] => smac_3[6].IN2
smac_3[7] => smac_3[7].IN2
smac_3[8] => smac_3[8].IN2
smac_3[9] => smac_3[9].IN2
smac_3[10] => smac_3[10].IN2
smac_3[11] => smac_3[11].IN2
smac_3[12] => smac_3[12].IN2
smac_3[13] => smac_3[13].IN2
smac_3[14] => smac_3[14].IN2
smac_3[15] => smac_3[15].IN2
smac_3[16] => smac_3[16].IN2
smac_3[17] => smac_3[17].IN2
smac_3[18] => smac_3[18].IN2
smac_3[19] => smac_3[19].IN2
smac_3[20] => smac_3[20].IN2
smac_3[21] => smac_3[21].IN2
smac_3[22] => smac_3[22].IN2
smac_3[23] => smac_3[23].IN2
smac_3[24] => smac_3[24].IN2
smac_3[25] => smac_3[25].IN2
smac_3[26] => smac_3[26].IN2
smac_3[27] => smac_3[27].IN2
smac_3[28] => smac_3[28].IN2
smac_3[29] => smac_3[29].IN2
smac_3[30] => smac_3[30].IN2
smac_3[31] => smac_3[31].IN2
smac_3[32] => smac_3[32].IN2
smac_3[33] => smac_3[33].IN2
smac_3[34] => smac_3[34].IN2
smac_3[35] => smac_3[35].IN2
smac_3[36] => smac_3[36].IN2
smac_3[37] => smac_3[37].IN2
smac_3[38] => smac_3[38].IN2
smac_3[39] => smac_3[39].IN2
smac_3[40] => smac_3[40].IN2
smac_3[41] => smac_3[41].IN2
smac_3[42] => smac_3[42].IN2
smac_3[43] => smac_3[43].IN2
smac_3[44] => smac_3[44].IN2
smac_3[45] => smac_3[45].IN2
smac_3[46] => smac_3[46].IN2
smac_3[47] => smac_3[47].IN2
tx_shift16 => tx_shift16.IN1
rx_shift16 => rx_shift16.IN1
sw_reset => sw_reset.IN3
rx_reset_done <= altera_tse_rx_min_ff:U_RXFF.sw_reset_done
rx_total_lgth[0] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[1] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[2] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[3] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[4] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[5] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[6] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[7] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[8] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[9] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[10] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[11] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[12] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[13] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[14] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[15] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_val <= altera_tse_top_1geth:U_GETH.rx_total_val
rx_frm_stat_ena <= altera_tse_top_1geth:U_GETH.rx_frm_stat_ena
rx_frm_stat_val <= altera_tse_top_1geth:U_GETH.rx_frm_stat_val
rx_frm_err <= altera_tse_top_1geth:U_GETH.rx_frm_err
rx_frm_crc_err <= altera_tse_top_1geth:U_GETH.rx_frm_crc_err
rx_frm_length[0] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[1] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[2] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[3] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[4] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[5] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[6] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[7] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[8] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[9] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[10] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[11] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[12] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[13] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[14] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[15] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_vlan <= altera_tse_top_1geth:U_GETH.rx_frm_vlan
rx_frm_stack_vlan <= altera_tse_top_1geth:U_GETH.rx_frm_stack_vlan
rx_frm_unicast <= altera_tse_top_1geth:U_GETH.rx_frm_unicast
rx_frm_broadcast <= altera_tse_top_1geth:U_GETH.rx_frm_broadcast
rx_frm_mltcast <= altera_tse_top_1geth:U_GETH.rx_frm_mltcast
pause_rcv <= altera_tse_top_1geth:U_GETH.pause_rcv
frm_align_err <= altera_tse_top_1geth:U_GETH.frm_align_err
frm_crc_err <= altera_tse_top_1geth:U_GETH.frm_crc_err
long_crc_err <= altera_tse_top_1geth:U_GETH.long_crc_err
short_crc_err <= altera_tse_top_1geth:U_GETH.short_crc_err
frm_discard <= altera_tse_top_1geth:U_GETH.frm_discard
tx_frm_stat_val <= altera_tse_top_1geth:U_GETH.tx_frm_stat_val
tx_frm_err <= altera_tse_top_1geth:U_GETH.tx_frm_err
tx_frm_length[0] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[1] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[2] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[3] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[4] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[5] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[6] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[7] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[8] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[9] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[10] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[11] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[12] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[13] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[14] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[15] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_unicast <= altera_tse_top_1geth:U_GETH.tx_frm_unicast
tx_frm_broadcast <= altera_tse_top_1geth:U_GETH.tx_frm_broadcast
tx_frm_mltcast <= altera_tse_top_1geth:U_GETH.tx_frm_mltcast
excess_col <= excess_col.DB_MAX_OUTPUT_PORT_TYPE
late_col <= late_col.DB_MAX_OUTPUT_PORT_TYPE
pause_tx <= altera_tse_top_1geth:U_GETH.pause_tx
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
src_mac_insert => src_mac_insert.IN1
enable_tx => enable_tx.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
enable_rx => enable_rx.IN1
no_lgth_check => no_lgth_check.IN1
rx_err_frm_disc => rx_err_frm_disc.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
promis_en => promis_en.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN2
ethernet_mode => ethernet_mode.IN2
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
magic_detect <= altera_tse_magic_detection:U_MAGIC.magic_detect
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
holdoff_quant[0] => holdoff_quant[0].IN1
holdoff_quant[1] => holdoff_quant[1].IN1
holdoff_quant[2] => holdoff_quant[2].IN1
holdoff_quant[3] => holdoff_quant[3].IN1
holdoff_quant[4] => holdoff_quant[4].IN1
holdoff_quant[5] => holdoff_quant[5].IN1
holdoff_quant[6] => holdoff_quant[6].IN1
holdoff_quant[7] => holdoff_quant[7].IN1
holdoff_quant[8] => holdoff_quant[8].IN1
holdoff_quant[9] => holdoff_quant[9].IN1
holdoff_quant[10] => holdoff_quant[10].IN1
holdoff_quant[11] => holdoff_quant[11].IN1
holdoff_quant[12] => holdoff_quant[12].IN1
holdoff_quant[13] => holdoff_quant[13].IN1
holdoff_quant[14] => holdoff_quant[14].IN1
holdoff_quant[15] => holdoff_quant[15].IN1
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1
eccstatus_rxff[0] <= altera_tse_rx_min_ff:U_RXFF.eccstatus
eccstatus_rxff[1] <= altera_tse_rx_min_ff:U_RXFF.eccstatus
eccstatus_txff[0] <= altera_tse_tx_min_ff:U_TXFF.eccstatus
eccstatus_txff[1] <= altera_tse_tx_min_ff:U_TXFF.eccstatus
eccstatus_hash[0] <= altera_tse_top_1geth:U_GETH.eccstatus_hash
eccstatus_hash[1] <= altera_tse_top_1geth:U_GETH.eccstatus_hash


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN3
rx_clk => rx_clk.IN2
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN3
txclk_ena => txclk_ena.IN2
reg_clk => reg_clk.IN1
mii_align_err => mii_align_err.IN1
gm_rx_crs => gm_rx_crs.IN1
gm_rx_col => gm_rx_col.IN2
col <= col.DB_MAX_OUTPUT_PORT_TYPE
late_col => late_col.IN1
excess_col => excess_col.IN1
crs <= altera_tse_mac_tx:U_TX.crs
gm_rx_d[0] => gm_rx_d[0].IN2
gm_rx_d[1] => gm_rx_d[1].IN2
gm_rx_d[2] => gm_rx_d[2].IN2
gm_rx_d[3] => gm_rx_d[3].IN2
gm_rx_d[4] => gm_rx_d[4].IN2
gm_rx_d[5] => gm_rx_d[5].IN2
gm_rx_d[6] => gm_rx_d[6].IN2
gm_rx_d[7] => gm_rx_d[7].IN2
gm_rx_en => gm_rx_en.IN2
gm_rx_err => gm_rx_err.IN1
gm_tx_d[0] <= gm_tx_d_i[0].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[1] <= gm_tx_d_i[1].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[2] <= gm_tx_d_i[2].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[3] <= gm_tx_d_i[3].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[4] <= gm_tx_d_i[4].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[5] <= gm_tx_d_i[5].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[6] <= gm_tx_d_i[6].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[7] <= gm_tx_d_i[7].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_en <= gm_tx_en_i.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_err <= gm_tx_err_i.DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[0] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[1] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[2] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[3] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[4] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[5] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[6] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[7] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[8] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[9] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[10] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[11] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[12] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[13] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[14] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[15] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[16] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[17] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[18] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[19] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[20] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[21] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[22] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_wren <= altera_tse_mac_rx:U_RX.rx_stat_wren
rx_data_int[0] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[1] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[2] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[3] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[4] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[5] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[6] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[7] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_a_full => rx_a_full.IN1
rx_sop_int <= altera_tse_mac_rx:U_RX.rx_sop_int
rx_eop_int <= altera_tse_mac_rx:U_RX.rx_eop_int
rx_wren_int <= altera_tse_mac_rx:U_RX.rx_wren_int
rx_data_val <= altera_tse_mac_rx:U_RX.rx_data_val
rx_ucast <= altera_tse_mac_rx:U_RX.rx_ucast
rx_bcast <= altera_tse_mac_rx:U_RX.rx_bcast
rx_mcast <= altera_tse_mac_rx:U_RX.rx_mcast
rx_vlan <= altera_tse_mac_rx:U_RX.rx_vlan
tx_stat_empty => tx_stat_empty.IN1
tx_stat => tx_stat.IN1
tx_stat_rden <= altera_tse_mac_tx:U_TX.tx_stat_rden
rx_septy => rx_septy.IN1
tx_data_int[0] => tx_data_int[0].IN1
tx_data_int[1] => tx_data_int[1].IN1
tx_data_int[2] => tx_data_int[2].IN1
tx_data_int[3] => tx_data_int[3].IN1
tx_data_int[4] => tx_data_int[4].IN1
tx_data_int[5] => tx_data_int[5].IN1
tx_data_int[6] => tx_data_int[6].IN1
tx_data_int[7] => tx_data_int[7].IN1
tx_sav_int => tx_sav_int.IN1
tx_empty => tx_empty.IN1
tx_sop_int => tx_sop_int.IN1
tx_eop_int => tx_eop_int.IN1
tx_rden_int <= altera_tse_mac_tx:U_TX.tx_rden_int
tx_ff_uflow <= altera_tse_mac_tx:U_TX.tx_ff_uflow
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN2
mac_addr[1] => mac_addr[1].IN2
mac_addr[2] => mac_addr[2].IN2
mac_addr[3] => mac_addr[3].IN2
mac_addr[4] => mac_addr[4].IN2
mac_addr[5] => mac_addr[5].IN2
mac_addr[6] => mac_addr[6].IN2
mac_addr[7] => mac_addr[7].IN2
mac_addr[8] => mac_addr[8].IN2
mac_addr[9] => mac_addr[9].IN2
mac_addr[10] => mac_addr[10].IN2
mac_addr[11] => mac_addr[11].IN2
mac_addr[12] => mac_addr[12].IN2
mac_addr[13] => mac_addr[13].IN2
mac_addr[14] => mac_addr[14].IN2
mac_addr[15] => mac_addr[15].IN2
mac_addr[16] => mac_addr[16].IN2
mac_addr[17] => mac_addr[17].IN2
mac_addr[18] => mac_addr[18].IN2
mac_addr[19] => mac_addr[19].IN2
mac_addr[20] => mac_addr[20].IN2
mac_addr[21] => mac_addr[21].IN2
mac_addr[22] => mac_addr[22].IN2
mac_addr[23] => mac_addr[23].IN2
mac_addr[24] => mac_addr[24].IN2
mac_addr[25] => mac_addr[25].IN2
mac_addr[26] => mac_addr[26].IN2
mac_addr[27] => mac_addr[27].IN2
mac_addr[28] => mac_addr[28].IN2
mac_addr[29] => mac_addr[29].IN2
mac_addr[30] => mac_addr[30].IN2
mac_addr[31] => mac_addr[31].IN2
mac_addr[32] => mac_addr[32].IN2
mac_addr[33] => mac_addr[33].IN2
mac_addr[34] => mac_addr[34].IN2
mac_addr[35] => mac_addr[35].IN2
mac_addr[36] => mac_addr[36].IN2
mac_addr[37] => mac_addr[37].IN2
mac_addr[38] => mac_addr[38].IN2
mac_addr[39] => mac_addr[39].IN2
mac_addr[40] => mac_addr[40].IN2
mac_addr[41] => mac_addr[41].IN2
mac_addr[42] => mac_addr[42].IN2
mac_addr[43] => mac_addr[43].IN2
mac_addr[44] => mac_addr[44].IN2
mac_addr[45] => mac_addr[45].IN2
mac_addr[46] => mac_addr[46].IN2
mac_addr[47] => mac_addr[47].IN2
smac_0[0] => smac_0[0].IN2
smac_0[1] => smac_0[1].IN2
smac_0[2] => smac_0[2].IN2
smac_0[3] => smac_0[3].IN2
smac_0[4] => smac_0[4].IN2
smac_0[5] => smac_0[5].IN2
smac_0[6] => smac_0[6].IN2
smac_0[7] => smac_0[7].IN2
smac_0[8] => smac_0[8].IN2
smac_0[9] => smac_0[9].IN2
smac_0[10] => smac_0[10].IN2
smac_0[11] => smac_0[11].IN2
smac_0[12] => smac_0[12].IN2
smac_0[13] => smac_0[13].IN2
smac_0[14] => smac_0[14].IN2
smac_0[15] => smac_0[15].IN2
smac_0[16] => smac_0[16].IN2
smac_0[17] => smac_0[17].IN2
smac_0[18] => smac_0[18].IN2
smac_0[19] => smac_0[19].IN2
smac_0[20] => smac_0[20].IN2
smac_0[21] => smac_0[21].IN2
smac_0[22] => smac_0[22].IN2
smac_0[23] => smac_0[23].IN2
smac_0[24] => smac_0[24].IN2
smac_0[25] => smac_0[25].IN2
smac_0[26] => smac_0[26].IN2
smac_0[27] => smac_0[27].IN2
smac_0[28] => smac_0[28].IN2
smac_0[29] => smac_0[29].IN2
smac_0[30] => smac_0[30].IN2
smac_0[31] => smac_0[31].IN2
smac_0[32] => smac_0[32].IN2
smac_0[33] => smac_0[33].IN2
smac_0[34] => smac_0[34].IN2
smac_0[35] => smac_0[35].IN2
smac_0[36] => smac_0[36].IN2
smac_0[37] => smac_0[37].IN2
smac_0[38] => smac_0[38].IN2
smac_0[39] => smac_0[39].IN2
smac_0[40] => smac_0[40].IN2
smac_0[41] => smac_0[41].IN2
smac_0[42] => smac_0[42].IN2
smac_0[43] => smac_0[43].IN2
smac_0[44] => smac_0[44].IN2
smac_0[45] => smac_0[45].IN2
smac_0[46] => smac_0[46].IN2
smac_0[47] => smac_0[47].IN2
smac_1[0] => smac_1[0].IN2
smac_1[1] => smac_1[1].IN2
smac_1[2] => smac_1[2].IN2
smac_1[3] => smac_1[3].IN2
smac_1[4] => smac_1[4].IN2
smac_1[5] => smac_1[5].IN2
smac_1[6] => smac_1[6].IN2
smac_1[7] => smac_1[7].IN2
smac_1[8] => smac_1[8].IN2
smac_1[9] => smac_1[9].IN2
smac_1[10] => smac_1[10].IN2
smac_1[11] => smac_1[11].IN2
smac_1[12] => smac_1[12].IN2
smac_1[13] => smac_1[13].IN2
smac_1[14] => smac_1[14].IN2
smac_1[15] => smac_1[15].IN2
smac_1[16] => smac_1[16].IN2
smac_1[17] => smac_1[17].IN2
smac_1[18] => smac_1[18].IN2
smac_1[19] => smac_1[19].IN2
smac_1[20] => smac_1[20].IN2
smac_1[21] => smac_1[21].IN2
smac_1[22] => smac_1[22].IN2
smac_1[23] => smac_1[23].IN2
smac_1[24] => smac_1[24].IN2
smac_1[25] => smac_1[25].IN2
smac_1[26] => smac_1[26].IN2
smac_1[27] => smac_1[27].IN2
smac_1[28] => smac_1[28].IN2
smac_1[29] => smac_1[29].IN2
smac_1[30] => smac_1[30].IN2
smac_1[31] => smac_1[31].IN2
smac_1[32] => smac_1[32].IN2
smac_1[33] => smac_1[33].IN2
smac_1[34] => smac_1[34].IN2
smac_1[35] => smac_1[35].IN2
smac_1[36] => smac_1[36].IN2
smac_1[37] => smac_1[37].IN2
smac_1[38] => smac_1[38].IN2
smac_1[39] => smac_1[39].IN2
smac_1[40] => smac_1[40].IN2
smac_1[41] => smac_1[41].IN2
smac_1[42] => smac_1[42].IN2
smac_1[43] => smac_1[43].IN2
smac_1[44] => smac_1[44].IN2
smac_1[45] => smac_1[45].IN2
smac_1[46] => smac_1[46].IN2
smac_1[47] => smac_1[47].IN2
smac_2[0] => smac_2[0].IN2
smac_2[1] => smac_2[1].IN2
smac_2[2] => smac_2[2].IN2
smac_2[3] => smac_2[3].IN2
smac_2[4] => smac_2[4].IN2
smac_2[5] => smac_2[5].IN2
smac_2[6] => smac_2[6].IN2
smac_2[7] => smac_2[7].IN2
smac_2[8] => smac_2[8].IN2
smac_2[9] => smac_2[9].IN2
smac_2[10] => smac_2[10].IN2
smac_2[11] => smac_2[11].IN2
smac_2[12] => smac_2[12].IN2
smac_2[13] => smac_2[13].IN2
smac_2[14] => smac_2[14].IN2
smac_2[15] => smac_2[15].IN2
smac_2[16] => smac_2[16].IN2
smac_2[17] => smac_2[17].IN2
smac_2[18] => smac_2[18].IN2
smac_2[19] => smac_2[19].IN2
smac_2[20] => smac_2[20].IN2
smac_2[21] => smac_2[21].IN2
smac_2[22] => smac_2[22].IN2
smac_2[23] => smac_2[23].IN2
smac_2[24] => smac_2[24].IN2
smac_2[25] => smac_2[25].IN2
smac_2[26] => smac_2[26].IN2
smac_2[27] => smac_2[27].IN2
smac_2[28] => smac_2[28].IN2
smac_2[29] => smac_2[29].IN2
smac_2[30] => smac_2[30].IN2
smac_2[31] => smac_2[31].IN2
smac_2[32] => smac_2[32].IN2
smac_2[33] => smac_2[33].IN2
smac_2[34] => smac_2[34].IN2
smac_2[35] => smac_2[35].IN2
smac_2[36] => smac_2[36].IN2
smac_2[37] => smac_2[37].IN2
smac_2[38] => smac_2[38].IN2
smac_2[39] => smac_2[39].IN2
smac_2[40] => smac_2[40].IN2
smac_2[41] => smac_2[41].IN2
smac_2[42] => smac_2[42].IN2
smac_2[43] => smac_2[43].IN2
smac_2[44] => smac_2[44].IN2
smac_2[45] => smac_2[45].IN2
smac_2[46] => smac_2[46].IN2
smac_2[47] => smac_2[47].IN2
smac_3[0] => smac_3[0].IN2
smac_3[1] => smac_3[1].IN2
smac_3[2] => smac_3[2].IN2
smac_3[3] => smac_3[3].IN2
smac_3[4] => smac_3[4].IN2
smac_3[5] => smac_3[5].IN2
smac_3[6] => smac_3[6].IN2
smac_3[7] => smac_3[7].IN2
smac_3[8] => smac_3[8].IN2
smac_3[9] => smac_3[9].IN2
smac_3[10] => smac_3[10].IN2
smac_3[11] => smac_3[11].IN2
smac_3[12] => smac_3[12].IN2
smac_3[13] => smac_3[13].IN2
smac_3[14] => smac_3[14].IN2
smac_3[15] => smac_3[15].IN2
smac_3[16] => smac_3[16].IN2
smac_3[17] => smac_3[17].IN2
smac_3[18] => smac_3[18].IN2
smac_3[19] => smac_3[19].IN2
smac_3[20] => smac_3[20].IN2
smac_3[21] => smac_3[21].IN2
smac_3[22] => smac_3[22].IN2
smac_3[23] => smac_3[23].IN2
smac_3[24] => smac_3[24].IN2
smac_3[25] => smac_3[25].IN2
smac_3[26] => smac_3[26].IN2
smac_3[27] => smac_3[27].IN2
smac_3[28] => smac_3[28].IN2
smac_3[29] => smac_3[29].IN2
smac_3[30] => smac_3[30].IN2
smac_3[31] => smac_3[31].IN2
smac_3[32] => smac_3[32].IN2
smac_3[33] => smac_3[33].IN2
smac_3[34] => smac_3[34].IN2
smac_3[35] => smac_3[35].IN2
smac_3[36] => smac_3[36].IN2
smac_3[37] => smac_3[37].IN2
smac_3[38] => smac_3[38].IN2
smac_3[39] => smac_3[39].IN2
smac_3[40] => smac_3[40].IN2
smac_3[41] => smac_3[41].IN2
smac_3[42] => smac_3[42].IN2
smac_3[43] => smac_3[43].IN2
smac_3[44] => smac_3[44].IN2
smac_3[45] => smac_3[45].IN2
smac_3[46] => smac_3[46].IN2
smac_3[47] => smac_3[47].IN2
rx_frm_stat_ena <= altera_tse_mac_rx:U_RX.rx_frm_stat_ena
rx_frm_stat_val <= altera_tse_rx_stat_extract:U_RXSTAT.frm_stat_val
rx_total_lgth[0] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[1] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[2] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[3] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[4] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[5] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[6] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[7] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[8] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[9] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[10] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[11] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[12] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[13] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[14] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[15] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_val <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth_val
rx_frm_err <= altera_tse_rx_stat_extract:U_RXSTAT.frm_err
rx_frm_crc_err <= altera_tse_rx_stat_extract:U_RXSTAT.frm_crc_err
rx_frm_length[0] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[1] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[2] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[3] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[4] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[5] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[6] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[7] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[8] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[9] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[10] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[11] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[12] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[13] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[14] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[15] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_vlan <= altera_tse_rx_stat_extract:U_RXSTAT.frm_vlan
rx_frm_stack_vlan <= altera_tse_rx_stat_extract:U_RXSTAT.frm_stack_vlan
rx_frm_unicast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_unicast
rx_frm_broadcast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_broadcast
rx_frm_mltcast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_mltcast
pause_rcv <= pause_rcv_i.DB_MAX_OUTPUT_PORT_TYPE
frm_align_err <= altera_tse_mac_rx:U_RX.frm_align_err
frm_crc_err <= altera_tse_mac_rx:U_RX.frm_crc_err
long_crc_err <= altera_tse_mac_rx:U_RX.long_crc_err
short_crc_err <= altera_tse_mac_rx:U_RX.short_crc_err
frm_discard <= altera_tse_mac_rx:U_RX.frm_discard
tx_frm_stat_val <= altera_tse_tx_stat_extract:U_TXSTAT.frm_stat_val
tx_frm_err <= altera_tse_tx_stat_extract:U_TXSTAT.frm_err
tx_frm_length[0] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[1] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[2] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[3] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[4] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[5] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[6] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[7] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[8] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[9] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[10] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[11] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[12] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[13] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[14] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[15] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_unicast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_unicast
tx_frm_broadcast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_broadcast
tx_frm_mltcast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_mltcast
pause_tx <= altera_tse_mac_tx:U_TX.pause_tx
rx_done <= altera_tse_mac_rx:U_RX.rx_done
enable_tx => enable_tx.IN1
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
src_mac_insert => src_mac_insert.IN1
mac_ena_int => mac_ena_int.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
enable_rx => enable_rx.IN2
promis_en => promis_en.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
no_lgth_check => no_lgth_check.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN2
ethernet_mode => ethernet_mode.IN2
sw_reset => sw_reset.IN1
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
holdoff_quant[0] => holdoff_quant[0].IN1
holdoff_quant[1] => holdoff_quant[1].IN1
holdoff_quant[2] => holdoff_quant[2].IN1
holdoff_quant[3] => holdoff_quant[3].IN1
holdoff_quant[4] => holdoff_quant[4].IN1
holdoff_quant[5] => holdoff_quant[5].IN1
holdoff_quant[6] => holdoff_quant[6].IN1
holdoff_quant[7] => holdoff_quant[7].IN1
holdoff_quant[8] => holdoff_quant[8].IN1
holdoff_quant[9] => holdoff_quant[9].IN1
holdoff_quant[10] => holdoff_quant[10].IN1
holdoff_quant[11] => holdoff_quant[11].IN1
holdoff_quant[12] => holdoff_quant[12].IN1
holdoff_quant[13] => holdoff_quant[13].IN1
holdoff_quant[14] => holdoff_quant[14].IN1
holdoff_quant[15] => holdoff_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
magic_ena => magic_ena.IN2
sleep_ena => sleep_ena.IN2
magic_pkt_ena <= altera_tse_mac_rx:U_RX.magic_pkt_ena
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1
eccstatus_hash[0] <= altera_tse_mac_rx:U_RX.eccstatus_hash
eccstatus_hash[1] <= altera_tse_mac_rx:U_RX.eccstatus_hash


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT
reset => frm_crc_err_r.ACLR
reset => frm_err_r.ACLR
reset => frm_stat_val_r.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_broadcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_stack_vlan~reg0.ACLR
reset => frm_vlan~reg0.ACLR
reset => frm_length[0]~reg0.ACLR
reset => frm_length[1]~reg0.ACLR
reset => frm_length[2]~reg0.ACLR
reset => frm_length[3]~reg0.ACLR
reset => frm_length[4]~reg0.ACLR
reset => frm_length[5]~reg0.ACLR
reset => frm_length[6]~reg0.ACLR
reset => frm_length[7]~reg0.ACLR
reset => frm_length[8]~reg0.ACLR
reset => frm_length[9]~reg0.ACLR
reset => frm_length[10]~reg0.ACLR
reset => frm_length[11]~reg0.ACLR
reset => frm_length[12]~reg0.ACLR
reset => frm_length[13]~reg0.ACLR
reset => frm_length[14]~reg0.ACLR
reset => frm_length[15]~reg0.ACLR
reset => total_lgth_val_d.ACLR
reset => frm_stack_vlan_int.ACLR
reset => frm_vlan_int.ACLR
reset => frm_mltcast_int.ACLR
reset => frm_unicast_int.ACLR
reset => frm_broadcast_int.ACLR
reset => dest_addr[0].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[47].ACLR
reset => frm_length_int[0].ACLR
reset => frm_length_int[1].ACLR
reset => frm_length_int[2].ACLR
reset => frm_length_int[3].ACLR
reset => frm_length_int[4].ACLR
reset => frm_length_int[5].ACLR
reset => frm_length_int[6].ACLR
reset => frm_length_int[7].ACLR
reset => frm_length_int[8].ACLR
reset => frm_length_int[9].ACLR
reset => frm_length_int[10].ACLR
reset => frm_length_int[11].ACLR
reset => frm_length_int[12].ACLR
reset => frm_length_int[13].ACLR
reset => frm_length_int[14].ACLR
reset => frm_length_int[15].ACLR
reset => sop_reg[0].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[7].ACLR
reset => total_lgth_val~reg0.ACLR
reset => total_frm_cnt[0].ACLR
reset => total_frm_cnt[1].ACLR
reset => total_frm_cnt[2].ACLR
reset => total_frm_cnt[3].ACLR
reset => total_frm_cnt[4].ACLR
reset => total_frm_cnt[5].ACLR
reset => total_frm_cnt[6].ACLR
reset => total_frm_cnt[7].ACLR
reset => total_frm_cnt[8].ACLR
reset => total_frm_cnt[9].ACLR
reset => total_frm_cnt[10].ACLR
reset => total_frm_cnt[11].ACLR
reset => total_frm_cnt[12].ACLR
reset => total_frm_cnt[13].ACLR
reset => total_frm_cnt[14].ACLR
reset => total_frm_cnt[15].ACLR
reset => state~7.DATAIN
reset => _.IN1
rx_clk => rx_clk.IN1
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => total_lgth_val.DATAB
clk_ena => total_lgth_val_d.OUTPUTSELECT
clk_ena => frm_stat_val.IN1
clk_ena => frm_err.IN1
clk_ena => frm_crc_err.IN1
clk_ena => total_frm_cnt[15].ENA
clk_ena => total_frm_cnt[14].ENA
clk_ena => total_frm_cnt[13].ENA
clk_ena => total_frm_cnt[12].ENA
clk_ena => total_frm_cnt[11].ENA
clk_ena => total_frm_cnt[10].ENA
clk_ena => total_frm_cnt[9].ENA
clk_ena => total_frm_cnt[8].ENA
clk_ena => total_frm_cnt[7].ENA
clk_ena => total_frm_cnt[6].ENA
clk_ena => total_frm_cnt[5].ENA
clk_ena => total_frm_cnt[4].ENA
clk_ena => total_frm_cnt[3].ENA
clk_ena => total_frm_cnt[2].ENA
clk_ena => total_frm_cnt[1].ENA
clk_ena => total_frm_cnt[0].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
clk_ena => frm_length[15]~reg0.ENA
clk_ena => frm_length[14]~reg0.ENA
clk_ena => frm_length[13]~reg0.ENA
clk_ena => frm_length[12]~reg0.ENA
clk_ena => frm_length[11]~reg0.ENA
clk_ena => frm_length[10]~reg0.ENA
clk_ena => frm_length[9]~reg0.ENA
clk_ena => frm_length[8]~reg0.ENA
clk_ena => frm_length[7]~reg0.ENA
clk_ena => frm_length[6]~reg0.ENA
clk_ena => frm_length[5]~reg0.ENA
clk_ena => frm_length[4]~reg0.ENA
clk_ena => frm_length[3]~reg0.ENA
clk_ena => frm_length[2]~reg0.ENA
clk_ena => frm_length[1]~reg0.ENA
clk_ena => frm_length[0]~reg0.ENA
clk_ena => frm_vlan~reg0.ENA
clk_ena => frm_stack_vlan~reg0.ENA
clk_ena => frm_unicast~reg0.ENA
clk_ena => frm_broadcast~reg0.ENA
clk_ena => frm_crc_err_r.ENA
clk_ena => frm_mltcast~reg0.ENA
clk_ena => frm_stat_val_r.ENA
clk_ena => frm_err_r.ENA
enable_rx => enable_rx.IN1
gmii_en => always1.IN1
gmii_en => sop_reg.IN1
gmii_en => always5.IN1
gmii_en => Selector1.IN3
gmii_en => always1.IN1
gmii_en => nextstate.stm_typ_end_frm.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => Equal0.IN4
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => Equal0.IN7
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => Equal0.IN3
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => Equal0.IN6
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => Equal0.IN2
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => Equal0.IN5
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => Equal0.IN1
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => Equal0.IN0
data_err => frm_err_r.DATAB
data_crc_err => frm_crc_err_r.DATAB
pause_rcv => always11.IN0
cmd_rcv => always11.IN1
data_err_ena => frm_err_r.OUTPUTSELECT
data_err_ena => frm_crc_err_r.OUTPUTSELECT
data_err_ena => frm_stat_val_r.DATAIN
total_lgth[0] <= total_frm_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[1] <= total_frm_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[2] <= total_frm_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[3] <= total_frm_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[4] <= total_frm_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[5] <= total_frm_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[6] <= total_frm_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[7] <= total_frm_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[8] <= total_frm_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[9] <= total_frm_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[10] <= total_frm_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[11] <= total_frm_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[12] <= total_frm_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[13] <= total_frm_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[14] <= total_frm_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[15] <= total_frm_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
total_lgth_val <= total_lgth_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_stat_val <= frm_stat_val.DB_MAX_OUTPUT_PORT_TYPE
frm_err <= frm_err.DB_MAX_OUTPUT_PORT_TYPE
frm_crc_err <= frm_crc_err.DB_MAX_OUTPUT_PORT_TYPE
frm_length[0] <= frm_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[1] <= frm_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[2] <= frm_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[3] <= frm_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[4] <= frm_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[5] <= frm_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[6] <= frm_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[7] <= frm_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[8] <= frm_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[9] <= frm_length[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[10] <= frm_length[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[11] <= frm_length[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[12] <= frm_length[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[13] <= frm_length[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[14] <= frm_length[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[15] <= frm_length[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_vlan <= frm_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_stack_vlan <= frm_stack_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_unicast <= frm_unicast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_broadcast <= frm_broadcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_mltcast <= frm_mltcast~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX
rx_col => rx_col.IN1
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
reset_rx_clk => reset_rx_clk.IN1
reset_tx_clk => _.IN1
sw_reset => sw_reset.IN1
ethernet_mode => ethernet_mode.IN1
rx_clk => rx_clk.IN16
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN1
half_duplex_ena => half_duplex_ena.IN1
no_lgth_check => no_lgth_check.IN1
mii_align_err => always8.IN1
rx_d[0] => rxd_0[0].DATAIN
rx_d[1] => rxd_0[1].DATAIN
rx_d[2] => rxd_0[2].DATAIN
rx_d[3] => rxd_0[3].DATAIN
rx_d[4] => rxd_0[4].DATAIN
rx_d[5] => rxd_0[5].DATAIN
rx_d[6] => rxd_0[6].DATAIN
rx_d[7] => rxd_0[7].DATAIN
rx_en => always1.IN1
rx_en => rx_en_s.IN1
rx_en => rx_err_s.IN0
rx_en => always26.IN1
rx_en => rx_en_reg.DATAIN
rx_en => always26.IN1
rx_en => always1.IN1
rx_en => enable_rx_reg3.ENA
rx_err => rx_err_s.IN1
mac_addr[0] => Equal1.IN15
mac_addr[1] => Equal1.IN14
mac_addr[2] => Equal1.IN13
mac_addr[3] => Equal1.IN12
mac_addr[4] => Equal1.IN11
mac_addr[5] => Equal1.IN10
mac_addr[6] => Equal1.IN9
mac_addr[7] => Equal1.IN8
mac_addr[8] => Equal2.IN15
mac_addr[9] => Equal2.IN14
mac_addr[10] => Equal2.IN13
mac_addr[11] => Equal2.IN12
mac_addr[12] => Equal2.IN11
mac_addr[13] => Equal2.IN10
mac_addr[14] => Equal2.IN9
mac_addr[15] => Equal2.IN8
mac_addr[16] => Equal3.IN15
mac_addr[17] => Equal3.IN14
mac_addr[18] => Equal3.IN13
mac_addr[19] => Equal3.IN12
mac_addr[20] => Equal3.IN11
mac_addr[21] => Equal3.IN10
mac_addr[22] => Equal3.IN9
mac_addr[23] => Equal3.IN8
mac_addr[24] => Equal4.IN15
mac_addr[25] => Equal4.IN14
mac_addr[26] => Equal4.IN13
mac_addr[27] => Equal4.IN12
mac_addr[28] => Equal4.IN11
mac_addr[29] => Equal4.IN10
mac_addr[30] => Equal4.IN9
mac_addr[31] => Equal4.IN8
mac_addr[32] => Equal5.IN15
mac_addr[33] => Equal5.IN14
mac_addr[34] => Equal5.IN13
mac_addr[35] => Equal5.IN12
mac_addr[36] => Equal5.IN11
mac_addr[37] => Equal5.IN10
mac_addr[38] => Equal5.IN9
mac_addr[39] => Equal5.IN8
mac_addr[40] => Equal6.IN15
mac_addr[41] => Equal6.IN14
mac_addr[42] => Equal6.IN13
mac_addr[43] => Equal6.IN12
mac_addr[44] => Equal6.IN11
mac_addr[45] => Equal6.IN10
mac_addr[46] => Equal6.IN9
mac_addr[47] => Equal6.IN8
promis_en => promis_en.IN1
frm_length_max[0] => Equal17.IN3
frm_length_max[1] => Equal17.IN2
frm_length_max[2] => Equal17.IN1
frm_length_max[3] => Equal17.IN0
frm_length_max[4] => Equal18.IN3
frm_length_max[5] => Equal18.IN2
frm_length_max[6] => Equal18.IN1
frm_length_max[7] => Equal18.IN0
frm_length_max[8] => Equal19.IN3
frm_length_max[9] => Equal19.IN2
frm_length_max[10] => Equal19.IN1
frm_length_max[11] => Equal19.IN0
frm_length_max[12] => Equal20.IN3
frm_length_max[13] => Equal20.IN2
frm_length_max[14] => Equal20.IN1
frm_length_max[15] => Equal20.IN0
crc_fwd => crc_fwd.IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
pad_ena => pad_ena.IN1
enable_rx => enable_rx.IN1
mhash_sel => ~NO_FANOUT~
cmd_frm_ena => cmd_frm_ena.IN1
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
magic_pkt_ena <= magic_pkt_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_rcv <= pause_rcv.DB_MAX_OUTPUT_PORT_TYPE
cmd_rcv <= cmd_rcv.DB_MAX_OUTPUT_PORT_TYPE
frm_align_err <= frm_align_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_crc_err <= frm_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
long_crc_err <= long_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
short_crc_err <= short_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_discard <= frm_discard~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[0] <= pause_quant_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[1] <= pause_quant_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[2] <= pause_quant_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[3] <= pause_quant_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[4] <= pause_quant_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[5] <= pause_quant_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[6] <= pause_quant_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[7] <= pause_quant_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[8] <= pause_quant_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[9] <= pause_quant_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[10] <= pause_quant_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[11] <= pause_quant_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[12] <= pause_quant_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[13] <= pause_quant_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[14] <= pause_quant_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[15] <= pause_quant_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_avb <= altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB.dout
reg_clk => ~NO_FANOUT~
hash_wren => ~NO_FANOUT~
hash_wdata => ~NO_FANOUT~
hash_waddr[0] => ~NO_FANOUT~
hash_waddr[1] => ~NO_FANOUT~
hash_waddr[2] => ~NO_FANOUT~
hash_waddr[3] => ~NO_FANOUT~
hash_waddr[4] => ~NO_FANOUT~
hash_waddr[5] => ~NO_FANOUT~
rx_stat_data[0] <= rx_stat_data_s[0].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[1] <= rx_stat_data_s[1].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[2] <= rx_stat_data_s[2].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[3] <= rx_stat_data_s[3].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[4] <= rx_stat_data_s[4].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[5] <= payload_length[0].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[6] <= payload_length[1].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[7] <= payload_length[2].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[8] <= payload_length[3].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[9] <= payload_length[4].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[10] <= payload_length[5].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[11] <= payload_length[6].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[12] <= payload_length[7].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[13] <= payload_length[8].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[14] <= payload_length[9].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[15] <= payload_length[10].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[16] <= payload_length[11].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[17] <= payload_length[12].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[18] <= payload_length[13].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[19] <= payload_length[14].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[20] <= payload_length[15].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[21] <= rx_stat_data_s[5].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[22] <= rx_stat_data_s[6].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_wren <= rx_stat_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_err_ena <= stat_err_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_en <= stat_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_err <= stat_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_crc_err <= stat_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[0] <= stat_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[1] <= stat_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[2] <= stat_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[3] <= stat_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[4] <= stat_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[5] <= stat_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[6] <= stat_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[7] <= stat_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[0] <= rx_data_int[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[1] <= rx_data_int[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[2] <= rx_data_int[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[3] <= rx_data_int[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[4] <= rx_data_int[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[5] <= rx_data_int[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[6] <= rx_data_int[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[7] <= rx_data_int[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_a_full => ok_sfd_discard.IN1
rx_a_full => always22.IN1
rx_a_full => always22.IN1
rx_a_full => always22.IN1
rx_sop_int <= rx_sop_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_eop_int <= rx_eop_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ucast <= rx_ucast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bcast <= rx_bcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_mcast <= rx_mcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_vlan <= rx_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_val <= rx_data_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_wren_int <= rx_wren_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_frm_stat_ena <= rx_frm_stat_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= rx_done_reg.DB_MAX_OUTPUT_PORT_TYPE
eccstatus_hash[0] <= <GND>
eccstatus_hash[1] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC
clk => clk.IN1
clk_ena => clk_ena.IN1
rst => rst.IN1
sof => sof.IN1
data[0] => data_i.DATAB
data[1] => data_i.DATAB
data[2] => data_i.DATAB
data[3] => data_i.DATAB
data[4] => data_i.DATAB
data[5] => data_i.DATAB
data[6] => data_i.DATAB
data[7] => data_i.DATAB
eof => eof_dly[0].DATAIN
check_vld <= eof_dly[2].DB_MAX_OUTPUT_PORT_TYPE
crc_ok <= crc_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[0].ACLR
rst => reg_out[1].ACLR
rst => reg_out[2].ACLR
rst => reg_out[3].ACLR
rst => reg_out[4].ACLR
rst => reg_out[5].ACLR
rst => reg_out[6].ACLR
rst => reg_out[7].ACLR
rst => reg_out[8].ACLR
rst => reg_out[9].ACLR
rst => reg_out[10].ACLR
rst => reg_out[11].ACLR
rst => reg_out[12].ACLR
rst => reg_out[13].ACLR
rst => reg_out[14].ACLR
rst => reg_out[15].ACLR
rst => reg_out[16].ACLR
rst => reg_out[17].ACLR
rst => reg_out[18].ACLR
rst => reg_out[19].ACLR
rst => reg_out[20].ACLR
rst => reg_out[21].ACLR
rst => reg_out[22].ACLR
rst => reg_out[23].ACLR
rst => reg_out[24].ACLR
rst => reg_out[25].ACLR
rst => reg_out[26].ACLR
rst => reg_out[27].ACLR
rst => reg_out[28].ACLR
rst => reg_out[29].ACLR
rst => reg_out[30].ACLR
rst => reg_out[31].ACLR
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN1
data[5] => o1[29].IN1
data[6] => o[30].IN1
data[7] => o[31].IN1
outp[0] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS
clken => shift_reg[4][0].ENA
clken => shift_reg[3][7].ENA
clken => shift_reg[3][6].ENA
clken => shift_reg[3][5].ENA
clken => shift_reg[3][4].ENA
clken => shift_reg[3][3].ENA
clken => shift_reg[3][2].ENA
clken => shift_reg[3][1].ENA
clken => shift_reg[3][0].ENA
clken => shift_reg[2][7].ENA
clken => shift_reg[2][6].ENA
clken => shift_reg[2][5].ENA
clken => shift_reg[2][4].ENA
clken => shift_reg[2][3].ENA
clken => shift_reg[2][2].ENA
clken => shift_reg[2][1].ENA
clken => shift_reg[2][0].ENA
clken => shift_reg[1][7].ENA
clken => shift_reg[1][6].ENA
clken => shift_reg[1][5].ENA
clken => shift_reg[1][4].ENA
clken => shift_reg[1][3].ENA
clken => shift_reg[1][2].ENA
clken => shift_reg[1][1].ENA
clken => shift_reg[1][0].ENA
clken => shift_reg[0][7].ENA
clken => shift_reg[0][6].ENA
clken => shift_reg[0][5].ENA
clken => shift_reg[0][4].ENA
clken => shift_reg[0][3].ENA
clken => shift_reg[0][2].ENA
clken => shift_reg[0][1].ENA
clken => shift_reg[0][0].ENA
clken => shift_reg[4][1].ENA
clken => shift_reg[4][2].ENA
clken => shift_reg[4][3].ENA
clken => shift_reg[4][4].ENA
clken => shift_reg[4][5].ENA
clken => shift_reg[4][6].ENA
clken => shift_reg[4][7].ENA
clken => shift_reg[5][0].ENA
clken => shift_reg[5][1].ENA
clken => shift_reg[5][2].ENA
clken => shift_reg[5][3].ENA
clken => shift_reg[5][4].ENA
clken => shift_reg[5][5].ENA
clken => shift_reg[5][6].ENA
clken => shift_reg[5][7].ENA
clken => shift_reg[6][0].ENA
clken => shift_reg[6][1].ENA
clken => shift_reg[6][2].ENA
clken => shift_reg[6][3].ENA
clken => shift_reg[6][4].ENA
clken => shift_reg[6][5].ENA
clken => shift_reg[6][6].ENA
clken => shift_reg[6][7].ENA
clken => shift_reg[7][0].ENA
clken => shift_reg[7][1].ENA
clken => shift_reg[7][2].ENA
clken => shift_reg[7][3].ENA
clken => shift_reg[7][4].ENA
clken => shift_reg[7][5].ENA
clken => shift_reg[7][6].ENA
clken => shift_reg[7][7].ENA
clken => shift_reg[8][0].ENA
clken => shift_reg[8][1].ENA
clken => shift_reg[8][2].ENA
clken => shift_reg[8][3].ENA
clken => shift_reg[8][4].ENA
clken => shift_reg[8][5].ENA
clken => shift_reg[8][6].ENA
clken => shift_reg[8][7].ENA
clken => shift_reg[9][0].ENA
clken => shift_reg[9][1].ENA
clken => shift_reg[9][2].ENA
clken => shift_reg[9][3].ENA
clken => shift_reg[9][4].ENA
clken => shift_reg[9][5].ENA
clken => shift_reg[9][6].ENA
clken => shift_reg[9][7].ENA
clken => shift_reg[10][0].ENA
clken => shift_reg[10][1].ENA
clken => shift_reg[10][2].ENA
clken => shift_reg[10][3].ENA
clken => shift_reg[10][4].ENA
clken => shift_reg[10][5].ENA
clken => shift_reg[10][6].ENA
clken => shift_reg[10][7].ENA
clken => shift_reg[11][0].ENA
clken => shift_reg[11][1].ENA
clken => shift_reg[11][2].ENA
clken => shift_reg[11][3].ENA
clken => shift_reg[11][4].ENA
clken => shift_reg[11][5].ENA
clken => shift_reg[11][6].ENA
clken => shift_reg[11][7].ENA
clken => shift_reg[12][0].ENA
clken => shift_reg[12][1].ENA
clken => shift_reg[12][2].ENA
clken => shift_reg[12][3].ENA
clken => shift_reg[12][4].ENA
clken => shift_reg[12][5].ENA
clken => shift_reg[12][6].ENA
clken => shift_reg[12][7].ENA
clken => shift_reg[13][0].ENA
clken => shift_reg[13][1].ENA
clken => shift_reg[13][2].ENA
clken => shift_reg[13][3].ENA
clken => shift_reg[13][4].ENA
clken => shift_reg[13][5].ENA
clken => shift_reg[13][6].ENA
clken => shift_reg[13][7].ENA
clken => shift_reg[14][0].ENA
clken => shift_reg[14][1].ENA
clken => shift_reg[14][2].ENA
clken => shift_reg[14][3].ENA
clken => shift_reg[14][4].ENA
clken => shift_reg[14][5].ENA
clken => shift_reg[14][6].ENA
clken => shift_reg[14][7].ENA
clken => shift_reg[15][0].ENA
clken => shift_reg[15][1].ENA
clken => shift_reg[15][2].ENA
clken => shift_reg[15][3].ENA
clken => shift_reg[15][4].ENA
clken => shift_reg[15][5].ENA
clken => shift_reg[15][6].ENA
clken => shift_reg[15][7].ENA
clock => shift_reg[0][0].CLK
clock => shift_reg[0][1].CLK
clock => shift_reg[0][2].CLK
clock => shift_reg[0][3].CLK
clock => shift_reg[0][4].CLK
clock => shift_reg[0][5].CLK
clock => shift_reg[0][6].CLK
clock => shift_reg[0][7].CLK
clock => shift_reg[1][0].CLK
clock => shift_reg[1][1].CLK
clock => shift_reg[1][2].CLK
clock => shift_reg[1][3].CLK
clock => shift_reg[1][4].CLK
clock => shift_reg[1][5].CLK
clock => shift_reg[1][6].CLK
clock => shift_reg[1][7].CLK
clock => shift_reg[2][0].CLK
clock => shift_reg[2][1].CLK
clock => shift_reg[2][2].CLK
clock => shift_reg[2][3].CLK
clock => shift_reg[2][4].CLK
clock => shift_reg[2][5].CLK
clock => shift_reg[2][6].CLK
clock => shift_reg[2][7].CLK
clock => shift_reg[3][0].CLK
clock => shift_reg[3][1].CLK
clock => shift_reg[3][2].CLK
clock => shift_reg[3][3].CLK
clock => shift_reg[3][4].CLK
clock => shift_reg[3][5].CLK
clock => shift_reg[3][6].CLK
clock => shift_reg[3][7].CLK
clock => shift_reg[4][0].CLK
clock => shift_reg[4][1].CLK
clock => shift_reg[4][2].CLK
clock => shift_reg[4][3].CLK
clock => shift_reg[4][4].CLK
clock => shift_reg[4][5].CLK
clock => shift_reg[4][6].CLK
clock => shift_reg[4][7].CLK
clock => shift_reg[5][0].CLK
clock => shift_reg[5][1].CLK
clock => shift_reg[5][2].CLK
clock => shift_reg[5][3].CLK
clock => shift_reg[5][4].CLK
clock => shift_reg[5][5].CLK
clock => shift_reg[5][6].CLK
clock => shift_reg[5][7].CLK
clock => shift_reg[6][0].CLK
clock => shift_reg[6][1].CLK
clock => shift_reg[6][2].CLK
clock => shift_reg[6][3].CLK
clock => shift_reg[6][4].CLK
clock => shift_reg[6][5].CLK
clock => shift_reg[6][6].CLK
clock => shift_reg[6][7].CLK
clock => shift_reg[7][0].CLK
clock => shift_reg[7][1].CLK
clock => shift_reg[7][2].CLK
clock => shift_reg[7][3].CLK
clock => shift_reg[7][4].CLK
clock => shift_reg[7][5].CLK
clock => shift_reg[7][6].CLK
clock => shift_reg[7][7].CLK
clock => shift_reg[8][0].CLK
clock => shift_reg[8][1].CLK
clock => shift_reg[8][2].CLK
clock => shift_reg[8][3].CLK
clock => shift_reg[8][4].CLK
clock => shift_reg[8][5].CLK
clock => shift_reg[8][6].CLK
clock => shift_reg[8][7].CLK
clock => shift_reg[9][0].CLK
clock => shift_reg[9][1].CLK
clock => shift_reg[9][2].CLK
clock => shift_reg[9][3].CLK
clock => shift_reg[9][4].CLK
clock => shift_reg[9][5].CLK
clock => shift_reg[9][6].CLK
clock => shift_reg[9][7].CLK
clock => shift_reg[10][0].CLK
clock => shift_reg[10][1].CLK
clock => shift_reg[10][2].CLK
clock => shift_reg[10][3].CLK
clock => shift_reg[10][4].CLK
clock => shift_reg[10][5].CLK
clock => shift_reg[10][6].CLK
clock => shift_reg[10][7].CLK
clock => shift_reg[11][0].CLK
clock => shift_reg[11][1].CLK
clock => shift_reg[11][2].CLK
clock => shift_reg[11][3].CLK
clock => shift_reg[11][4].CLK
clock => shift_reg[11][5].CLK
clock => shift_reg[11][6].CLK
clock => shift_reg[11][7].CLK
clock => shift_reg[12][0].CLK
clock => shift_reg[12][1].CLK
clock => shift_reg[12][2].CLK
clock => shift_reg[12][3].CLK
clock => shift_reg[12][4].CLK
clock => shift_reg[12][5].CLK
clock => shift_reg[12][6].CLK
clock => shift_reg[12][7].CLK
clock => shift_reg[13][0].CLK
clock => shift_reg[13][1].CLK
clock => shift_reg[13][2].CLK
clock => shift_reg[13][3].CLK
clock => shift_reg[13][4].CLK
clock => shift_reg[13][5].CLK
clock => shift_reg[13][6].CLK
clock => shift_reg[13][7].CLK
clock => shift_reg[14][0].CLK
clock => shift_reg[14][1].CLK
clock => shift_reg[14][2].CLK
clock => shift_reg[14][3].CLK
clock => shift_reg[14][4].CLK
clock => shift_reg[14][5].CLK
clock => shift_reg[14][6].CLK
clock => shift_reg[14][7].CLK
clock => shift_reg[15][0].CLK
clock => shift_reg[15][1].CLK
clock => shift_reg[15][2].CLK
clock => shift_reg[15][3].CLK
clock => shift_reg[15][4].CLK
clock => shift_reg[15][5].CLK
clock => shift_reg[15][6].CLK
clock => shift_reg[15][7].CLK
shiftin[0] => shift_reg[0][0].DATAIN
shiftin[1] => shift_reg[0][1].DATAIN
shiftin[2] => shift_reg[0][2].DATAIN
shiftin[3] => shift_reg[0][3].DATAIN
shiftin[4] => shift_reg[0][4].DATAIN
shiftin[5] => shift_reg[0][5].DATAIN
shiftin[6] => shift_reg[0][6].DATAIN
shiftin[7] => shift_reg[0][7].DATAIN
taps[0] <= shift_reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
taps[1] <= shift_reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
taps[2] <= shift_reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
taps[3] <= shift_reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
taps[4] <= shift_reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
taps[5] <= shift_reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
taps[6] <= shift_reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
taps[7] <= shift_reg[15][7].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT
col => always0.IN0
col => always2.IN1
col => late_excess_col_reg.OUTPUTSELECT
late_col => always2.IN0
excess_col => always2.IN1
reset => frm_err~reg0.ACLR
reset => frm_stat_val~reg0.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_broadcast~reg0.ACLR
reset => type_length[0].ACLR
reset => type_length[1].ACLR
reset => type_length[2].ACLR
reset => type_length[3].ACLR
reset => type_length[4].ACLR
reset => type_length[5].ACLR
reset => type_length[6].ACLR
reset => type_length[7].ACLR
reset => type_length[8].ACLR
reset => type_length[9].ACLR
reset => type_length[10].ACLR
reset => type_length[11].ACLR
reset => type_length[12].ACLR
reset => type_length[13].ACLR
reset => type_length[14].ACLR
reset => type_length[15].ACLR
reset => dest_addr[0].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[47].ACLR
reset => frm_cnt[0].ACLR
reset => frm_cnt[1].ACLR
reset => frm_cnt[2].ACLR
reset => frm_cnt[3].ACLR
reset => frm_cnt[4].ACLR
reset => frm_cnt[5].ACLR
reset => frm_cnt[6].ACLR
reset => frm_cnt[7].ACLR
reset => frm_cnt[8].ACLR
reset => frm_cnt[9].ACLR
reset => frm_cnt[10].ACLR
reset => frm_cnt[11].ACLR
reset => frm_cnt[12].ACLR
reset => frm_cnt[13].ACLR
reset => frm_cnt[14].ACLR
reset => frm_cnt[15].ACLR
reset => frm_stack_vlan.ACLR
reset => frm_vlan.ACLR
reset => sop_reg[0].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[7].ACLR
reset => sop_reg[8].ACLR
reset => sop_reg[9].ACLR
reset => sop_reg[10].ACLR
reset => sop_reg[11].ACLR
reset => sop_reg[12].ACLR
reset => sop_reg[13].ACLR
reset => sop_reg[14].ACLR
reset => sop_reg[15].ACLR
reset => sop_reg[16].ACLR
reset => sop_reg[17].ACLR
reset => sop_reg[18].ACLR
reset => sop_reg[19].ACLR
reset => sop_reg[20].ACLR
reset => sop_reg[21].ACLR
reset => sop_reg[22].ACLR
reset => sop_reg[23].ACLR
reset => sop_reg[24].ACLR
reset => sop_reg[25].ACLR
reset => late_excess_col_reg.ACLR
reset => frm_err_reg.ACLR
reset => col_reg.ACLR
tx_clk => frm_err~reg0.CLK
tx_clk => frm_stat_val~reg0.CLK
tx_clk => frm_mltcast~reg0.CLK
tx_clk => frm_unicast~reg0.CLK
tx_clk => frm_broadcast~reg0.CLK
tx_clk => type_length[0].CLK
tx_clk => type_length[1].CLK
tx_clk => type_length[2].CLK
tx_clk => type_length[3].CLK
tx_clk => type_length[4].CLK
tx_clk => type_length[5].CLK
tx_clk => type_length[6].CLK
tx_clk => type_length[7].CLK
tx_clk => type_length[8].CLK
tx_clk => type_length[9].CLK
tx_clk => type_length[10].CLK
tx_clk => type_length[11].CLK
tx_clk => type_length[12].CLK
tx_clk => type_length[13].CLK
tx_clk => type_length[14].CLK
tx_clk => type_length[15].CLK
tx_clk => dest_addr[0].CLK
tx_clk => dest_addr[1].CLK
tx_clk => dest_addr[2].CLK
tx_clk => dest_addr[3].CLK
tx_clk => dest_addr[4].CLK
tx_clk => dest_addr[5].CLK
tx_clk => dest_addr[6].CLK
tx_clk => dest_addr[7].CLK
tx_clk => dest_addr[8].CLK
tx_clk => dest_addr[9].CLK
tx_clk => dest_addr[10].CLK
tx_clk => dest_addr[11].CLK
tx_clk => dest_addr[12].CLK
tx_clk => dest_addr[13].CLK
tx_clk => dest_addr[14].CLK
tx_clk => dest_addr[15].CLK
tx_clk => dest_addr[16].CLK
tx_clk => dest_addr[17].CLK
tx_clk => dest_addr[18].CLK
tx_clk => dest_addr[19].CLK
tx_clk => dest_addr[20].CLK
tx_clk => dest_addr[21].CLK
tx_clk => dest_addr[22].CLK
tx_clk => dest_addr[23].CLK
tx_clk => dest_addr[24].CLK
tx_clk => dest_addr[25].CLK
tx_clk => dest_addr[26].CLK
tx_clk => dest_addr[27].CLK
tx_clk => dest_addr[28].CLK
tx_clk => dest_addr[29].CLK
tx_clk => dest_addr[30].CLK
tx_clk => dest_addr[31].CLK
tx_clk => dest_addr[32].CLK
tx_clk => dest_addr[33].CLK
tx_clk => dest_addr[34].CLK
tx_clk => dest_addr[35].CLK
tx_clk => dest_addr[36].CLK
tx_clk => dest_addr[37].CLK
tx_clk => dest_addr[38].CLK
tx_clk => dest_addr[39].CLK
tx_clk => dest_addr[40].CLK
tx_clk => dest_addr[41].CLK
tx_clk => dest_addr[42].CLK
tx_clk => dest_addr[43].CLK
tx_clk => dest_addr[44].CLK
tx_clk => dest_addr[45].CLK
tx_clk => dest_addr[46].CLK
tx_clk => dest_addr[47].CLK
tx_clk => frm_cnt[0].CLK
tx_clk => frm_cnt[1].CLK
tx_clk => frm_cnt[2].CLK
tx_clk => frm_cnt[3].CLK
tx_clk => frm_cnt[4].CLK
tx_clk => frm_cnt[5].CLK
tx_clk => frm_cnt[6].CLK
tx_clk => frm_cnt[7].CLK
tx_clk => frm_cnt[8].CLK
tx_clk => frm_cnt[9].CLK
tx_clk => frm_cnt[10].CLK
tx_clk => frm_cnt[11].CLK
tx_clk => frm_cnt[12].CLK
tx_clk => frm_cnt[13].CLK
tx_clk => frm_cnt[14].CLK
tx_clk => frm_cnt[15].CLK
tx_clk => frm_stack_vlan.CLK
tx_clk => frm_vlan.CLK
tx_clk => sop_reg[0].CLK
tx_clk => sop_reg[1].CLK
tx_clk => sop_reg[2].CLK
tx_clk => sop_reg[3].CLK
tx_clk => sop_reg[4].CLK
tx_clk => sop_reg[5].CLK
tx_clk => sop_reg[6].CLK
tx_clk => sop_reg[7].CLK
tx_clk => sop_reg[8].CLK
tx_clk => sop_reg[9].CLK
tx_clk => sop_reg[10].CLK
tx_clk => sop_reg[11].CLK
tx_clk => sop_reg[12].CLK
tx_clk => sop_reg[13].CLK
tx_clk => sop_reg[14].CLK
tx_clk => sop_reg[15].CLK
tx_clk => sop_reg[16].CLK
tx_clk => sop_reg[17].CLK
tx_clk => sop_reg[18].CLK
tx_clk => sop_reg[19].CLK
tx_clk => sop_reg[20].CLK
tx_clk => sop_reg[21].CLK
tx_clk => sop_reg[22].CLK
tx_clk => sop_reg[23].CLK
tx_clk => sop_reg[24].CLK
tx_clk => sop_reg[25].CLK
tx_clk => late_excess_col_reg.CLK
tx_clk => frm_err_reg.CLK
tx_clk => col_reg.CLK
clk_ena => frm_err.IN1
clk_ena => frm_stat_val.DATAB
clk_ena => col_reg.ENA
clk_ena => frm_err_reg.ENA
clk_ena => sop_reg[25].ENA
clk_ena => sop_reg[24].ENA
clk_ena => sop_reg[23].ENA
clk_ena => sop_reg[22].ENA
clk_ena => sop_reg[21].ENA
clk_ena => sop_reg[20].ENA
clk_ena => sop_reg[19].ENA
clk_ena => sop_reg[18].ENA
clk_ena => sop_reg[17].ENA
clk_ena => sop_reg[16].ENA
clk_ena => sop_reg[15].ENA
clk_ena => sop_reg[14].ENA
clk_ena => sop_reg[13].ENA
clk_ena => sop_reg[12].ENA
clk_ena => sop_reg[11].ENA
clk_ena => sop_reg[10].ENA
clk_ena => sop_reg[9].ENA
clk_ena => sop_reg[8].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => frm_cnt[15].ENA
clk_ena => frm_cnt[14].ENA
clk_ena => frm_cnt[13].ENA
clk_ena => frm_cnt[12].ENA
clk_ena => frm_cnt[11].ENA
clk_ena => frm_cnt[10].ENA
clk_ena => frm_cnt[9].ENA
clk_ena => frm_cnt[8].ENA
clk_ena => frm_cnt[7].ENA
clk_ena => frm_cnt[6].ENA
clk_ena => frm_cnt[5].ENA
clk_ena => frm_cnt[4].ENA
clk_ena => frm_cnt[3].ENA
clk_ena => frm_cnt[2].ENA
clk_ena => frm_cnt[1].ENA
clk_ena => frm_cnt[0].ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
clk_ena => type_length[15].ENA
clk_ena => type_length[14].ENA
clk_ena => type_length[13].ENA
clk_ena => type_length[12].ENA
clk_ena => type_length[11].ENA
clk_ena => type_length[10].ENA
clk_ena => type_length[9].ENA
clk_ena => type_length[8].ENA
clk_ena => type_length[7].ENA
clk_ena => type_length[6].ENA
clk_ena => type_length[5].ENA
clk_ena => type_length[4].ENA
clk_ena => type_length[3].ENA
clk_ena => type_length[2].ENA
clk_ena => type_length[1].ENA
clk_ena => type_length[0].ENA
data_en => always0.IN1
data_en => always1.IN1
data_en => sop_reg.DATAA
data_en => always5.IN1
data_en => always0.IN1
data_err => data_err_temp.IN1
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => type_length.DATAB
data[0] => type_length.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => type_length.DATAB
data[1] => type_length.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => type_length.DATAB
data[2] => type_length.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => type_length.DATAB
data[3] => type_length.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => type_length.DATAB
data[4] => type_length.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => type_length.DATAB
data[5] => type_length.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => type_length.DATAB
data[6] => type_length.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => type_length.DATAB
data[7] => type_length.DATAB
frm_stat_val <= frm_stat_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_err <= frm_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[0] <= frm_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
frm_length[1] <= frm_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
frm_length[2] <= frm_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
frm_length[3] <= frm_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
frm_length[4] <= frm_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length[5] <= frm_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
frm_length[6] <= frm_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
frm_length[7] <= frm_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
frm_length[8] <= frm_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
frm_length[9] <= frm_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
frm_length[10] <= frm_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
frm_length[11] <= frm_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
frm_length[12] <= frm_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
frm_length[13] <= frm_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
frm_length[14] <= frm_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
frm_length[15] <= frm_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
frm_unicast <= frm_unicast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_broadcast <= frm_broadcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_mltcast <= frm_mltcast~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX
gm_rx_col => always2.IN1
gm_rx_col => gm_rx_col_reg.DATAB
gm_rx_crs => gm_rx_crs.IN1
col <= col_int.DB_MAX_OUTPUT_PORT_TYPE
crs <= altera_eth_tse_std_synchronizer:U_SYNC_6.dout
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
tx_addr_sel[0] => ~NO_FANOUT~
tx_addr_sel[1] => ~NO_FANOUT~
tx_addr_sel[2] => ~NO_FANOUT~
reset_tx_clk => reset_tx_clk.IN1
tx_clk => tx_clk.IN12
txclk_ena => txclk_ena.IN1
ethernet_mode => ethernet_mode.IN1
half_duplex_ena => half_duplex_ena.IN1
tx_en <= tx_en_s[1].DB_MAX_OUTPUT_PORT_TYPE
tx_d[0] <= rd_14[0].DB_MAX_OUTPUT_PORT_TYPE
tx_d[1] <= rd_14[1].DB_MAX_OUTPUT_PORT_TYPE
tx_d[2] <= rd_14[2].DB_MAX_OUTPUT_PORT_TYPE
tx_d[3] <= rd_14[3].DB_MAX_OUTPUT_PORT_TYPE
tx_d[4] <= rd_14[4].DB_MAX_OUTPUT_PORT_TYPE
tx_d[5] <= rd_14[5].DB_MAX_OUTPUT_PORT_TYPE
tx_d[6] <= rd_14[6].DB_MAX_OUTPUT_PORT_TYPE
tx_d[7] <= rd_14[7].DB_MAX_OUTPUT_PORT_TYPE
tx_err <= tx_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
tx_crc_fwd => crc_fwd.DATAB
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
enable_tx => enable_tx.IN1
mac_ena_int => mac_ena.IN1
mac_addr[0] => rd_3.DATAB
mac_addr[0] => Mux7.IN19
mac_addr[1] => rd_3.DATAB
mac_addr[1] => Mux6.IN19
mac_addr[2] => rd_3.DATAB
mac_addr[2] => Mux5.IN19
mac_addr[3] => rd_3.DATAB
mac_addr[3] => Mux4.IN19
mac_addr[4] => rd_3.DATAB
mac_addr[4] => Mux3.IN19
mac_addr[5] => rd_3.DATAB
mac_addr[5] => Mux2.IN19
mac_addr[6] => rd_3.DATAB
mac_addr[6] => Mux1.IN19
mac_addr[7] => rd_3.DATAB
mac_addr[7] => Mux0.IN19
mac_addr[8] => rd_3.DATAB
mac_addr[8] => Mux7.IN18
mac_addr[9] => rd_3.DATAB
mac_addr[9] => Mux6.IN18
mac_addr[10] => rd_3.DATAB
mac_addr[10] => Mux5.IN18
mac_addr[11] => rd_3.DATAB
mac_addr[11] => Mux4.IN18
mac_addr[12] => rd_3.DATAB
mac_addr[12] => Mux3.IN18
mac_addr[13] => rd_3.DATAB
mac_addr[13] => Mux2.IN18
mac_addr[14] => rd_3.DATAB
mac_addr[14] => Mux1.IN18
mac_addr[15] => rd_3.DATAB
mac_addr[15] => Mux0.IN18
mac_addr[16] => rd_3.DATAB
mac_addr[16] => Mux7.IN17
mac_addr[17] => rd_3.DATAB
mac_addr[17] => Mux6.IN17
mac_addr[18] => rd_3.DATAB
mac_addr[18] => Mux5.IN17
mac_addr[19] => rd_3.DATAB
mac_addr[19] => Mux4.IN17
mac_addr[20] => rd_3.DATAB
mac_addr[20] => Mux3.IN17
mac_addr[21] => rd_3.DATAB
mac_addr[21] => Mux2.IN17
mac_addr[22] => rd_3.DATAB
mac_addr[22] => Mux1.IN17
mac_addr[23] => rd_3.DATAB
mac_addr[23] => Mux0.IN17
mac_addr[24] => rd_3.DATAB
mac_addr[24] => Mux7.IN16
mac_addr[25] => rd_3.DATAB
mac_addr[25] => Mux6.IN16
mac_addr[26] => rd_3.DATAB
mac_addr[26] => Mux5.IN16
mac_addr[27] => rd_3.DATAB
mac_addr[27] => Mux4.IN16
mac_addr[28] => rd_3.DATAB
mac_addr[28] => Mux3.IN16
mac_addr[29] => rd_3.DATAB
mac_addr[29] => Mux2.IN16
mac_addr[30] => rd_3.DATAB
mac_addr[30] => Mux1.IN16
mac_addr[31] => rd_3.DATAB
mac_addr[31] => Mux0.IN16
mac_addr[32] => rd_3.DATAB
mac_addr[32] => Mux7.IN15
mac_addr[33] => rd_3.DATAB
mac_addr[33] => Mux6.IN15
mac_addr[34] => rd_3.DATAB
mac_addr[34] => Mux5.IN15
mac_addr[35] => rd_3.DATAB
mac_addr[35] => Mux4.IN15
mac_addr[36] => rd_3.DATAB
mac_addr[36] => Mux3.IN15
mac_addr[37] => rd_3.DATAB
mac_addr[37] => Mux2.IN15
mac_addr[38] => rd_3.DATAB
mac_addr[38] => Mux1.IN15
mac_addr[39] => rd_3.DATAB
mac_addr[39] => Mux0.IN15
mac_addr[40] => rd_3.DATAB
mac_addr[40] => Mux7.IN14
mac_addr[41] => rd_3.DATAB
mac_addr[41] => Mux6.IN14
mac_addr[42] => rd_3.DATAB
mac_addr[42] => Mux5.IN14
mac_addr[43] => rd_3.DATAB
mac_addr[43] => Mux4.IN14
mac_addr[44] => rd_3.DATAB
mac_addr[44] => Mux3.IN14
mac_addr[45] => rd_3.DATAB
mac_addr[45] => Mux2.IN14
mac_addr[46] => rd_3.DATAB
mac_addr[46] => Mux1.IN14
mac_addr[47] => rd_3.DATAB
mac_addr[47] => Mux0.IN14
pause_quant_val[0] => pause_latch.DATAB
pause_quant_val[1] => pause_latch.DATAB
pause_quant_val[2] => pause_latch.DATAB
pause_quant_val[3] => pause_latch.DATAB
pause_quant_val[4] => pause_latch.DATAB
pause_quant_val[5] => pause_latch.DATAB
pause_quant_val[6] => pause_latch.DATAB
pause_quant_val[7] => pause_latch.DATAB
pause_quant_val[8] => pause_latch.DATAB
pause_quant_val[9] => pause_latch.DATAB
pause_quant_val[10] => pause_latch.DATAB
pause_quant_val[11] => pause_latch.DATAB
pause_quant_val[12] => pause_latch.DATAB
pause_quant_val[13] => pause_latch.DATAB
pause_quant_val[14] => pause_latch.DATAB
pause_quant_val[15] => pause_latch.DATAB
pause_quant_avb => quant_avb_reg1.DATAIN
pause_quant[0] => Equal27.IN15
pause_quant[0] => pause_frame_quant_val.DATAB
pause_quant[0] => pause_frame_quant_val.DATAB
pause_quant[1] => Equal27.IN14
pause_quant[1] => pause_frame_quant_val.DATAB
pause_quant[1] => pause_frame_quant_val.DATAB
pause_quant[2] => Equal27.IN13
pause_quant[2] => pause_frame_quant_val.DATAB
pause_quant[2] => pause_frame_quant_val.DATAB
pause_quant[3] => Equal27.IN12
pause_quant[3] => pause_frame_quant_val.DATAB
pause_quant[3] => pause_frame_quant_val.DATAB
pause_quant[4] => Equal27.IN11
pause_quant[4] => pause_frame_quant_val.DATAB
pause_quant[4] => pause_frame_quant_val.DATAB
pause_quant[5] => Equal27.IN10
pause_quant[5] => pause_frame_quant_val.DATAB
pause_quant[5] => pause_frame_quant_val.DATAB
pause_quant[6] => Equal27.IN9
pause_quant[6] => pause_frame_quant_val.DATAB
pause_quant[6] => pause_frame_quant_val.DATAB
pause_quant[7] => Equal27.IN8
pause_quant[7] => pause_frame_quant_val.DATAB
pause_quant[7] => pause_frame_quant_val.DATAB
pause_quant[8] => Equal27.IN7
pause_quant[8] => pause_frame_quant_val.DATAB
pause_quant[8] => pause_frame_quant_val.DATAB
pause_quant[9] => Equal27.IN6
pause_quant[9] => pause_frame_quant_val.DATAB
pause_quant[9] => pause_frame_quant_val.DATAB
pause_quant[10] => Equal27.IN5
pause_quant[10] => pause_frame_quant_val.DATAB
pause_quant[10] => pause_frame_quant_val.DATAB
pause_quant[11] => Equal27.IN4
pause_quant[11] => pause_frame_quant_val.DATAB
pause_quant[11] => pause_frame_quant_val.DATAB
pause_quant[12] => Equal27.IN3
pause_quant[12] => pause_frame_quant_val.DATAB
pause_quant[12] => pause_frame_quant_val.DATAB
pause_quant[13] => Equal27.IN2
pause_quant[13] => pause_frame_quant_val.DATAB
pause_quant[13] => pause_frame_quant_val.DATAB
pause_quant[14] => Equal27.IN1
pause_quant[14] => pause_frame_quant_val.DATAB
pause_quant[14] => pause_frame_quant_val.DATAB
pause_quant[15] => Equal27.IN0
pause_quant[15] => pause_frame_quant_val.DATAB
pause_quant[15] => pause_frame_quant_val.DATAB
holdoff_quant[0] => Equal26.IN43
holdoff_quant[1] => Equal26.IN42
holdoff_quant[2] => Equal26.IN41
holdoff_quant[3] => Equal26.IN40
holdoff_quant[4] => Equal26.IN39
holdoff_quant[5] => Equal26.IN38
holdoff_quant[6] => Equal26.IN37
holdoff_quant[7] => Equal26.IN36
holdoff_quant[8] => Equal26.IN35
holdoff_quant[9] => Equal26.IN34
holdoff_quant[10] => Equal26.IN33
holdoff_quant[11] => Equal26.IN32
holdoff_quant[12] => Equal26.IN31
holdoff_quant[13] => Equal26.IN30
holdoff_quant[14] => Equal26.IN29
holdoff_quant[15] => Equal26.IN28
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
pause_tx <= pause_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ff_uflow <= tx_ff_uflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat_empty => always6.IN1
tx_stat_empty => always9.IN1
tx_stat_empty => always11.IN1
tx_stat => always16.IN1
tx_stat_rden <= tx_stat_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_septy => rx_septy.IN1
tx_data_int[0] => rd_1.DATAB
tx_data_int[1] => rd_1.DATAB
tx_data_int[2] => rd_1.DATAB
tx_data_int[3] => rd_1.DATAB
tx_data_int[4] => rd_1.DATAB
tx_data_int[5] => rd_1.DATAB
tx_data_int[6] => rd_1.DATAB
tx_data_int[7] => rd_1.DATAB
tx_sav_int => tx_sav_int_reg.DATAIN
tx_empty => always6.IN1
tx_empty => always9.IN1
tx_empty => always6.IN1
tx_sop_int => always6.IN1
tx_sop_int => sop.DATAB
tx_eop_int => eop_0.IN1
tx_rden_int <= tx_rden_int.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN5
reset_n => reset_n.IN5
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC
clk => clk.IN2
clk_ena => clk_ena.IN2
rst => rst.IN2
sof => sof.IN1
data[0] => data_i.DATAB
data[1] => data_i.DATAB
data[2] => data_i.DATAB
data[3] => data_i.DATAB
data[4] => data_i.DATAB
data[5] => data_i.DATAB
data[6] => data_i.DATAB
data[7] => data_i.DATAB
eof => eof.IN1
crc_vld <= altera_tse_crc32ctl8:U_CTL.crc_vld
crc[0] <= altera_tse_crc32galois8:U_GALS.outp
crc[1] <= altera_tse_crc32galois8:U_GALS.outp
crc[2] <= altera_tse_crc32galois8:U_GALS.outp
crc[3] <= altera_tse_crc32galois8:U_GALS.outp
crc[4] <= altera_tse_crc32galois8:U_GALS.outp
crc[5] <= altera_tse_crc32galois8:U_GALS.outp
crc[6] <= altera_tse_crc32galois8:U_GALS.outp
crc[7] <= altera_tse_crc32galois8:U_GALS.outp
crc[8] <= altera_tse_crc32galois8:U_GALS.outp
crc[9] <= altera_tse_crc32galois8:U_GALS.outp
crc[10] <= altera_tse_crc32galois8:U_GALS.outp
crc[11] <= altera_tse_crc32galois8:U_GALS.outp
crc[12] <= altera_tse_crc32galois8:U_GALS.outp
crc[13] <= altera_tse_crc32galois8:U_GALS.outp
crc[14] <= altera_tse_crc32galois8:U_GALS.outp
crc[15] <= altera_tse_crc32galois8:U_GALS.outp
crc[16] <= altera_tse_crc32galois8:U_GALS.outp
crc[17] <= altera_tse_crc32galois8:U_GALS.outp
crc[18] <= altera_tse_crc32galois8:U_GALS.outp
crc[19] <= altera_tse_crc32galois8:U_GALS.outp
crc[20] <= altera_tse_crc32galois8:U_GALS.outp
crc[21] <= altera_tse_crc32galois8:U_GALS.outp
crc[22] <= altera_tse_crc32galois8:U_GALS.outp
crc[23] <= altera_tse_crc32galois8:U_GALS.outp
crc[24] <= altera_tse_crc32galois8:U_GALS.outp
crc[25] <= altera_tse_crc32galois8:U_GALS.outp
crc[26] <= altera_tse_crc32galois8:U_GALS.outp
crc[27] <= altera_tse_crc32galois8:U_GALS.outp
crc[28] <= altera_tse_crc32galois8:U_GALS.outp
crc[29] <= altera_tse_crc32galois8:U_GALS.outp
crc[30] <= altera_tse_crc32galois8:U_GALS.outp
crc[31] <= altera_tse_crc32galois8:U_GALS.outp


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[0].ACLR
rst => reg_out[1].ACLR
rst => reg_out[2].ACLR
rst => reg_out[3].ACLR
rst => reg_out[4].ACLR
rst => reg_out[5].ACLR
rst => reg_out[6].ACLR
rst => reg_out[7].ACLR
rst => reg_out[8].ACLR
rst => reg_out[9].ACLR
rst => reg_out[10].ACLR
rst => reg_out[11].ACLR
rst => reg_out[12].ACLR
rst => reg_out[13].ACLR
rst => reg_out[14].ACLR
rst => reg_out[15].ACLR
rst => reg_out[16].ACLR
rst => reg_out[17].ACLR
rst => reg_out[18].ACLR
rst => reg_out[19].ACLR
rst => reg_out[20].ACLR
rst => reg_out[21].ACLR
rst => reg_out[22].ACLR
rst => reg_out[23].ACLR
rst => reg_out[24].ACLR
rst => reg_out[25].ACLR
rst => reg_out[26].ACLR
rst => reg_out[27].ACLR
rst => reg_out[28].ACLR
rst => reg_out[29].ACLR
rst => reg_out[30].ACLR
rst => reg_out[31].ACLR
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN1
data[5] => o1[29].IN1
data[6] => o[30].IN1
data[7] => o[31].IN1
outp[0] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL
clk => eof_dly[0].CLK
clk => eof_dly[1].CLK
clk => eof_dly[2].CLK
clk => eof_dly[3].CLK
clk => eof_dly[4].CLK
clk => eof_dly[5].CLK
clk_ena => eof_dly[0].ENA
clk_ena => eof_dly[5].ENA
clk_ena => eof_dly[4].ENA
clk_ena => eof_dly[3].ENA
clk_ena => eof_dly[2].ENA
clk_ena => eof_dly[1].ENA
rst => eof_dly[0].ACLR
rst => eof_dly[1].ACLR
rst => eof_dly[2].ACLR
rst => eof_dly[3].ACLR
rst => eof_dly[4].ACLR
rst => eof_dly[5].ACLR
eof => eof_dly[0].DATAIN
crc_vld <= eof_dly[5].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
reset => magic_detect~reg0.ACLR
reset => pbl_cnt_dec.ACLR
reset => pbl_cnt[0].ACLR
reset => pbl_cnt[1].ACLR
reset => pbl_cnt[2].ACLR
reset => pat_cnt_dec.ACLR
reset => pat_cnt[0].ACLR
reset => pat_cnt[1].ACLR
reset => pat_cnt[2].ACLR
reset => pat_cnt[3].ACLR
reset => addr_match6.ACLR
reset => addr_match5.ACLR
reset => addr_match4.ACLR
reset => addr_match3.ACLR
reset => addr_match2.ACLR
reset => addr_match1.ACLR
reset => pbl_match.ACLR
reset => mac_data_reg[0].ACLR
reset => mac_data_reg[1].ACLR
reset => mac_data_reg[2].ACLR
reset => mac_data_reg[3].ACLR
reset => mac_data_reg[4].ACLR
reset => mac_data_reg[5].ACLR
reset => mac_data_reg[6].ACLR
reset => mac_data_reg[7].ACLR
reset => mac_data_val_reg.ACLR
reset => state~14.DATAIN
reset => _.IN1
rx_clk => rx_clk.IN1
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pbl_cnt.OUTPUTSELECT
clk_ena => pbl_cnt.OUTPUTSELECT
clk_ena => pbl_cnt.OUTPUTSELECT
clk_ena => mac_data_val_reg.ENA
clk_ena => mac_data_reg[7].ENA
clk_ena => mac_data_reg[6].ENA
clk_ena => mac_data_reg[5].ENA
clk_ena => mac_data_reg[4].ENA
clk_ena => mac_data_reg[3].ENA
clk_ena => mac_data_reg[2].ENA
clk_ena => mac_data_reg[1].ENA
clk_ena => mac_data_reg[0].ENA
clk_ena => pbl_match.ENA
clk_ena => addr_match1.ENA
clk_ena => addr_match2.ENA
clk_ena => addr_match3.ENA
clk_ena => addr_match4.ENA
clk_ena => addr_match5.ENA
clk_ena => addr_match6.ENA
clk_ena => pat_cnt_dec.ENA
clk_ena => pbl_cnt_dec.ENA
sw_reset => sw_reset.IN1
magic_pkt_ena => always2.IN1
magic_pkt_ena => Selector4.IN3
magic_pkt_ena => always1.IN1
magic_pkt_ena => nextstate.STM_TYP_WAKE_DONE.DATAB
mac_addr[0] => Equal1.IN15
mac_addr[1] => Equal1.IN14
mac_addr[2] => Equal1.IN13
mac_addr[3] => Equal1.IN12
mac_addr[4] => Equal1.IN11
mac_addr[5] => Equal1.IN10
mac_addr[6] => Equal1.IN9
mac_addr[7] => Equal1.IN8
mac_addr[8] => Equal2.IN15
mac_addr[9] => Equal2.IN14
mac_addr[10] => Equal2.IN13
mac_addr[11] => Equal2.IN12
mac_addr[12] => Equal2.IN11
mac_addr[13] => Equal2.IN10
mac_addr[14] => Equal2.IN9
mac_addr[15] => Equal2.IN8
mac_addr[16] => Equal3.IN15
mac_addr[17] => Equal3.IN14
mac_addr[18] => Equal3.IN13
mac_addr[19] => Equal3.IN12
mac_addr[20] => Equal3.IN11
mac_addr[21] => Equal3.IN10
mac_addr[22] => Equal3.IN9
mac_addr[23] => Equal3.IN8
mac_addr[24] => Equal4.IN15
mac_addr[25] => Equal4.IN14
mac_addr[26] => Equal4.IN13
mac_addr[27] => Equal4.IN12
mac_addr[28] => Equal4.IN11
mac_addr[29] => Equal4.IN10
mac_addr[30] => Equal4.IN9
mac_addr[31] => Equal4.IN8
mac_addr[32] => Equal5.IN15
mac_addr[33] => Equal5.IN14
mac_addr[34] => Equal5.IN13
mac_addr[35] => Equal5.IN12
mac_addr[36] => Equal5.IN11
mac_addr[37] => Equal5.IN10
mac_addr[38] => Equal5.IN9
mac_addr[39] => Equal5.IN8
mac_addr[40] => Equal6.IN15
mac_addr[41] => Equal6.IN14
mac_addr[42] => Equal6.IN13
mac_addr[43] => Equal6.IN12
mac_addr[44] => Equal6.IN11
mac_addr[45] => Equal6.IN10
mac_addr[46] => Equal6.IN9
mac_addr[47] => Equal6.IN8
mac_data_val => always8.IN1
mac_data_val => mac_data_val_reg.DATAIN
mac_data[0] => mac_data_reg[0].DATAIN
mac_data[1] => mac_data_reg[1].DATAIN
mac_data[2] => mac_data_reg[2].DATAIN
mac_data[3] => mac_data_reg[3].DATAIN
mac_data[4] => mac_data_reg[4].DATAIN
mac_data[5] => mac_data_reg[5].DATAIN
mac_data[6] => mac_data_reg[6].DATAIN
mac_data[7] => mac_data_reg[7].DATAIN
magic_detect <= magic_detect~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF
reset_rx_clk => reset_rx_clk.IN2
reset_ff_rx_clk => reset_ff_rx_clk.IN2
sw_reset => sw_reset.IN1
rx_done => rx_done.IN1
sw_reset_done <= sw_reset_done_reg.DB_MAX_OUTPUT_PORT_TYPE
rx_err_frm_disc => rx_err_frm_disc.IN1
rx_shift16 => rx_shift16.IN1
rx_clk => rx_clk.IN3
rx_stat_data[0] => err_stat_sig[0].IN1
rx_stat_data[1] => err_stat_sig[1].IN1
rx_stat_data[2] => err_stat_sig[2].IN1
rx_stat_data[3] => err_stat_sig[3].IN1
rx_stat_data[4] => err_stat_sig[4].IN1
rx_stat_data[5] => err_stat_sig[5].IN1
rx_stat_data[6] => err_stat_sig[6].IN1
rx_stat_data[7] => err_stat_sig[7].IN1
rx_stat_data[8] => err_stat_sig[8].IN1
rx_stat_data[9] => err_stat_sig[9].IN1
rx_stat_data[10] => err_stat_sig[10].IN1
rx_stat_data[11] => err_stat_sig[11].IN1
rx_stat_data[12] => err_stat_sig[12].IN1
rx_stat_data[13] => err_stat_sig[13].IN1
rx_stat_data[14] => err_stat_sig[14].IN1
rx_stat_data[15] => err_stat_sig[15].IN1
rx_stat_data[16] => err_stat_sig[16].IN1
rx_stat_data[17] => err_stat_sig[17].IN1
rx_stat_data[18] => err_stat_sig[18].IN1
rx_stat_data[19] => err_stat_sig[19].IN1
rx_stat_data[20] => err_stat_sig[20].IN1
rx_stat_data[21] => err_stat_sig[21].IN1
rx_stat_data[22] => err_stat_sig[22].IN1
rx_stat_wren => rx_stat_wren.IN1
rx_a_full <= altera_tse_a_fifo_opt_1246:RX_DATA.afull
rx_a_empty <= altera_tse_a_fifo_opt_1246:RX_DATA.aempty
rx_septy <= altera_tse_a_fifo_opt_1246:RX_DATA.septy
rx_data_int[0] => rx_data32.DATAB
rx_data_int[0] => rx_data32.DATAA
rx_data_int[0] => rx_data32.DATAB
rx_data_int[0] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAA
rx_data_int[1] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAA
rx_data_int[2] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAA
rx_data_int[3] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAA
rx_data_int[4] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAA
rx_data_int[5] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAA
rx_data_int[6] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAA
rx_data_int[7] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAB
rx_sop_int => always2.IN0
rx_eop_int => always4.IN0
rx_eop_int => always6.IN1
rx_ucast_int => frm_type32.DATAB
rx_bcast_int => frm_type32.DATAB
rx_mcast_int => frm_type32.DATAB
rx_vlan_int => frm_type32.DATAB
rx_wren_int => always2.IN1
rx_wren_int => byte_empty.OUTPUTSELECT
rx_wren_int => byte_empty.OUTPUTSELECT
rx_wren_int => always4.IN1
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => always6.IN1
sav_section[0] => sav_section[0].IN1
sav_section[1] => sav_section[1].IN1
sav_section[2] => sav_section[2].IN1
sav_section[3] => sav_section[3].IN1
sav_section[4] => sav_section[4].IN1
sav_section[5] => sav_section[5].IN1
sav_section[6] => sav_section[6].IN1
sav_section[7] => sav_section[7].IN1
sav_section[8] => sav_section[8].IN1
sav_section[9] => sav_section[9].IN1
sav_section[10] => sav_section[10].IN1
septy_section[0] => septy_section[0].IN1
septy_section[1] => septy_section[1].IN1
septy_section[2] => septy_section[2].IN1
septy_section[3] => septy_section[3].IN1
septy_section[4] => septy_section[4].IN1
septy_section[5] => septy_section[5].IN1
septy_section[6] => septy_section[6].IN1
septy_section[7] => septy_section[7].IN1
septy_section[8] => septy_section[8].IN1
septy_section[9] => septy_section[9].IN1
septy_section[10] => septy_section[10].IN1
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
af_level[10] => af_level[10].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
ae_level[10] => ae_level[10].IN1
ff_rx_clk => ff_rx_clk.IN7
ff_rx_data[0] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[1] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[2] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[3] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[4] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[5] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[6] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[7] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[8] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[9] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[10] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[11] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[12] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[13] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[14] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[15] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[16] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[17] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[18] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[19] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[20] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[21] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[22] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[23] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[24] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[25] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[26] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[27] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[28] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[29] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[30] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[31] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mod[0] <= ff_rx_mod.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mod[1] <= ff_rx_mod.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_sop <= ff_rx_sop_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_eop <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err <= ff_rx_err.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[0] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[1] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[2] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[3] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[4] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[5] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[6] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[7] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[8] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[9] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[10] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[11] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[12] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[13] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[14] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[15] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[16] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[17] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[18] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[19] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[20] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[21] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[22] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_ucast <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_bcast <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mcast <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_vlan <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_rdy => rx_rdy_reg.DATAIN
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_dval <= dval_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_dsav <= altera_tse_a_fifo_opt_1246:RX_DATA.sav
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN4
wclk_ena => wclk_ena.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
din[36] => din_reg[36].IN1
din[37] => din_reg[37].IN1
din[38] => din_reg[38].IN1
din[39] => din_reg[39].IN1
rclk => rclk.IN4
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[23] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[24] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[25] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[26] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[27] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[28] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[29] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[30] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[31] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[32] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[33] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[34] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[35] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[36] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[37] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[38] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[39] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
section[0] => LessThan4.IN11
section[0] => Equal5.IN10
section[1] => LessThan4.IN10
section[1] => Equal5.IN9
section[2] => LessThan4.IN9
section[2] => Equal5.IN8
section[3] => LessThan4.IN8
section[3] => Equal5.IN7
section[4] => LessThan4.IN7
section[4] => Equal5.IN6
section[5] => LessThan4.IN6
section[5] => Equal5.IN5
section[6] => LessThan4.IN5
section[6] => Equal5.IN4
section[7] => LessThan4.IN4
section[7] => Equal5.IN3
section[8] => LessThan4.IN3
section[8] => Equal5.IN2
section[9] => LessThan4.IN2
section[9] => Equal5.IN1
section[10] => LessThan4.IN1
section[10] => Equal5.IN0
sect_e[0] => LessThan2.IN11
sect_e[0] => Equal1.IN10
sect_e[1] => LessThan2.IN10
sect_e[1] => Equal1.IN9
sect_e[2] => LessThan2.IN9
sect_e[2] => Equal1.IN8
sect_e[3] => LessThan2.IN8
sect_e[3] => Equal1.IN7
sect_e[4] => LessThan2.IN7
sect_e[4] => Equal1.IN6
sect_e[5] => LessThan2.IN6
sect_e[5] => Equal1.IN5
sect_e[6] => LessThan2.IN5
sect_e[6] => Equal1.IN4
sect_e[7] => LessThan2.IN4
sect_e[7] => Equal1.IN3
sect_e[8] => LessThan2.IN3
sect_e[8] => Equal1.IN2
sect_e[9] => LessThan2.IN2
sect_e[9] => Equal1.IN1
sect_e[10] => LessThan2.IN1
sect_e[10] => Equal1.IN0
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
af_level[10] => af_level[10].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
ae_level[10] => ae_level[10].IN1
sav <= sav_flag.DB_MAX_OUTPUT_PORT_TYPE
septy <= septy_flag.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b
q[36] <= altsyncram:altsyncram_component.q_b
q[37] <= altsyncram:altsyncram_component.q_b
q[38] <= altsyncram:altsyncram_component.q_b
q[39] <= altsyncram:altsyncram_component.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_22i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_22i1:auto_generated.data_a[0]
data_a[1] => altsyncram_22i1:auto_generated.data_a[1]
data_a[2] => altsyncram_22i1:auto_generated.data_a[2]
data_a[3] => altsyncram_22i1:auto_generated.data_a[3]
data_a[4] => altsyncram_22i1:auto_generated.data_a[4]
data_a[5] => altsyncram_22i1:auto_generated.data_a[5]
data_a[6] => altsyncram_22i1:auto_generated.data_a[6]
data_a[7] => altsyncram_22i1:auto_generated.data_a[7]
data_a[8] => altsyncram_22i1:auto_generated.data_a[8]
data_a[9] => altsyncram_22i1:auto_generated.data_a[9]
data_a[10] => altsyncram_22i1:auto_generated.data_a[10]
data_a[11] => altsyncram_22i1:auto_generated.data_a[11]
data_a[12] => altsyncram_22i1:auto_generated.data_a[12]
data_a[13] => altsyncram_22i1:auto_generated.data_a[13]
data_a[14] => altsyncram_22i1:auto_generated.data_a[14]
data_a[15] => altsyncram_22i1:auto_generated.data_a[15]
data_a[16] => altsyncram_22i1:auto_generated.data_a[16]
data_a[17] => altsyncram_22i1:auto_generated.data_a[17]
data_a[18] => altsyncram_22i1:auto_generated.data_a[18]
data_a[19] => altsyncram_22i1:auto_generated.data_a[19]
data_a[20] => altsyncram_22i1:auto_generated.data_a[20]
data_a[21] => altsyncram_22i1:auto_generated.data_a[21]
data_a[22] => altsyncram_22i1:auto_generated.data_a[22]
data_a[23] => altsyncram_22i1:auto_generated.data_a[23]
data_a[24] => altsyncram_22i1:auto_generated.data_a[24]
data_a[25] => altsyncram_22i1:auto_generated.data_a[25]
data_a[26] => altsyncram_22i1:auto_generated.data_a[26]
data_a[27] => altsyncram_22i1:auto_generated.data_a[27]
data_a[28] => altsyncram_22i1:auto_generated.data_a[28]
data_a[29] => altsyncram_22i1:auto_generated.data_a[29]
data_a[30] => altsyncram_22i1:auto_generated.data_a[30]
data_a[31] => altsyncram_22i1:auto_generated.data_a[31]
data_a[32] => altsyncram_22i1:auto_generated.data_a[32]
data_a[33] => altsyncram_22i1:auto_generated.data_a[33]
data_a[34] => altsyncram_22i1:auto_generated.data_a[34]
data_a[35] => altsyncram_22i1:auto_generated.data_a[35]
data_a[36] => altsyncram_22i1:auto_generated.data_a[36]
data_a[37] => altsyncram_22i1:auto_generated.data_a[37]
data_a[38] => altsyncram_22i1:auto_generated.data_a[38]
data_a[39] => altsyncram_22i1:auto_generated.data_a[39]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
address_a[0] => altsyncram_22i1:auto_generated.address_a[0]
address_a[1] => altsyncram_22i1:auto_generated.address_a[1]
address_a[2] => altsyncram_22i1:auto_generated.address_a[2]
address_a[3] => altsyncram_22i1:auto_generated.address_a[3]
address_a[4] => altsyncram_22i1:auto_generated.address_a[4]
address_a[5] => altsyncram_22i1:auto_generated.address_a[5]
address_a[6] => altsyncram_22i1:auto_generated.address_a[6]
address_a[7] => altsyncram_22i1:auto_generated.address_a[7]
address_a[8] => altsyncram_22i1:auto_generated.address_a[8]
address_a[9] => altsyncram_22i1:auto_generated.address_a[9]
address_a[10] => altsyncram_22i1:auto_generated.address_a[10]
address_b[0] => altsyncram_22i1:auto_generated.address_b[0]
address_b[1] => altsyncram_22i1:auto_generated.address_b[1]
address_b[2] => altsyncram_22i1:auto_generated.address_b[2]
address_b[3] => altsyncram_22i1:auto_generated.address_b[3]
address_b[4] => altsyncram_22i1:auto_generated.address_b[4]
address_b[5] => altsyncram_22i1:auto_generated.address_b[5]
address_b[6] => altsyncram_22i1:auto_generated.address_b[6]
address_b[7] => altsyncram_22i1:auto_generated.address_b[7]
address_b[8] => altsyncram_22i1:auto_generated.address_b[8]
address_b[9] => altsyncram_22i1:auto_generated.address_b[9]
address_b[10] => altsyncram_22i1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_22i1:auto_generated.clock0
clock1 => altsyncram_22i1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_b[0] <= altsyncram_22i1:auto_generated.q_b[0]
q_b[1] <= altsyncram_22i1:auto_generated.q_b[1]
q_b[2] <= altsyncram_22i1:auto_generated.q_b[2]
q_b[3] <= altsyncram_22i1:auto_generated.q_b[3]
q_b[4] <= altsyncram_22i1:auto_generated.q_b[4]
q_b[5] <= altsyncram_22i1:auto_generated.q_b[5]
q_b[6] <= altsyncram_22i1:auto_generated.q_b[6]
q_b[7] <= altsyncram_22i1:auto_generated.q_b[7]
q_b[8] <= altsyncram_22i1:auto_generated.q_b[8]
q_b[9] <= altsyncram_22i1:auto_generated.q_b[9]
q_b[10] <= altsyncram_22i1:auto_generated.q_b[10]
q_b[11] <= altsyncram_22i1:auto_generated.q_b[11]
q_b[12] <= altsyncram_22i1:auto_generated.q_b[12]
q_b[13] <= altsyncram_22i1:auto_generated.q_b[13]
q_b[14] <= altsyncram_22i1:auto_generated.q_b[14]
q_b[15] <= altsyncram_22i1:auto_generated.q_b[15]
q_b[16] <= altsyncram_22i1:auto_generated.q_b[16]
q_b[17] <= altsyncram_22i1:auto_generated.q_b[17]
q_b[18] <= altsyncram_22i1:auto_generated.q_b[18]
q_b[19] <= altsyncram_22i1:auto_generated.q_b[19]
q_b[20] <= altsyncram_22i1:auto_generated.q_b[20]
q_b[21] <= altsyncram_22i1:auto_generated.q_b[21]
q_b[22] <= altsyncram_22i1:auto_generated.q_b[22]
q_b[23] <= altsyncram_22i1:auto_generated.q_b[23]
q_b[24] <= altsyncram_22i1:auto_generated.q_b[24]
q_b[25] <= altsyncram_22i1:auto_generated.q_b[25]
q_b[26] <= altsyncram_22i1:auto_generated.q_b[26]
q_b[27] <= altsyncram_22i1:auto_generated.q_b[27]
q_b[28] <= altsyncram_22i1:auto_generated.q_b[28]
q_b[29] <= altsyncram_22i1:auto_generated.q_b[29]
q_b[30] <= altsyncram_22i1:auto_generated.q_b[30]
q_b[31] <= altsyncram_22i1:auto_generated.q_b[31]
q_b[32] <= altsyncram_22i1:auto_generated.q_b[32]
q_b[33] <= altsyncram_22i1:auto_generated.q_b[33]
q_b[34] <= altsyncram_22i1:auto_generated.q_b[34]
q_b[35] <= altsyncram_22i1:auto_generated.q_b[35]
q_b[36] <= altsyncram_22i1:auto_generated.q_b[36]
q_b[37] <= altsyncram_22i1:auto_generated.q_b[37]
q_b[38] <= altsyncram_22i1:auto_generated.q_b[38]
q_b[39] <= altsyncram_22i1:auto_generated.q_b[39]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN2
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
rclk => rclk.IN3
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_6sh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6sh1:auto_generated.data_a[0]
data_a[1] => altsyncram_6sh1:auto_generated.data_a[1]
data_a[2] => altsyncram_6sh1:auto_generated.data_a[2]
data_a[3] => altsyncram_6sh1:auto_generated.data_a[3]
data_a[4] => altsyncram_6sh1:auto_generated.data_a[4]
data_a[5] => altsyncram_6sh1:auto_generated.data_a[5]
data_a[6] => altsyncram_6sh1:auto_generated.data_a[6]
data_a[7] => altsyncram_6sh1:auto_generated.data_a[7]
data_a[8] => altsyncram_6sh1:auto_generated.data_a[8]
data_a[9] => altsyncram_6sh1:auto_generated.data_a[9]
data_a[10] => altsyncram_6sh1:auto_generated.data_a[10]
data_a[11] => altsyncram_6sh1:auto_generated.data_a[11]
data_a[12] => altsyncram_6sh1:auto_generated.data_a[12]
data_a[13] => altsyncram_6sh1:auto_generated.data_a[13]
data_a[14] => altsyncram_6sh1:auto_generated.data_a[14]
data_a[15] => altsyncram_6sh1:auto_generated.data_a[15]
data_a[16] => altsyncram_6sh1:auto_generated.data_a[16]
data_a[17] => altsyncram_6sh1:auto_generated.data_a[17]
data_a[18] => altsyncram_6sh1:auto_generated.data_a[18]
data_a[19] => altsyncram_6sh1:auto_generated.data_a[19]
data_a[20] => altsyncram_6sh1:auto_generated.data_a[20]
data_a[21] => altsyncram_6sh1:auto_generated.data_a[21]
data_a[22] => altsyncram_6sh1:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
address_a[0] => altsyncram_6sh1:auto_generated.address_a[0]
address_a[1] => altsyncram_6sh1:auto_generated.address_a[1]
address_a[2] => altsyncram_6sh1:auto_generated.address_a[2]
address_a[3] => altsyncram_6sh1:auto_generated.address_a[3]
address_a[4] => altsyncram_6sh1:auto_generated.address_a[4]
address_a[5] => altsyncram_6sh1:auto_generated.address_a[5]
address_a[6] => altsyncram_6sh1:auto_generated.address_a[6]
address_a[7] => altsyncram_6sh1:auto_generated.address_a[7]
address_a[8] => altsyncram_6sh1:auto_generated.address_a[8]
address_b[0] => altsyncram_6sh1:auto_generated.address_b[0]
address_b[1] => altsyncram_6sh1:auto_generated.address_b[1]
address_b[2] => altsyncram_6sh1:auto_generated.address_b[2]
address_b[3] => altsyncram_6sh1:auto_generated.address_b[3]
address_b[4] => altsyncram_6sh1:auto_generated.address_b[4]
address_b[5] => altsyncram_6sh1:auto_generated.address_b[5]
address_b[6] => altsyncram_6sh1:auto_generated.address_b[6]
address_b[7] => altsyncram_6sh1:auto_generated.address_b[7]
address_b[8] => altsyncram_6sh1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6sh1:auto_generated.clock0
clock1 => altsyncram_6sh1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_b[0] <= altsyncram_6sh1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6sh1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6sh1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6sh1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6sh1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6sh1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6sh1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6sh1:auto_generated.q_b[7]
q_b[8] <= altsyncram_6sh1:auto_generated.q_b[8]
q_b[9] <= altsyncram_6sh1:auto_generated.q_b[9]
q_b[10] <= altsyncram_6sh1:auto_generated.q_b[10]
q_b[11] <= altsyncram_6sh1:auto_generated.q_b[11]
q_b[12] <= altsyncram_6sh1:auto_generated.q_b[12]
q_b[13] <= altsyncram_6sh1:auto_generated.q_b[13]
q_b[14] <= altsyncram_6sh1:auto_generated.q_b[14]
q_b[15] <= altsyncram_6sh1:auto_generated.q_b[15]
q_b[16] <= altsyncram_6sh1:auto_generated.q_b[16]
q_b[17] <= altsyncram_6sh1:auto_generated.q_b[17]
q_b[18] <= altsyncram_6sh1:auto_generated.q_b[18]
q_b[19] <= altsyncram_6sh1:auto_generated.q_b[19]
q_b[20] <= altsyncram_6sh1:auto_generated.q_b[20]
q_b[21] <= altsyncram_6sh1:auto_generated.q_b[21]
q_b[22] <= altsyncram_6sh1:auto_generated.q_b[22]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clkena => b_int[8].ENA
clkena => b_int[7].ENA
clkena => b_int[6].ENA
clkena => b_int[5].ENA
clkena => b_int[4].ENA
clkena => b_int[3].ENA
clkena => b_int[2].ENA
clkena => b_int[1].ENA
clkena => b_out[0]~reg0.ENA
clkena => b_int[0].ENA
clkena => b_out[8]~reg0.ENA
clkena => b_out[7]~reg0.ENA
clkena => b_out[6]~reg0.ENA
clkena => b_out[5]~reg0.ENA
clkena => b_out[4]~reg0.ENA
clkena => b_out[3]~reg0.ENA
clkena => b_out[2]~reg0.ENA
clkena => b_out[1]~reg0.ENA
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF
col => col.IN1
crs => crs.IN1
half_duplex_ena => half_duplex_ena.IN1
excess_col <= altera_tse_retransmit_cntl:U_RETR.excess_col
late_col <= altera_tse_retransmit_cntl:U_RETR.late_col
tx_clk_ena => tx_clk_ena.IN1
reset_tx_clk => reset_tx_clk.IN3
reset_ff_tx_clk => reset_ff_tx_clk.IN2
ethernet_mode => ~NO_FANOUT~
tx_shift16 => tx_shift16.IN1
ff_tx_clk => ff_tx_clk.IN4
ff_tx_data[0] => data_tmp.DATAB
ff_tx_data[0] => data_tmp.DATAB
ff_tx_data[1] => data_tmp.DATAB
ff_tx_data[1] => data_tmp.DATAB
ff_tx_data[2] => data_tmp.DATAB
ff_tx_data[2] => data_tmp.DATAB
ff_tx_data[3] => data_tmp.DATAB
ff_tx_data[3] => data_tmp.DATAB
ff_tx_data[4] => data_tmp.DATAB
ff_tx_data[4] => data_tmp.DATAB
ff_tx_data[5] => data_tmp.DATAB
ff_tx_data[5] => data_tmp.DATAB
ff_tx_data[6] => data_tmp.DATAB
ff_tx_data[6] => data_tmp.DATAB
ff_tx_data[7] => data_tmp.DATAB
ff_tx_data[7] => data_tmp.DATAB
ff_tx_data[8] => data_tmp.DATAB
ff_tx_data[8] => data_tmp.DATAB
ff_tx_data[9] => data_tmp.DATAB
ff_tx_data[9] => data_tmp.DATAB
ff_tx_data[10] => data_tmp.DATAB
ff_tx_data[10] => data_tmp.DATAB
ff_tx_data[11] => data_tmp.DATAB
ff_tx_data[11] => data_tmp.DATAB
ff_tx_data[12] => data_tmp.DATAB
ff_tx_data[12] => data_tmp.DATAB
ff_tx_data[13] => data_tmp.DATAB
ff_tx_data[13] => data_tmp.DATAB
ff_tx_data[14] => data_tmp.DATAB
ff_tx_data[14] => data_tmp.DATAB
ff_tx_data[15] => data_tmp.DATAB
ff_tx_data[15] => data_tmp.DATAB
ff_tx_data[16] => data_tmp.DATAB
ff_tx_data[16] => data_tmp.DATAB
ff_tx_data[16] => data_sig.DATAB
ff_tx_data[17] => data_tmp.DATAB
ff_tx_data[17] => data_tmp.DATAB
ff_tx_data[17] => data_sig.DATAB
ff_tx_data[18] => data_tmp.DATAB
ff_tx_data[18] => data_tmp.DATAB
ff_tx_data[18] => data_sig.DATAB
ff_tx_data[19] => data_tmp.DATAB
ff_tx_data[19] => data_tmp.DATAB
ff_tx_data[19] => data_sig.DATAB
ff_tx_data[20] => data_tmp.DATAB
ff_tx_data[20] => data_tmp.DATAB
ff_tx_data[20] => data_sig.DATAB
ff_tx_data[21] => data_tmp.DATAB
ff_tx_data[21] => data_tmp.DATAB
ff_tx_data[21] => data_sig.DATAB
ff_tx_data[22] => data_tmp.DATAB
ff_tx_data[22] => data_tmp.DATAB
ff_tx_data[22] => data_sig.DATAB
ff_tx_data[23] => data_tmp.DATAB
ff_tx_data[23] => data_tmp.DATAB
ff_tx_data[23] => data_sig.DATAB
ff_tx_data[24] => data_tmp.DATAB
ff_tx_data[24] => data_tmp.DATAB
ff_tx_data[24] => data_sig.DATAB
ff_tx_data[25] => data_tmp.DATAB
ff_tx_data[25] => data_tmp.DATAB
ff_tx_data[25] => data_sig.DATAB
ff_tx_data[26] => data_tmp.DATAB
ff_tx_data[26] => data_tmp.DATAB
ff_tx_data[26] => data_sig.DATAB
ff_tx_data[27] => data_tmp.DATAB
ff_tx_data[27] => data_tmp.DATAB
ff_tx_data[27] => data_sig.DATAB
ff_tx_data[28] => data_tmp.DATAB
ff_tx_data[28] => data_tmp.DATAB
ff_tx_data[28] => data_sig.DATAB
ff_tx_data[29] => data_tmp.DATAB
ff_tx_data[29] => data_tmp.DATAB
ff_tx_data[29] => data_sig.DATAB
ff_tx_data[30] => data_tmp.DATAB
ff_tx_data[30] => data_tmp.DATAB
ff_tx_data[30] => data_sig.DATAB
ff_tx_data[31] => data_tmp.DATAB
ff_tx_data[31] => data_tmp.DATAB
ff_tx_data[31] => data_sig.DATAB
ff_tx_mod[0] => mod_tmp.IN0
ff_tx_mod[0] => mod_tmp.DATAB
ff_tx_mod[0] => Equal0.IN1
ff_tx_mod[1] => mod_tmp.IN0
ff_tx_mod[1] => eop_sig.IN1
ff_tx_mod[1] => err_sig.IN1
ff_tx_mod[1] => crc_fwd_sig.IN1
ff_tx_mod[1] => always1.IN0
ff_tx_mod[1] => Equal0.IN0
ff_tx_sop => sop_tmp.DATAB
ff_tx_sop => always1.IN0
ff_tx_sop => sop_tmp.DATAA
ff_tx_eop => eop_tmp.DATAB
ff_tx_eop => eop_tmp.DATAB
ff_tx_eop => always1.IN1
ff_tx_eop => mod_tmp.IN1
ff_tx_eop => mod_tmp.IN1
ff_tx_eop => mod_sig.IN1
ff_tx_eop => eop_sig.IN1
ff_tx_eop => err_sig.IN1
ff_tx_eop => crc_fwd_sig.IN1
ff_tx_err => err_tmp.DATAB
ff_tx_err => err_tmp.DATAB
ff_tx_err => err_sig.DATAB
ff_tx_wren => sop_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => eop_tmp.OUTPUTSELECT
ff_tx_wren => err_tmp.OUTPUTSELECT
ff_tx_wren => crc_fwd_tmp.OUTPUTSELECT
ff_tx_wren => always1.IN1
ff_tx_wren => wren_tmp.OUTPUTSELECT
ff_tx_wren => always1.IN1
ff_tx_wren => mod_tmp.OUTPUTSELECT
ff_tx_wren => mod_tmp.OUTPUTSELECT
ff_tx_wren => wren_sig.IN1
ff_tx_wren => mod_sig.IN1
ff_tx_wren => eop_sig.IN1
ff_tx_wren => err_sig.IN1
ff_tx_wren => crc_fwd_sig.IN1
ff_tx_wren => wren_tmp.DATAA
ff_crc_fwd => crc_fwd_tmp.DATAB
ff_crc_fwd => crc_fwd_tmp.DATAB
ff_crc_fwd => crc_fwd_sig.DATAB
ff_tx_rdy <= ff_tx_rdy.DB_MAX_OUTPUT_PORT_TYPE
ff_tx_septy <= altera_tse_a_fifo_opt_1246:TX_DATA.septy
tx_clk => tx_clk.IN7
tx_stat_empty <= altera_tse_a_fifo_13:TX_STATUS.empty
tx_stat[0] <= tx_stat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat[1] <= tx_stat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat_rden => tx_stat_rden.IN1
sav_section[0] => sav_section[0].IN1
sav_section[1] => sav_section[1].IN1
sav_section[2] => sav_section[2].IN1
sav_section[3] => sav_section[3].IN1
sav_section[4] => sav_section[4].IN1
sav_section[5] => sav_section[5].IN1
sav_section[6] => sav_section[6].IN1
sav_section[7] => sav_section[7].IN1
sav_section[8] => sav_section[8].IN1
sav_section[9] => sav_section[9].IN1
sav_section[10] => sav_section[10].IN1
septy_section[0] => septy_section[0].IN1
septy_section[1] => septy_section[1].IN1
septy_section[2] => septy_section[2].IN1
septy_section[3] => septy_section[3].IN1
septy_section[4] => septy_section[4].IN1
septy_section[5] => septy_section[5].IN1
septy_section[6] => septy_section[6].IN1
septy_section[7] => septy_section[7].IN1
septy_section[8] => septy_section[8].IN1
septy_section[9] => septy_section[9].IN1
septy_section[10] => septy_section[10].IN1
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
af_level[10] => af_level[10].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
ae_level[10] => ae_level[10].IN1
mac_ena <= altera_tse_retransmit_cntl:U_RETR.mac_ena
tx_data_int[0] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[1] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[2] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[3] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[4] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[5] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[6] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[7] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_sav_int <= altera_tse_a_fifo_opt_1246:TX_DATA.sav
tx_empty <= tx_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_a_full <= altera_tse_a_fifo_opt_1246:TX_DATA.afull
tx_a_empty <= altera_tse_a_fifo_opt_1246:TX_DATA.aempty
tx_sop_int <= tx_sop_int.DB_MAX_OUTPUT_PORT_TYPE
tx_eop_int <= tx_eop_int.DB_MAX_OUTPUT_PORT_TYPE
tx_rden_int => tx_rden_int.IN1
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component
wren_a => altsyncram_0sh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0sh1:auto_generated.data_a[0]
data_a[1] => altsyncram_0sh1:auto_generated.data_a[1]
data_a[2] => altsyncram_0sh1:auto_generated.data_a[2]
data_a[3] => altsyncram_0sh1:auto_generated.data_a[3]
data_a[4] => altsyncram_0sh1:auto_generated.data_a[4]
data_a[5] => altsyncram_0sh1:auto_generated.data_a[5]
data_a[6] => altsyncram_0sh1:auto_generated.data_a[6]
data_a[7] => altsyncram_0sh1:auto_generated.data_a[7]
data_a[8] => altsyncram_0sh1:auto_generated.data_a[8]
data_a[9] => altsyncram_0sh1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_0sh1:auto_generated.address_a[0]
address_a[1] => altsyncram_0sh1:auto_generated.address_a[1]
address_a[2] => altsyncram_0sh1:auto_generated.address_a[2]
address_a[3] => altsyncram_0sh1:auto_generated.address_a[3]
address_a[4] => altsyncram_0sh1:auto_generated.address_a[4]
address_a[5] => altsyncram_0sh1:auto_generated.address_a[5]
address_a[6] => altsyncram_0sh1:auto_generated.address_a[6]
address_b[0] => altsyncram_0sh1:auto_generated.address_b[0]
address_b[1] => altsyncram_0sh1:auto_generated.address_b[1]
address_b[2] => altsyncram_0sh1:auto_generated.address_b[2]
address_b[3] => altsyncram_0sh1:auto_generated.address_b[3]
address_b[4] => altsyncram_0sh1:auto_generated.address_b[4]
address_b[5] => altsyncram_0sh1:auto_generated.address_b[5]
address_b[6] => altsyncram_0sh1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0sh1:auto_generated.clock0
clock1 => altsyncram_0sh1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_0sh1:auto_generated.q_b[0]
q_b[1] <= altsyncram_0sh1:auto_generated.q_b[1]
q_b[2] <= altsyncram_0sh1:auto_generated.q_b[2]
q_b[3] <= altsyncram_0sh1:auto_generated.q_b[3]
q_b[4] <= altsyncram_0sh1:auto_generated.q_b[4]
q_b[5] <= altsyncram_0sh1:auto_generated.q_b[5]
q_b[6] <= altsyncram_0sh1:auto_generated.q_b[6]
q_b[7] <= altsyncram_0sh1:auto_generated.q_b[7]
q_b[8] <= altsyncram_0sh1:auto_generated.q_b[8]
q_b[9] <= altsyncram_0sh1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR
tx_clk => tx_clk.IN1
clk_ena => lfsr_ena.IN0
clk_ena => always5.IN1
clk_ena => always8.IN1
clk_ena => always14.IN0
clk_ena => clk_ena_reg.DATAIN
clk_ena => Selector7.IN5
clk_ena => tx_rden.DATAB
clk_ena => Selector8.IN2
clk_ena => crs_d.ENA
reset => reset.IN1
half_duplex_ena => lfsr_ena.IN1
half_duplex_ena => always3.IN0
half_duplex_ena => always3.IN1
half_duplex_ena => stat_rden.OUTPUTSELECT
half_duplex_ena => mac_ena.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => always3.IN1
col => nextstate.OUTPUTSELECT
col => always4.IN1
col => always13.IN1
col => always13.IN0
col => Selector6.IN6
col => Selector3.IN4
col => nextstate.DATAA
col => nextstate.DATAA
col => nextstate.DATAA
col => nextstate.DATAA
crs => always4.IN1
crs => always15.IN1
crs => always4.IN1
crs => crs_d.DATAIN
excess_col <= excess_col~reg0.DB_MAX_OUTPUT_PORT_TYPE
late_col <= late_col~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac_ff_rden => always3.IN1
mac_ff_rden => always6.IN1
mac_ff_rden => tx_rden.DATAA
mac_ff_rden => mac_ff_rden_reg.DATAIN
mac_stat_rden => stat_rden.DATAA
mac_ena <= mac_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_eop => nextstate.OUTPUTSELECT
tx_eop => nextstate.OUTPUTSELECT
tx_eop => always3.IN1
tx_eop => nextstate.DATAA
tx_eop => nextstate.DATAA
tx_rden <= tx_rden.DB_MAX_OUTPUT_PORT_TYPE
stat_rden <= stat_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_eop => nextstate.OUTPUTSELECT
buf_eop => nextstate.OUTPUTSELECT
buf_eop => Selector8.IN3
buf_wren <= buf_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[0] <= buf_wraddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[1] <= buf_wraddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[2] <= buf_wraddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[3] <= buf_wraddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[4] <= buf_wraddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[5] <= buf_wraddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[6] <= buf_wraddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[0] <= transmit_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[1] <= transmit_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[2] <= transmit_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[3] <= transmit_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[4] <= transmit_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[5] <= transmit_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[6] <= transmit_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
retrans_ena <= retrans_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR
tx_clk => z_reg[0].CLK
tx_clk => z_reg[1].CLK
tx_clk => z_reg[2].CLK
tx_clk => z_reg[3].CLK
tx_clk => z_reg[4].CLK
tx_clk => z_reg[5].CLK
tx_clk => z_reg[6].CLK
tx_clk => z_reg[7].CLK
tx_clk => z_reg[8].CLK
tx_clk => z_reg[9].CLK
tx_clk => z_reg[10].CLK
tx_clk => z_reg[11].CLK
tx_clk => z_reg[12].CLK
tx_clk => z_reg[13].CLK
tx_clk => z_reg[14].CLK
tx_clk => z_reg[15].CLK
tx_clk => lfsr_o[0].CLK
tx_clk => lfsr_o[1].CLK
tx_clk => lfsr_o[2].CLK
tx_clk => lfsr_o[3].CLK
tx_clk => lfsr_o[4].CLK
tx_clk => lfsr_o[5].CLK
tx_clk => lfsr_o[6].CLK
tx_clk => lfsr_o[7].CLK
tx_clk => lfsr_o[8].CLK
tx_clk => lfsr_o[9].CLK
tx_clk => lfsr_o[10].CLK
tx_clk => lfsr_o[11].CLK
tx_clk => lfsr_o[12].CLK
tx_clk => lfsr_o[13].CLK
tx_clk => lfsr_o[14].CLK
tx_clk => lfsr_o[15].CLK
reset => z_reg[0].ACLR
reset => z_reg[1].ACLR
reset => z_reg[2].ACLR
reset => z_reg[3].ACLR
reset => z_reg[4].ACLR
reset => z_reg[5].ACLR
reset => z_reg[6].ACLR
reset => z_reg[7].ACLR
reset => z_reg[8].ACLR
reset => z_reg[9].ACLR
reset => z_reg[10].ACLR
reset => z_reg[11].ACLR
reset => z_reg[12].ACLR
reset => z_reg[13].ACLR
reset => z_reg[14].ACLR
reset => z_reg[15].ACLR
reset => lfsr_o[0].ACLR
reset => lfsr_o[1].PRESET
reset => lfsr_o[2].ACLR
reset => lfsr_o[3].ACLR
reset => lfsr_o[4].PRESET
reset => lfsr_o[5].PRESET
reset => lfsr_o[6].ACLR
reset => lfsr_o[7].ACLR
reset => lfsr_o[8].ACLR
reset => lfsr_o[9].PRESET
reset => lfsr_o[10].PRESET
reset => lfsr_o[11].PRESET
reset => lfsr_o[12].PRESET
reset => lfsr_o[13].ACLR
reset => lfsr_o[14].PRESET
reset => lfsr_o[15].ACLR
enable => z_reg[0].ENA
enable => lfsr_o[15].ENA
enable => lfsr_o[14].ENA
enable => lfsr_o[13].ENA
enable => lfsr_o[12].ENA
enable => lfsr_o[11].ENA
enable => lfsr_o[10].ENA
enable => lfsr_o[9].ENA
enable => lfsr_o[8].ENA
enable => lfsr_o[7].ENA
enable => lfsr_o[6].ENA
enable => lfsr_o[5].ENA
enable => lfsr_o[4].ENA
enable => lfsr_o[3].ENA
enable => lfsr_o[2].ENA
enable => lfsr_o[1].ENA
enable => lfsr_o[0].ENA
enable => z_reg[15].ENA
enable => z_reg[14].ENA
enable => z_reg[13].ENA
enable => z_reg[12].ENA
enable => z_reg[11].ENA
enable => z_reg[10].ENA
enable => z_reg[9].ENA
enable => z_reg[8].ENA
enable => z_reg[7].ENA
enable => z_reg[6].ENA
enable => z_reg[5].ENA
enable => z_reg[4].ENA
enable => z_reg[3].ENA
enable => z_reg[2].ENA
enable => z_reg[1].ENA
q_lfsr[0] <= z_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[1] <= z_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[2] <= z_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[3] <= z_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[4] <= z_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[5] <= z_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[6] <= z_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[7] <= z_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[8] <= z_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[9] <= z_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN4
wclk_ena => wclk_ena.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
rclk => rclk.IN4
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[23] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[24] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[25] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[26] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[27] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[28] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[29] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[30] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[31] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[32] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[33] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[34] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[35] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
section[0] => LessThan4.IN11
section[0] => Equal5.IN10
section[1] => LessThan4.IN10
section[1] => Equal5.IN9
section[2] => LessThan4.IN9
section[2] => Equal5.IN8
section[3] => LessThan4.IN8
section[3] => Equal5.IN7
section[4] => LessThan4.IN7
section[4] => Equal5.IN6
section[5] => LessThan4.IN6
section[5] => Equal5.IN5
section[6] => LessThan4.IN5
section[6] => Equal5.IN4
section[7] => LessThan4.IN4
section[7] => Equal5.IN3
section[8] => LessThan4.IN3
section[8] => Equal5.IN2
section[9] => LessThan4.IN2
section[9] => Equal5.IN1
section[10] => LessThan4.IN1
section[10] => Equal5.IN0
sect_e[0] => LessThan2.IN11
sect_e[0] => Equal1.IN10
sect_e[1] => LessThan2.IN10
sect_e[1] => Equal1.IN9
sect_e[2] => LessThan2.IN9
sect_e[2] => Equal1.IN8
sect_e[3] => LessThan2.IN8
sect_e[3] => Equal1.IN7
sect_e[4] => LessThan2.IN7
sect_e[4] => Equal1.IN6
sect_e[5] => LessThan2.IN6
sect_e[5] => Equal1.IN5
sect_e[6] => LessThan2.IN5
sect_e[6] => Equal1.IN4
sect_e[7] => LessThan2.IN4
sect_e[7] => Equal1.IN3
sect_e[8] => LessThan2.IN3
sect_e[8] => Equal1.IN2
sect_e[9] => LessThan2.IN2
sect_e[9] => Equal1.IN1
sect_e[10] => LessThan2.IN1
sect_e[10] => Equal1.IN0
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
af_level[10] => af_level[10].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
ae_level[10] => ae_level[10].IN1
sav <= sav_flag.DB_MAX_OUTPUT_PORT_TYPE
septy <= septy_flag.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_c2i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c2i1:auto_generated.data_a[0]
data_a[1] => altsyncram_c2i1:auto_generated.data_a[1]
data_a[2] => altsyncram_c2i1:auto_generated.data_a[2]
data_a[3] => altsyncram_c2i1:auto_generated.data_a[3]
data_a[4] => altsyncram_c2i1:auto_generated.data_a[4]
data_a[5] => altsyncram_c2i1:auto_generated.data_a[5]
data_a[6] => altsyncram_c2i1:auto_generated.data_a[6]
data_a[7] => altsyncram_c2i1:auto_generated.data_a[7]
data_a[8] => altsyncram_c2i1:auto_generated.data_a[8]
data_a[9] => altsyncram_c2i1:auto_generated.data_a[9]
data_a[10] => altsyncram_c2i1:auto_generated.data_a[10]
data_a[11] => altsyncram_c2i1:auto_generated.data_a[11]
data_a[12] => altsyncram_c2i1:auto_generated.data_a[12]
data_a[13] => altsyncram_c2i1:auto_generated.data_a[13]
data_a[14] => altsyncram_c2i1:auto_generated.data_a[14]
data_a[15] => altsyncram_c2i1:auto_generated.data_a[15]
data_a[16] => altsyncram_c2i1:auto_generated.data_a[16]
data_a[17] => altsyncram_c2i1:auto_generated.data_a[17]
data_a[18] => altsyncram_c2i1:auto_generated.data_a[18]
data_a[19] => altsyncram_c2i1:auto_generated.data_a[19]
data_a[20] => altsyncram_c2i1:auto_generated.data_a[20]
data_a[21] => altsyncram_c2i1:auto_generated.data_a[21]
data_a[22] => altsyncram_c2i1:auto_generated.data_a[22]
data_a[23] => altsyncram_c2i1:auto_generated.data_a[23]
data_a[24] => altsyncram_c2i1:auto_generated.data_a[24]
data_a[25] => altsyncram_c2i1:auto_generated.data_a[25]
data_a[26] => altsyncram_c2i1:auto_generated.data_a[26]
data_a[27] => altsyncram_c2i1:auto_generated.data_a[27]
data_a[28] => altsyncram_c2i1:auto_generated.data_a[28]
data_a[29] => altsyncram_c2i1:auto_generated.data_a[29]
data_a[30] => altsyncram_c2i1:auto_generated.data_a[30]
data_a[31] => altsyncram_c2i1:auto_generated.data_a[31]
data_a[32] => altsyncram_c2i1:auto_generated.data_a[32]
data_a[33] => altsyncram_c2i1:auto_generated.data_a[33]
data_a[34] => altsyncram_c2i1:auto_generated.data_a[34]
data_a[35] => altsyncram_c2i1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_c2i1:auto_generated.address_a[0]
address_a[1] => altsyncram_c2i1:auto_generated.address_a[1]
address_a[2] => altsyncram_c2i1:auto_generated.address_a[2]
address_a[3] => altsyncram_c2i1:auto_generated.address_a[3]
address_a[4] => altsyncram_c2i1:auto_generated.address_a[4]
address_a[5] => altsyncram_c2i1:auto_generated.address_a[5]
address_a[6] => altsyncram_c2i1:auto_generated.address_a[6]
address_a[7] => altsyncram_c2i1:auto_generated.address_a[7]
address_a[8] => altsyncram_c2i1:auto_generated.address_a[8]
address_a[9] => altsyncram_c2i1:auto_generated.address_a[9]
address_a[10] => altsyncram_c2i1:auto_generated.address_a[10]
address_b[0] => altsyncram_c2i1:auto_generated.address_b[0]
address_b[1] => altsyncram_c2i1:auto_generated.address_b[1]
address_b[2] => altsyncram_c2i1:auto_generated.address_b[2]
address_b[3] => altsyncram_c2i1:auto_generated.address_b[3]
address_b[4] => altsyncram_c2i1:auto_generated.address_b[4]
address_b[5] => altsyncram_c2i1:auto_generated.address_b[5]
address_b[6] => altsyncram_c2i1:auto_generated.address_b[6]
address_b[7] => altsyncram_c2i1:auto_generated.address_b[7]
address_b[8] => altsyncram_c2i1:auto_generated.address_b[8]
address_b[9] => altsyncram_c2i1:auto_generated.address_b[9]
address_b[10] => altsyncram_c2i1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c2i1:auto_generated.clock0
clock1 => altsyncram_c2i1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_c2i1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c2i1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c2i1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c2i1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c2i1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c2i1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c2i1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c2i1:auto_generated.q_b[7]
q_b[8] <= altsyncram_c2i1:auto_generated.q_b[8]
q_b[9] <= altsyncram_c2i1:auto_generated.q_b[9]
q_b[10] <= altsyncram_c2i1:auto_generated.q_b[10]
q_b[11] <= altsyncram_c2i1:auto_generated.q_b[11]
q_b[12] <= altsyncram_c2i1:auto_generated.q_b[12]
q_b[13] <= altsyncram_c2i1:auto_generated.q_b[13]
q_b[14] <= altsyncram_c2i1:auto_generated.q_b[14]
q_b[15] <= altsyncram_c2i1:auto_generated.q_b[15]
q_b[16] <= altsyncram_c2i1:auto_generated.q_b[16]
q_b[17] <= altsyncram_c2i1:auto_generated.q_b[17]
q_b[18] <= altsyncram_c2i1:auto_generated.q_b[18]
q_b[19] <= altsyncram_c2i1:auto_generated.q_b[19]
q_b[20] <= altsyncram_c2i1:auto_generated.q_b[20]
q_b[21] <= altsyncram_c2i1:auto_generated.q_b[21]
q_b[22] <= altsyncram_c2i1:auto_generated.q_b[22]
q_b[23] <= altsyncram_c2i1:auto_generated.q_b[23]
q_b[24] <= altsyncram_c2i1:auto_generated.q_b[24]
q_b[25] <= altsyncram_c2i1:auto_generated.q_b[25]
q_b[26] <= altsyncram_c2i1:auto_generated.q_b[26]
q_b[27] <= altsyncram_c2i1:auto_generated.q_b[27]
q_b[28] <= altsyncram_c2i1:auto_generated.q_b[28]
q_b[29] <= altsyncram_c2i1:auto_generated.q_b[29]
q_b[30] <= altsyncram_c2i1:auto_generated.q_b[30]
q_b[31] <= altsyncram_c2i1:auto_generated.q_b[31]
q_b[32] <= altsyncram_c2i1:auto_generated.q_b[32]
q_b[33] <= altsyncram_c2i1:auto_generated.q_b[33]
q_b[34] <= altsyncram_c2i1:auto_generated.q_b[34]
q_b[35] <= altsyncram_c2i1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_c2i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN3
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
rclk => rclk.IN3
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_0ph1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0ph1:auto_generated.data_a[0]
data_a[1] => altsyncram_0ph1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_0ph1:auto_generated.address_a[0]
address_a[1] => altsyncram_0ph1:auto_generated.address_a[1]
address_a[2] => altsyncram_0ph1:auto_generated.address_a[2]
address_a[3] => altsyncram_0ph1:auto_generated.address_a[3]
address_a[4] => altsyncram_0ph1:auto_generated.address_a[4]
address_a[5] => altsyncram_0ph1:auto_generated.address_a[5]
address_a[6] => altsyncram_0ph1:auto_generated.address_a[6]
address_a[7] => altsyncram_0ph1:auto_generated.address_a[7]
address_a[8] => altsyncram_0ph1:auto_generated.address_a[8]
address_b[0] => altsyncram_0ph1:auto_generated.address_b[0]
address_b[1] => altsyncram_0ph1:auto_generated.address_b[1]
address_b[2] => altsyncram_0ph1:auto_generated.address_b[2]
address_b[3] => altsyncram_0ph1:auto_generated.address_b[3]
address_b[4] => altsyncram_0ph1:auto_generated.address_b[4]
address_b[5] => altsyncram_0ph1:auto_generated.address_b[5]
address_b[6] => altsyncram_0ph1:auto_generated.address_b[6]
address_b[7] => altsyncram_0ph1:auto_generated.address_b[7]
address_b[8] => altsyncram_0ph1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ph1:auto_generated.clock0
clock1 => altsyncram_0ph1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_0ph1:auto_generated.q_b[0]
q_b[1] <= altsyncram_0ph1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_0ph1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_cr21:auto_generated.data[0]
data[1] => scfifo_cr21:auto_generated.data[1]
data[2] => scfifo_cr21:auto_generated.data[2]
data[3] => scfifo_cr21:auto_generated.data[3]
data[4] => scfifo_cr21:auto_generated.data[4]
data[5] => scfifo_cr21:auto_generated.data[5]
data[6] => scfifo_cr21:auto_generated.data[6]
data[7] => scfifo_cr21:auto_generated.data[7]
q[0] <= scfifo_cr21:auto_generated.q[0]
q[1] <= scfifo_cr21:auto_generated.q[1]
q[2] <= scfifo_cr21:auto_generated.q[2]
q[3] <= scfifo_cr21:auto_generated.q[3]
q[4] <= scfifo_cr21:auto_generated.q[4]
q[5] <= scfifo_cr21:auto_generated.q[5]
q[6] <= scfifo_cr21:auto_generated.q[6]
q[7] <= scfifo_cr21:auto_generated.q[7]
wrreq => scfifo_cr21:auto_generated.wrreq
rdreq => scfifo_cr21:auto_generated.rdreq
clock => scfifo_cr21:auto_generated.clock
aclr => scfifo_cr21:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_cr21:auto_generated.empty
full <= scfifo_cr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_cr21:auto_generated.usedw[0]
usedw[1] <= scfifo_cr21:auto_generated.usedw[1]
usedw[2] <= scfifo_cr21:auto_generated.usedw[2]
usedw[3] <= scfifo_cr21:auto_generated.usedw[3]
usedw[4] <= scfifo_cr21:auto_generated.usedw[4]
usedw[5] <= scfifo_cr21:auto_generated.usedw[5]


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated
aclr => a_dpfifo_e011:dpfifo.aclr
clock => a_dpfifo_e011:dpfifo.clock
data[0] => a_dpfifo_e011:dpfifo.data[0]
data[1] => a_dpfifo_e011:dpfifo.data[1]
data[2] => a_dpfifo_e011:dpfifo.data[2]
data[3] => a_dpfifo_e011:dpfifo.data[3]
data[4] => a_dpfifo_e011:dpfifo.data[4]
data[5] => a_dpfifo_e011:dpfifo.data[5]
data[6] => a_dpfifo_e011:dpfifo.data[6]
data[7] => a_dpfifo_e011:dpfifo.data[7]
empty <= a_dpfifo_e011:dpfifo.empty
full <= a_dpfifo_e011:dpfifo.full
q[0] <= a_dpfifo_e011:dpfifo.q[0]
q[1] <= a_dpfifo_e011:dpfifo.q[1]
q[2] <= a_dpfifo_e011:dpfifo.q[2]
q[3] <= a_dpfifo_e011:dpfifo.q[3]
q[4] <= a_dpfifo_e011:dpfifo.q[4]
q[5] <= a_dpfifo_e011:dpfifo.q[5]
q[6] <= a_dpfifo_e011:dpfifo.q[6]
q[7] <= a_dpfifo_e011:dpfifo.q[7]
rdreq => a_dpfifo_e011:dpfifo.rreq
usedw[0] <= a_dpfifo_e011:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_e011:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_e011:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_e011:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_e011:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_e011:dpfifo.usedw[5]
wrreq => a_dpfifo_e011:dpfifo.wreq


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_qnb:rd_ptr_count.aclr
aclr => cntr_qnb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => altsyncram_gio1:FIFOram.clock0
clock => altsyncram_gio1:FIFOram.clock1
clock => cntr_qnb:rd_ptr_count.clock
clock => cntr_qnb:wr_ptr.clock
data[0] => altsyncram_gio1:FIFOram.data_a[0]
data[1] => altsyncram_gio1:FIFOram.data_a[1]
data[2] => altsyncram_gio1:FIFOram.data_a[2]
data[3] => altsyncram_gio1:FIFOram.data_a[3]
data[4] => altsyncram_gio1:FIFOram.data_a[4]
data[5] => altsyncram_gio1:FIFOram.data_a[5]
data[6] => altsyncram_gio1:FIFOram.data_a[6]
data[7] => altsyncram_gio1:FIFOram.data_a[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= altsyncram_gio1:FIFOram.q_b[0]
q[1] <= altsyncram_gio1:FIFOram.q_b[1]
q[2] <= altsyncram_gio1:FIFOram.q_b[2]
q[3] <= altsyncram_gio1:FIFOram.q_b[3]
q[4] <= altsyncram_gio1:FIFOram.q_b[4]
q[5] <= altsyncram_gio1:FIFOram.q_b[5]
q[6] <= altsyncram_gio1:FIFOram.q_b[6]
q[7] <= altsyncram_gio1:FIFOram.q_b[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_qnb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_qnb:rd_ptr_count.sclr
sclr => cntr_qnb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => altsyncram_gio1:FIFOram.wren_a
wreq => cntr_qnb:wr_ptr.cnt_en


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_6o7:count_usedw.aclr
clock => cntr_6o7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_6o7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_6o7:count_usedw.updown


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_cr21:auto_generated.data[0]
data[1] => scfifo_cr21:auto_generated.data[1]
data[2] => scfifo_cr21:auto_generated.data[2]
data[3] => scfifo_cr21:auto_generated.data[3]
data[4] => scfifo_cr21:auto_generated.data[4]
data[5] => scfifo_cr21:auto_generated.data[5]
data[6] => scfifo_cr21:auto_generated.data[6]
data[7] => scfifo_cr21:auto_generated.data[7]
q[0] <= scfifo_cr21:auto_generated.q[0]
q[1] <= scfifo_cr21:auto_generated.q[1]
q[2] <= scfifo_cr21:auto_generated.q[2]
q[3] <= scfifo_cr21:auto_generated.q[3]
q[4] <= scfifo_cr21:auto_generated.q[4]
q[5] <= scfifo_cr21:auto_generated.q[5]
q[6] <= scfifo_cr21:auto_generated.q[6]
q[7] <= scfifo_cr21:auto_generated.q[7]
wrreq => scfifo_cr21:auto_generated.wrreq
rdreq => scfifo_cr21:auto_generated.rdreq
clock => scfifo_cr21:auto_generated.clock
aclr => scfifo_cr21:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_cr21:auto_generated.empty
full <= scfifo_cr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_cr21:auto_generated.usedw[0]
usedw[1] <= scfifo_cr21:auto_generated.usedw[1]
usedw[2] <= scfifo_cr21:auto_generated.usedw[2]
usedw[3] <= scfifo_cr21:auto_generated.usedw[3]
usedw[4] <= scfifo_cr21:auto_generated.usedw[4]
usedw[5] <= scfifo_cr21:auto_generated.usedw[5]


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated
aclr => a_dpfifo_e011:dpfifo.aclr
clock => a_dpfifo_e011:dpfifo.clock
data[0] => a_dpfifo_e011:dpfifo.data[0]
data[1] => a_dpfifo_e011:dpfifo.data[1]
data[2] => a_dpfifo_e011:dpfifo.data[2]
data[3] => a_dpfifo_e011:dpfifo.data[3]
data[4] => a_dpfifo_e011:dpfifo.data[4]
data[5] => a_dpfifo_e011:dpfifo.data[5]
data[6] => a_dpfifo_e011:dpfifo.data[6]
data[7] => a_dpfifo_e011:dpfifo.data[7]
empty <= a_dpfifo_e011:dpfifo.empty
full <= a_dpfifo_e011:dpfifo.full
q[0] <= a_dpfifo_e011:dpfifo.q[0]
q[1] <= a_dpfifo_e011:dpfifo.q[1]
q[2] <= a_dpfifo_e011:dpfifo.q[2]
q[3] <= a_dpfifo_e011:dpfifo.q[3]
q[4] <= a_dpfifo_e011:dpfifo.q[4]
q[5] <= a_dpfifo_e011:dpfifo.q[5]
q[6] <= a_dpfifo_e011:dpfifo.q[6]
q[7] <= a_dpfifo_e011:dpfifo.q[7]
rdreq => a_dpfifo_e011:dpfifo.rreq
usedw[0] <= a_dpfifo_e011:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_e011:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_e011:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_e011:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_e011:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_e011:dpfifo.usedw[5]
wrreq => a_dpfifo_e011:dpfifo.wreq


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_qnb:rd_ptr_count.aclr
aclr => cntr_qnb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => altsyncram_gio1:FIFOram.clock0
clock => altsyncram_gio1:FIFOram.clock1
clock => cntr_qnb:rd_ptr_count.clock
clock => cntr_qnb:wr_ptr.clock
data[0] => altsyncram_gio1:FIFOram.data_a[0]
data[1] => altsyncram_gio1:FIFOram.data_a[1]
data[2] => altsyncram_gio1:FIFOram.data_a[2]
data[3] => altsyncram_gio1:FIFOram.data_a[3]
data[4] => altsyncram_gio1:FIFOram.data_a[4]
data[5] => altsyncram_gio1:FIFOram.data_a[5]
data[6] => altsyncram_gio1:FIFOram.data_a[6]
data[7] => altsyncram_gio1:FIFOram.data_a[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= altsyncram_gio1:FIFOram.q_b[0]
q[1] <= altsyncram_gio1:FIFOram.q_b[1]
q[2] <= altsyncram_gio1:FIFOram.q_b[2]
q[3] <= altsyncram_gio1:FIFOram.q_b[3]
q[4] <= altsyncram_gio1:FIFOram.q_b[4]
q[5] <= altsyncram_gio1:FIFOram.q_b[5]
q[6] <= altsyncram_gio1:FIFOram.q_b[6]
q[7] <= altsyncram_gio1:FIFOram.q_b[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_qnb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_qnb:rd_ptr_count.sclr
sclr => cntr_qnb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => altsyncram_gio1:FIFOram.wren_a
wreq => cntr_qnb:wr_ptr.cnt_en


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_6o7:count_usedw.aclr
clock => cntr_6o7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_6o7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_6o7:count_usedw.updown


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst
tck <= altera_fabric_endpoint:ep.receive[0]
tms <= altera_fabric_endpoint:ep.receive[1]
tdi <= altera_fabric_endpoint:ep.receive[2]
tdo => altera_fabric_endpoint:ep.send[0]
ena <= altera_fabric_endpoint:ep.receive[3]
vir_tdi <= <GND>
usr1 <= altera_fabric_endpoint:ep.receive[4]
clr <= altera_fabric_endpoint:ep.receive[5]
clrn <= altera_fabric_endpoint:ep.receive[6]
jtag_state_tlr <= altera_fabric_endpoint:ep.receive[7]
jtag_state_rti <= altera_fabric_endpoint:ep.receive[8]
jtag_state_sdrs <= altera_fabric_endpoint:ep.receive[9]
jtag_state_cdr <= altera_fabric_endpoint:ep.receive[10]
jtag_state_sdr <= altera_fabric_endpoint:ep.receive[11]
jtag_state_e1dr <= altera_fabric_endpoint:ep.receive[12]
jtag_state_pdr <= altera_fabric_endpoint:ep.receive[13]
jtag_state_e2dr <= altera_fabric_endpoint:ep.receive[14]
jtag_state_udr <= altera_fabric_endpoint:ep.receive[15]
jtag_state_sirs <= altera_fabric_endpoint:ep.receive[16]
jtag_state_cir <= altera_fabric_endpoint:ep.receive[17]
jtag_state_sir <= altera_fabric_endpoint:ep.receive[18]
jtag_state_e1ir <= altera_fabric_endpoint:ep.receive[19]
jtag_state_pir <= altera_fabric_endpoint:ep.receive[20]
jtag_state_e2ir <= altera_fabric_endpoint:ep.receive[21]
jtag_state_uir <= altera_fabric_endpoint:ep.receive[22]
ir_in[0] <= altera_fabric_endpoint:ep.receive[23]
irq => altera_fabric_endpoint:ep.send[1]
ir_out[0] => altera_fabric_endpoint:ep.send[2]


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
send[2] => fabric_send[2].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
receive[1] <= fabric_receive[1].DB_MAX_OUTPUT_PORT_TYPE
receive[2] <= fabric_receive[2].DB_MAX_OUTPUT_PORT_TYPE
receive[3] <= fabric_receive[3].DB_MAX_OUTPUT_PORT_TYPE
receive[4] <= fabric_receive[4].DB_MAX_OUTPUT_PORT_TYPE
receive[5] <= fabric_receive[5].DB_MAX_OUTPUT_PORT_TYPE
receive[6] <= fabric_receive[6].DB_MAX_OUTPUT_PORT_TYPE
receive[7] <= fabric_receive[7].DB_MAX_OUTPUT_PORT_TYPE
receive[8] <= fabric_receive[8].DB_MAX_OUTPUT_PORT_TYPE
receive[9] <= fabric_receive[9].DB_MAX_OUTPUT_PORT_TYPE
receive[10] <= fabric_receive[10].DB_MAX_OUTPUT_PORT_TYPE
receive[11] <= fabric_receive[11].DB_MAX_OUTPUT_PORT_TYPE
receive[12] <= fabric_receive[12].DB_MAX_OUTPUT_PORT_TYPE
receive[13] <= fabric_receive[13].DB_MAX_OUTPUT_PORT_TYPE
receive[14] <= fabric_receive[14].DB_MAX_OUTPUT_PORT_TYPE
receive[15] <= fabric_receive[15].DB_MAX_OUTPUT_PORT_TYPE
receive[16] <= fabric_receive[16].DB_MAX_OUTPUT_PORT_TYPE
receive[17] <= fabric_receive[17].DB_MAX_OUTPUT_PORT_TYPE
receive[18] <= fabric_receive[18].DB_MAX_OUTPUT_PORT_TYPE
receive[19] <= fabric_receive[19].DB_MAX_OUTPUT_PORT_TYPE
receive[20] <= fabric_receive[20].DB_MAX_OUTPUT_PORT_TYPE
receive[21] <= fabric_receive[21].DB_MAX_OUTPUT_PORT_TYPE
receive[22] <= fabric_receive[22].DB_MAX_OUTPUT_PORT_TYPE
receive[23] <= fabric_receive[23].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[2] <= send[2].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN
fabric_receive[1] => receive[1].DATAIN
fabric_receive[2] => receive[2].DATAIN
fabric_receive[3] => receive[3].DATAIN
fabric_receive[4] => receive[4].DATAIN
fabric_receive[5] => receive[5].DATAIN
fabric_receive[6] => receive[6].DATAIN
fabric_receive[7] => receive[7].DATAIN
fabric_receive[8] => receive[8].DATAIN
fabric_receive[9] => receive[9].DATAIN
fabric_receive[10] => receive[10].DATAIN
fabric_receive[11] => receive[11].DATAIN
fabric_receive[12] => receive[12].DATAIN
fabric_receive[13] => receive[13].DATAIN
fabric_receive[14] => receive[14].DATAIN
fabric_receive[15] => receive[15].DATAIN
fabric_receive[16] => receive[16].DATAIN
fabric_receive[17] => receive[17].DATAIN
fabric_receive[18] => receive[18].DATAIN
fabric_receive[19] => receive[19].DATAIN
fabric_receive[20] => receive[20].DATAIN
fabric_receive[21] => receive[21].DATAIN
fabric_receive[22] => receive[22].DATAIN
fabric_receive[23] => receive[23].DATAIN


|WiPhase_phys|WiPhase_top_level:u1|cyclone_10_lp_eval_leds:mm_pio_test_0
clk => ~NO_FANOUT~
avalon_slave_address[0] => ~NO_FANOUT~
avalon_slave_address[1] => ~NO_FANOUT~
mm_write_data[0] => ~NO_FANOUT~
mm_write_data[1] => ~NO_FANOUT~
mm_write_data[2] => ~NO_FANOUT~
mm_write_data[3] => ~NO_FANOUT~
mm_write_data[4] => ~NO_FANOUT~
mm_write_data[5] => ~NO_FANOUT~
mm_write_data[6] => ~NO_FANOUT~
mm_write_data[7] => ~NO_FANOUT~
mm_write => ~NO_FANOUT~
avalon_slave_chipselect => ~NO_FANOUT~
reset => ~NO_FANOUT~
Q[0] <= <GND>
Q[1] <= <GND>
Q[2] <= <GND>
Q[3] <= <GND>
Q[4] <= <GND>
Q[5] <= <GND>
Q[6] <= <GND>
Q[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clocken0.IN0
freeze => ~NO_FANOUT~
reset => ~NO_FANOUT~
reset_req => clocken0.IN1
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram
wren_a => altsyncram_4lh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4lh1:auto_generated.data_a[0]
data_a[1] => altsyncram_4lh1:auto_generated.data_a[1]
data_a[2] => altsyncram_4lh1:auto_generated.data_a[2]
data_a[3] => altsyncram_4lh1:auto_generated.data_a[3]
data_a[4] => altsyncram_4lh1:auto_generated.data_a[4]
data_a[5] => altsyncram_4lh1:auto_generated.data_a[5]
data_a[6] => altsyncram_4lh1:auto_generated.data_a[6]
data_a[7] => altsyncram_4lh1:auto_generated.data_a[7]
data_a[8] => altsyncram_4lh1:auto_generated.data_a[8]
data_a[9] => altsyncram_4lh1:auto_generated.data_a[9]
data_a[10] => altsyncram_4lh1:auto_generated.data_a[10]
data_a[11] => altsyncram_4lh1:auto_generated.data_a[11]
data_a[12] => altsyncram_4lh1:auto_generated.data_a[12]
data_a[13] => altsyncram_4lh1:auto_generated.data_a[13]
data_a[14] => altsyncram_4lh1:auto_generated.data_a[14]
data_a[15] => altsyncram_4lh1:auto_generated.data_a[15]
data_a[16] => altsyncram_4lh1:auto_generated.data_a[16]
data_a[17] => altsyncram_4lh1:auto_generated.data_a[17]
data_a[18] => altsyncram_4lh1:auto_generated.data_a[18]
data_a[19] => altsyncram_4lh1:auto_generated.data_a[19]
data_a[20] => altsyncram_4lh1:auto_generated.data_a[20]
data_a[21] => altsyncram_4lh1:auto_generated.data_a[21]
data_a[22] => altsyncram_4lh1:auto_generated.data_a[22]
data_a[23] => altsyncram_4lh1:auto_generated.data_a[23]
data_a[24] => altsyncram_4lh1:auto_generated.data_a[24]
data_a[25] => altsyncram_4lh1:auto_generated.data_a[25]
data_a[26] => altsyncram_4lh1:auto_generated.data_a[26]
data_a[27] => altsyncram_4lh1:auto_generated.data_a[27]
data_a[28] => altsyncram_4lh1:auto_generated.data_a[28]
data_a[29] => altsyncram_4lh1:auto_generated.data_a[29]
data_a[30] => altsyncram_4lh1:auto_generated.data_a[30]
data_a[31] => altsyncram_4lh1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4lh1:auto_generated.address_a[0]
address_a[1] => altsyncram_4lh1:auto_generated.address_a[1]
address_a[2] => altsyncram_4lh1:auto_generated.address_a[2]
address_a[3] => altsyncram_4lh1:auto_generated.address_a[3]
address_a[4] => altsyncram_4lh1:auto_generated.address_a[4]
address_a[5] => altsyncram_4lh1:auto_generated.address_a[5]
address_a[6] => altsyncram_4lh1:auto_generated.address_a[6]
address_a[7] => altsyncram_4lh1:auto_generated.address_a[7]
address_a[8] => altsyncram_4lh1:auto_generated.address_a[8]
address_a[9] => altsyncram_4lh1:auto_generated.address_a[9]
address_a[10] => altsyncram_4lh1:auto_generated.address_a[10]
address_a[11] => altsyncram_4lh1:auto_generated.address_a[11]
address_a[12] => altsyncram_4lh1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4lh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_4lh1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_4lh1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_4lh1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_4lh1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_4lh1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4lh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4lh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4lh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4lh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4lh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4lh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4lh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4lh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4lh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4lh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4lh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4lh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4lh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4lh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4lh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4lh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_4lh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_4lh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_4lh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_4lh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_4lh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_4lh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_4lh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_4lh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_4lh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_4lh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_4lh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_4lh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_4lh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_4lh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_4lh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_4lh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram|altsyncram_4lh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= WiPhase_top_level_sample_pll_altpll_mtd2:sd1.clk
clk => clk.IN1
configupdate => configupdate.IN1
inclk0 => inclk0.IN1
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => scanclk.IN1
scanclkena => scanclkena.IN1
scandata => scandata.IN1
scandataout <= WiPhase_top_level_sample_pll_altpll_mtd2:sd1.scandataout
scandone <= WiPhase_top_level_sample_pll_altpll_mtd2:sd1.scandone
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_altpll_mtd2:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
configupdate => pll7.CONFIGUPDATE
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
scanclk => pll7.SCANCLK
scanclkena => pll7.SCANCLKENA
scandata => pll7.SCANDATA
scandataout <= pll7.SCANDATAOUT
scandone <= pll7.SCANDONE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => slowcount[2].CLK
clk => slowcount[3].CLK
clk => slowcount[4].CLK
clk => slowcount[5].CLK
clk => slowcount[6].CLK
clk => slowcount[7].CLK
clk => slowcount[8].CLK
clk => spi_slave_select_holding_reg[0].CLK
clk => spi_slave_select_holding_reg[1].CLK
clk => spi_slave_select_holding_reg[2].CLK
clk => spi_slave_select_holding_reg[3].CLK
clk => spi_slave_select_holding_reg[4].CLK
clk => spi_slave_select_holding_reg[5].CLK
clk => spi_slave_select_holding_reg[6].CLK
clk => spi_slave_select_holding_reg[7].CLK
clk => spi_slave_select_holding_reg[8].CLK
clk => spi_slave_select_holding_reg[9].CLK
clk => spi_slave_select_holding_reg[10].CLK
clk => spi_slave_select_holding_reg[11].CLK
clk => spi_slave_select_holding_reg[12].CLK
clk => spi_slave_select_holding_reg[13].CLK
clk => spi_slave_select_holding_reg[14].CLK
clk => spi_slave_select_holding_reg[15].CLK
clk => spi_slave_select_reg[0].CLK
clk => spi_slave_select_reg[1].CLK
clk => spi_slave_select_reg[2].CLK
clk => spi_slave_select_reg[3].CLK
clk => spi_slave_select_reg[4].CLK
clk => spi_slave_select_reg[5].CLK
clk => spi_slave_select_reg[6].CLK
clk => spi_slave_select_reg[7].CLK
clk => spi_slave_select_reg[8].CLK
clk => spi_slave_select_reg[9].CLK
clk => spi_slave_select_reg[10].CLK
clk => spi_slave_select_reg[11].CLK
clk => spi_slave_select_reg[12].CLK
clk => spi_slave_select_reg[13].CLK
clk => spi_slave_select_reg[14].CLK
clk => spi_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => spi_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => spi_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => spi_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => spi_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => spi_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => spi_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => spi_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => spi_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => spi_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => spi_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => spi_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => spi_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => spi_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => spi_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => spi_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => spi_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN1
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN1
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN0
mem_addr[1] => Equal5.IN1
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN0
mem_addr[2] => Equal6.IN0
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => spi_slave_select_reg[0].PRESET
reset_n => spi_slave_select_reg[1].ACLR
reset_n => spi_slave_select_reg[2].ACLR
reset_n => spi_slave_select_reg[3].ACLR
reset_n => spi_slave_select_reg[4].ACLR
reset_n => spi_slave_select_reg[5].ACLR
reset_n => spi_slave_select_reg[6].ACLR
reset_n => spi_slave_select_reg[7].ACLR
reset_n => spi_slave_select_reg[8].ACLR
reset_n => spi_slave_select_reg[9].ACLR
reset_n => spi_slave_select_reg[10].ACLR
reset_n => spi_slave_select_reg[11].ACLR
reset_n => spi_slave_select_reg[12].ACLR
reset_n => spi_slave_select_reg[13].ACLR
reset_n => spi_slave_select_reg[14].ACLR
reset_n => spi_slave_select_reg[15].ACLR
reset_n => spi_slave_select_holding_reg[0].PRESET
reset_n => spi_slave_select_holding_reg[1].ACLR
reset_n => spi_slave_select_holding_reg[2].ACLR
reset_n => spi_slave_select_holding_reg[3].ACLR
reset_n => spi_slave_select_holding_reg[4].ACLR
reset_n => spi_slave_select_holding_reg[5].ACLR
reset_n => spi_slave_select_holding_reg[6].ACLR
reset_n => spi_slave_select_holding_reg[7].ACLR
reset_n => spi_slave_select_holding_reg[8].ACLR
reset_n => spi_slave_select_holding_reg[9].ACLR
reset_n => spi_slave_select_holding_reg[10].ACLR
reset_n => spi_slave_select_holding_reg[11].ACLR
reset_n => spi_slave_select_holding_reg[12].ACLR
reset_n => spi_slave_select_holding_reg[13].ACLR
reset_n => spi_slave_select_holding_reg[14].ACLR
reset_n => spi_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => slowcount[2].ACLR
reset_n => slowcount[3].ACLR
reset_n => slowcount[4].ACLR
reset_n => slowcount[5].ACLR
reset_n => slowcount[6].ACLR
reset_n => slowcount[7].ACLR
reset_n => slowcount[8].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
spi_select => p1_rd_strobe.IN1
spi_select => p1_wr_strobe.IN1
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n[0] <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
SS_n[1] <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
SS_n[2] <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_sysid:sysid
address => readdata[30].DATAIN
address => readdata[27].DATAIN
address => readdata[24].DATAIN
address => readdata[22].DATAIN
address => readdata[18].DATAIN
address => readdata[17].DATAIN
address => readdata[16].DATAIN
address => readdata[15].DATAIN
address => readdata[14].DATAIN
address => readdata[13].DATAIN
address => readdata[9].DATAIN
address => readdata[8].DATAIN
address => readdata[7].DATAIN
address => readdata[6].DATAIN
address => readdata[5].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
readdata[0] <= <GND>
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <VCC>
readdata[4] <= <VCC>
readdata[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= <VCC>
readdata[11] <= <GND>
readdata[12] <= <VCC>
readdata[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= <GND>
readdata[20] <= <VCC>
readdata[21] <= <VCC>
readdata[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= <GND>
readdata[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= <VCC>
readdata[26] <= <GND>
readdata[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= <VCC>
readdata[29] <= <GND>
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0
C10_Clk50M_clk_clk => C10_Clk50M_clk_clk.IN71
cpu_v2_reset_reset_bridge_in_reset_reset => cpu_v2_reset_reset_bridge_in_reset_reset.IN71
cpu_v2_data_master_address[0] => cpu_v2_data_master_address[0].IN1
cpu_v2_data_master_address[1] => cpu_v2_data_master_address[1].IN1
cpu_v2_data_master_address[2] => cpu_v2_data_master_address[2].IN1
cpu_v2_data_master_address[3] => cpu_v2_data_master_address[3].IN1
cpu_v2_data_master_address[4] => cpu_v2_data_master_address[4].IN1
cpu_v2_data_master_address[5] => cpu_v2_data_master_address[5].IN1
cpu_v2_data_master_address[6] => cpu_v2_data_master_address[6].IN1
cpu_v2_data_master_address[7] => cpu_v2_data_master_address[7].IN1
cpu_v2_data_master_address[8] => cpu_v2_data_master_address[8].IN1
cpu_v2_data_master_address[9] => cpu_v2_data_master_address[9].IN1
cpu_v2_data_master_address[10] => cpu_v2_data_master_address[10].IN1
cpu_v2_data_master_address[11] => cpu_v2_data_master_address[11].IN1
cpu_v2_data_master_address[12] => cpu_v2_data_master_address[12].IN1
cpu_v2_data_master_address[13] => cpu_v2_data_master_address[13].IN1
cpu_v2_data_master_address[14] => cpu_v2_data_master_address[14].IN1
cpu_v2_data_master_address[15] => cpu_v2_data_master_address[15].IN1
cpu_v2_data_master_address[16] => cpu_v2_data_master_address[16].IN1
cpu_v2_data_master_waitrequest <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_waitrequest
cpu_v2_data_master_byteenable[0] => cpu_v2_data_master_byteenable[0].IN1
cpu_v2_data_master_byteenable[1] => cpu_v2_data_master_byteenable[1].IN1
cpu_v2_data_master_byteenable[2] => cpu_v2_data_master_byteenable[2].IN1
cpu_v2_data_master_byteenable[3] => cpu_v2_data_master_byteenable[3].IN1
cpu_v2_data_master_read => cpu_v2_data_master_read.IN1
cpu_v2_data_master_readdata[0] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[1] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[2] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[3] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[4] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[5] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[6] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[7] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[8] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[9] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[10] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[11] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[12] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[13] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[14] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[15] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[16] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[17] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[18] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[19] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[20] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[21] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[22] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[23] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[24] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[25] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[26] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[27] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[28] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[29] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[30] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdata[31] <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdata
cpu_v2_data_master_readdatavalid <= altera_merlin_master_translator:cpu_v2_data_master_translator.av_readdatavalid
cpu_v2_data_master_write => cpu_v2_data_master_write.IN1
cpu_v2_data_master_writedata[0] => cpu_v2_data_master_writedata[0].IN1
cpu_v2_data_master_writedata[1] => cpu_v2_data_master_writedata[1].IN1
cpu_v2_data_master_writedata[2] => cpu_v2_data_master_writedata[2].IN1
cpu_v2_data_master_writedata[3] => cpu_v2_data_master_writedata[3].IN1
cpu_v2_data_master_writedata[4] => cpu_v2_data_master_writedata[4].IN1
cpu_v2_data_master_writedata[5] => cpu_v2_data_master_writedata[5].IN1
cpu_v2_data_master_writedata[6] => cpu_v2_data_master_writedata[6].IN1
cpu_v2_data_master_writedata[7] => cpu_v2_data_master_writedata[7].IN1
cpu_v2_data_master_writedata[8] => cpu_v2_data_master_writedata[8].IN1
cpu_v2_data_master_writedata[9] => cpu_v2_data_master_writedata[9].IN1
cpu_v2_data_master_writedata[10] => cpu_v2_data_master_writedata[10].IN1
cpu_v2_data_master_writedata[11] => cpu_v2_data_master_writedata[11].IN1
cpu_v2_data_master_writedata[12] => cpu_v2_data_master_writedata[12].IN1
cpu_v2_data_master_writedata[13] => cpu_v2_data_master_writedata[13].IN1
cpu_v2_data_master_writedata[14] => cpu_v2_data_master_writedata[14].IN1
cpu_v2_data_master_writedata[15] => cpu_v2_data_master_writedata[15].IN1
cpu_v2_data_master_writedata[16] => cpu_v2_data_master_writedata[16].IN1
cpu_v2_data_master_writedata[17] => cpu_v2_data_master_writedata[17].IN1
cpu_v2_data_master_writedata[18] => cpu_v2_data_master_writedata[18].IN1
cpu_v2_data_master_writedata[19] => cpu_v2_data_master_writedata[19].IN1
cpu_v2_data_master_writedata[20] => cpu_v2_data_master_writedata[20].IN1
cpu_v2_data_master_writedata[21] => cpu_v2_data_master_writedata[21].IN1
cpu_v2_data_master_writedata[22] => cpu_v2_data_master_writedata[22].IN1
cpu_v2_data_master_writedata[23] => cpu_v2_data_master_writedata[23].IN1
cpu_v2_data_master_writedata[24] => cpu_v2_data_master_writedata[24].IN1
cpu_v2_data_master_writedata[25] => cpu_v2_data_master_writedata[25].IN1
cpu_v2_data_master_writedata[26] => cpu_v2_data_master_writedata[26].IN1
cpu_v2_data_master_writedata[27] => cpu_v2_data_master_writedata[27].IN1
cpu_v2_data_master_writedata[28] => cpu_v2_data_master_writedata[28].IN1
cpu_v2_data_master_writedata[29] => cpu_v2_data_master_writedata[29].IN1
cpu_v2_data_master_writedata[30] => cpu_v2_data_master_writedata[30].IN1
cpu_v2_data_master_writedata[31] => cpu_v2_data_master_writedata[31].IN1
cpu_v2_data_master_debugaccess => cpu_v2_data_master_debugaccess.IN1
cpu_v2_instruction_master_address[0] => cpu_v2_instruction_master_address[0].IN1
cpu_v2_instruction_master_address[1] => cpu_v2_instruction_master_address[1].IN1
cpu_v2_instruction_master_address[2] => cpu_v2_instruction_master_address[2].IN1
cpu_v2_instruction_master_address[3] => cpu_v2_instruction_master_address[3].IN1
cpu_v2_instruction_master_address[4] => cpu_v2_instruction_master_address[4].IN1
cpu_v2_instruction_master_address[5] => cpu_v2_instruction_master_address[5].IN1
cpu_v2_instruction_master_address[6] => cpu_v2_instruction_master_address[6].IN1
cpu_v2_instruction_master_address[7] => cpu_v2_instruction_master_address[7].IN1
cpu_v2_instruction_master_address[8] => cpu_v2_instruction_master_address[8].IN1
cpu_v2_instruction_master_address[9] => cpu_v2_instruction_master_address[9].IN1
cpu_v2_instruction_master_address[10] => cpu_v2_instruction_master_address[10].IN1
cpu_v2_instruction_master_address[11] => cpu_v2_instruction_master_address[11].IN1
cpu_v2_instruction_master_address[12] => cpu_v2_instruction_master_address[12].IN1
cpu_v2_instruction_master_address[13] => cpu_v2_instruction_master_address[13].IN1
cpu_v2_instruction_master_address[14] => cpu_v2_instruction_master_address[14].IN1
cpu_v2_instruction_master_address[15] => cpu_v2_instruction_master_address[15].IN1
cpu_v2_instruction_master_waitrequest <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_waitrequest
cpu_v2_instruction_master_read => cpu_v2_instruction_master_read.IN1
cpu_v2_instruction_master_readdata[0] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[1] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[2] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[3] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[4] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[5] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[6] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[7] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[8] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[9] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[10] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[11] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[12] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[13] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[14] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[15] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[16] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[17] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[18] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[19] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[20] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[21] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[22] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[23] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[24] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[25] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[26] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[27] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[28] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[29] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[30] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdata[31] <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdata
cpu_v2_instruction_master_readdatavalid <= altera_merlin_master_translator:cpu_v2_instruction_master_translator.av_readdatavalid
cpu_v2_debug_mem_slave_address[0] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_address
cpu_v2_debug_mem_slave_address[1] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_address
cpu_v2_debug_mem_slave_address[2] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_address
cpu_v2_debug_mem_slave_address[3] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_address
cpu_v2_debug_mem_slave_address[4] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_address
cpu_v2_debug_mem_slave_address[5] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_address
cpu_v2_debug_mem_slave_address[6] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_address
cpu_v2_debug_mem_slave_address[7] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_address
cpu_v2_debug_mem_slave_address[8] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_address
cpu_v2_debug_mem_slave_write <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_write
cpu_v2_debug_mem_slave_read <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_read
cpu_v2_debug_mem_slave_readdata[0] => cpu_v2_debug_mem_slave_readdata[0].IN1
cpu_v2_debug_mem_slave_readdata[1] => cpu_v2_debug_mem_slave_readdata[1].IN1
cpu_v2_debug_mem_slave_readdata[2] => cpu_v2_debug_mem_slave_readdata[2].IN1
cpu_v2_debug_mem_slave_readdata[3] => cpu_v2_debug_mem_slave_readdata[3].IN1
cpu_v2_debug_mem_slave_readdata[4] => cpu_v2_debug_mem_slave_readdata[4].IN1
cpu_v2_debug_mem_slave_readdata[5] => cpu_v2_debug_mem_slave_readdata[5].IN1
cpu_v2_debug_mem_slave_readdata[6] => cpu_v2_debug_mem_slave_readdata[6].IN1
cpu_v2_debug_mem_slave_readdata[7] => cpu_v2_debug_mem_slave_readdata[7].IN1
cpu_v2_debug_mem_slave_readdata[8] => cpu_v2_debug_mem_slave_readdata[8].IN1
cpu_v2_debug_mem_slave_readdata[9] => cpu_v2_debug_mem_slave_readdata[9].IN1
cpu_v2_debug_mem_slave_readdata[10] => cpu_v2_debug_mem_slave_readdata[10].IN1
cpu_v2_debug_mem_slave_readdata[11] => cpu_v2_debug_mem_slave_readdata[11].IN1
cpu_v2_debug_mem_slave_readdata[12] => cpu_v2_debug_mem_slave_readdata[12].IN1
cpu_v2_debug_mem_slave_readdata[13] => cpu_v2_debug_mem_slave_readdata[13].IN1
cpu_v2_debug_mem_slave_readdata[14] => cpu_v2_debug_mem_slave_readdata[14].IN1
cpu_v2_debug_mem_slave_readdata[15] => cpu_v2_debug_mem_slave_readdata[15].IN1
cpu_v2_debug_mem_slave_readdata[16] => cpu_v2_debug_mem_slave_readdata[16].IN1
cpu_v2_debug_mem_slave_readdata[17] => cpu_v2_debug_mem_slave_readdata[17].IN1
cpu_v2_debug_mem_slave_readdata[18] => cpu_v2_debug_mem_slave_readdata[18].IN1
cpu_v2_debug_mem_slave_readdata[19] => cpu_v2_debug_mem_slave_readdata[19].IN1
cpu_v2_debug_mem_slave_readdata[20] => cpu_v2_debug_mem_slave_readdata[20].IN1
cpu_v2_debug_mem_slave_readdata[21] => cpu_v2_debug_mem_slave_readdata[21].IN1
cpu_v2_debug_mem_slave_readdata[22] => cpu_v2_debug_mem_slave_readdata[22].IN1
cpu_v2_debug_mem_slave_readdata[23] => cpu_v2_debug_mem_slave_readdata[23].IN1
cpu_v2_debug_mem_slave_readdata[24] => cpu_v2_debug_mem_slave_readdata[24].IN1
cpu_v2_debug_mem_slave_readdata[25] => cpu_v2_debug_mem_slave_readdata[25].IN1
cpu_v2_debug_mem_slave_readdata[26] => cpu_v2_debug_mem_slave_readdata[26].IN1
cpu_v2_debug_mem_slave_readdata[27] => cpu_v2_debug_mem_slave_readdata[27].IN1
cpu_v2_debug_mem_slave_readdata[28] => cpu_v2_debug_mem_slave_readdata[28].IN1
cpu_v2_debug_mem_slave_readdata[29] => cpu_v2_debug_mem_slave_readdata[29].IN1
cpu_v2_debug_mem_slave_readdata[30] => cpu_v2_debug_mem_slave_readdata[30].IN1
cpu_v2_debug_mem_slave_readdata[31] => cpu_v2_debug_mem_slave_readdata[31].IN1
cpu_v2_debug_mem_slave_writedata[0] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[1] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[2] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[3] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[4] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[5] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[6] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[7] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[8] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[9] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[10] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[11] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[12] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[13] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[14] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[15] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[16] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[17] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[18] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[19] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[20] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[21] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[22] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[23] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[24] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[25] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[26] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[27] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[28] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[29] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[30] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_writedata[31] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_writedata
cpu_v2_debug_mem_slave_byteenable[0] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_byteenable
cpu_v2_debug_mem_slave_byteenable[1] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_byteenable
cpu_v2_debug_mem_slave_byteenable[2] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_byteenable
cpu_v2_debug_mem_slave_byteenable[3] <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_byteenable
cpu_v2_debug_mem_slave_waitrequest => cpu_v2_debug_mem_slave_waitrequest.IN1
cpu_v2_debug_mem_slave_debugaccess <= altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator.av_debugaccess
eth_control_port_address[0] <= altera_merlin_slave_translator:eth_control_port_translator.av_address
eth_control_port_address[1] <= altera_merlin_slave_translator:eth_control_port_translator.av_address
eth_control_port_address[2] <= altera_merlin_slave_translator:eth_control_port_translator.av_address
eth_control_port_address[3] <= altera_merlin_slave_translator:eth_control_port_translator.av_address
eth_control_port_address[4] <= altera_merlin_slave_translator:eth_control_port_translator.av_address
eth_control_port_address[5] <= altera_merlin_slave_translator:eth_control_port_translator.av_address
eth_control_port_address[6] <= altera_merlin_slave_translator:eth_control_port_translator.av_address
eth_control_port_address[7] <= altera_merlin_slave_translator:eth_control_port_translator.av_address
eth_control_port_write <= altera_merlin_slave_translator:eth_control_port_translator.av_write
eth_control_port_read <= altera_merlin_slave_translator:eth_control_port_translator.av_read
eth_control_port_readdata[0] => eth_control_port_readdata[0].IN1
eth_control_port_readdata[1] => eth_control_port_readdata[1].IN1
eth_control_port_readdata[2] => eth_control_port_readdata[2].IN1
eth_control_port_readdata[3] => eth_control_port_readdata[3].IN1
eth_control_port_readdata[4] => eth_control_port_readdata[4].IN1
eth_control_port_readdata[5] => eth_control_port_readdata[5].IN1
eth_control_port_readdata[6] => eth_control_port_readdata[6].IN1
eth_control_port_readdata[7] => eth_control_port_readdata[7].IN1
eth_control_port_readdata[8] => eth_control_port_readdata[8].IN1
eth_control_port_readdata[9] => eth_control_port_readdata[9].IN1
eth_control_port_readdata[10] => eth_control_port_readdata[10].IN1
eth_control_port_readdata[11] => eth_control_port_readdata[11].IN1
eth_control_port_readdata[12] => eth_control_port_readdata[12].IN1
eth_control_port_readdata[13] => eth_control_port_readdata[13].IN1
eth_control_port_readdata[14] => eth_control_port_readdata[14].IN1
eth_control_port_readdata[15] => eth_control_port_readdata[15].IN1
eth_control_port_readdata[16] => eth_control_port_readdata[16].IN1
eth_control_port_readdata[17] => eth_control_port_readdata[17].IN1
eth_control_port_readdata[18] => eth_control_port_readdata[18].IN1
eth_control_port_readdata[19] => eth_control_port_readdata[19].IN1
eth_control_port_readdata[20] => eth_control_port_readdata[20].IN1
eth_control_port_readdata[21] => eth_control_port_readdata[21].IN1
eth_control_port_readdata[22] => eth_control_port_readdata[22].IN1
eth_control_port_readdata[23] => eth_control_port_readdata[23].IN1
eth_control_port_readdata[24] => eth_control_port_readdata[24].IN1
eth_control_port_readdata[25] => eth_control_port_readdata[25].IN1
eth_control_port_readdata[26] => eth_control_port_readdata[26].IN1
eth_control_port_readdata[27] => eth_control_port_readdata[27].IN1
eth_control_port_readdata[28] => eth_control_port_readdata[28].IN1
eth_control_port_readdata[29] => eth_control_port_readdata[29].IN1
eth_control_port_readdata[30] => eth_control_port_readdata[30].IN1
eth_control_port_readdata[31] => eth_control_port_readdata[31].IN1
eth_control_port_writedata[0] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[1] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[2] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[3] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[4] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[5] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[6] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[7] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[8] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[9] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[10] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[11] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[12] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[13] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[14] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[15] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[16] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[17] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[18] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[19] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[20] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[21] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[22] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[23] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[24] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[25] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[26] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[27] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[28] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[29] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[30] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_writedata[31] <= altera_merlin_slave_translator:eth_control_port_translator.av_writedata
eth_control_port_waitrequest => eth_control_port_waitrequest.IN1
jtag_uart_avalon_jtag_slave_address[0] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_address
jtag_uart_avalon_jtag_slave_write <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_write
jtag_uart_avalon_jtag_slave_read <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_read
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata[0].IN1
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata[1].IN1
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata[2].IN1
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata[3].IN1
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata[4].IN1
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata[5].IN1
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata[6].IN1
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata[7].IN1
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata[8].IN1
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata[9].IN1
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata[10].IN1
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata[11].IN1
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata[12].IN1
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata[13].IN1
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata[14].IN1
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata[15].IN1
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata[16].IN1
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata[17].IN1
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata[18].IN1
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata[19].IN1
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata[20].IN1
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata[21].IN1
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata[22].IN1
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata[23].IN1
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata[24].IN1
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata[25].IN1
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata[26].IN1
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata[27].IN1
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata[28].IN1
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata[29].IN1
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata[30].IN1
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata[31].IN1
jtag_uart_avalon_jtag_slave_writedata[0] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[1] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[2] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[3] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[4] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[5] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[6] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[7] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[8] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[9] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[10] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[11] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[12] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[13] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[14] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[15] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[16] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[17] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[18] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[19] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[20] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[21] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[22] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[23] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[24] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[25] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[26] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[27] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[28] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[29] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[30] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[31] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest.IN1
jtag_uart_avalon_jtag_slave_chipselect <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_chipselect
mm_pio_test_0_avalon_slave_address[0] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_address
mm_pio_test_0_avalon_slave_address[1] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_address
mm_pio_test_0_avalon_slave_write <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_write
mm_pio_test_0_avalon_slave_writedata[0] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_writedata
mm_pio_test_0_avalon_slave_writedata[1] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_writedata
mm_pio_test_0_avalon_slave_writedata[2] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_writedata
mm_pio_test_0_avalon_slave_writedata[3] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_writedata
mm_pio_test_0_avalon_slave_writedata[4] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_writedata
mm_pio_test_0_avalon_slave_writedata[5] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_writedata
mm_pio_test_0_avalon_slave_writedata[6] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_writedata
mm_pio_test_0_avalon_slave_writedata[7] <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_writedata
mm_pio_test_0_avalon_slave_chipselect <= altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator.av_chipselect
ram_onchip_s1_address[0] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[1] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[2] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[3] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[4] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[5] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[6] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[7] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[8] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[9] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[10] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[11] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_address[12] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_address
ram_onchip_s1_write <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_write
ram_onchip_s1_readdata[0] => ram_onchip_s1_readdata[0].IN1
ram_onchip_s1_readdata[1] => ram_onchip_s1_readdata[1].IN1
ram_onchip_s1_readdata[2] => ram_onchip_s1_readdata[2].IN1
ram_onchip_s1_readdata[3] => ram_onchip_s1_readdata[3].IN1
ram_onchip_s1_readdata[4] => ram_onchip_s1_readdata[4].IN1
ram_onchip_s1_readdata[5] => ram_onchip_s1_readdata[5].IN1
ram_onchip_s1_readdata[6] => ram_onchip_s1_readdata[6].IN1
ram_onchip_s1_readdata[7] => ram_onchip_s1_readdata[7].IN1
ram_onchip_s1_readdata[8] => ram_onchip_s1_readdata[8].IN1
ram_onchip_s1_readdata[9] => ram_onchip_s1_readdata[9].IN1
ram_onchip_s1_readdata[10] => ram_onchip_s1_readdata[10].IN1
ram_onchip_s1_readdata[11] => ram_onchip_s1_readdata[11].IN1
ram_onchip_s1_readdata[12] => ram_onchip_s1_readdata[12].IN1
ram_onchip_s1_readdata[13] => ram_onchip_s1_readdata[13].IN1
ram_onchip_s1_readdata[14] => ram_onchip_s1_readdata[14].IN1
ram_onchip_s1_readdata[15] => ram_onchip_s1_readdata[15].IN1
ram_onchip_s1_readdata[16] => ram_onchip_s1_readdata[16].IN1
ram_onchip_s1_readdata[17] => ram_onchip_s1_readdata[17].IN1
ram_onchip_s1_readdata[18] => ram_onchip_s1_readdata[18].IN1
ram_onchip_s1_readdata[19] => ram_onchip_s1_readdata[19].IN1
ram_onchip_s1_readdata[20] => ram_onchip_s1_readdata[20].IN1
ram_onchip_s1_readdata[21] => ram_onchip_s1_readdata[21].IN1
ram_onchip_s1_readdata[22] => ram_onchip_s1_readdata[22].IN1
ram_onchip_s1_readdata[23] => ram_onchip_s1_readdata[23].IN1
ram_onchip_s1_readdata[24] => ram_onchip_s1_readdata[24].IN1
ram_onchip_s1_readdata[25] => ram_onchip_s1_readdata[25].IN1
ram_onchip_s1_readdata[26] => ram_onchip_s1_readdata[26].IN1
ram_onchip_s1_readdata[27] => ram_onchip_s1_readdata[27].IN1
ram_onchip_s1_readdata[28] => ram_onchip_s1_readdata[28].IN1
ram_onchip_s1_readdata[29] => ram_onchip_s1_readdata[29].IN1
ram_onchip_s1_readdata[30] => ram_onchip_s1_readdata[30].IN1
ram_onchip_s1_readdata[31] => ram_onchip_s1_readdata[31].IN1
ram_onchip_s1_writedata[0] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[1] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[2] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[3] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[4] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[5] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[6] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[7] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[8] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[9] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[10] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[11] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[12] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[13] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[14] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[15] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[16] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[17] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[18] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[19] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[20] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[21] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[22] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[23] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[24] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[25] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[26] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[27] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[28] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[29] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[30] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_writedata[31] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_writedata
ram_onchip_s1_byteenable[0] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_byteenable
ram_onchip_s1_byteenable[1] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_byteenable
ram_onchip_s1_byteenable[2] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_byteenable
ram_onchip_s1_byteenable[3] <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_byteenable
ram_onchip_s1_chipselect <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_chipselect
ram_onchip_s1_clken <= altera_merlin_slave_translator:ram_onchip_s1_translator.av_clken
sample_pll_pll_slave_address[0] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_address
sample_pll_pll_slave_address[1] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_address
sample_pll_pll_slave_write <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_write
sample_pll_pll_slave_read <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_read
sample_pll_pll_slave_readdata[0] => sample_pll_pll_slave_readdata[0].IN1
sample_pll_pll_slave_readdata[1] => sample_pll_pll_slave_readdata[1].IN1
sample_pll_pll_slave_readdata[2] => sample_pll_pll_slave_readdata[2].IN1
sample_pll_pll_slave_readdata[3] => sample_pll_pll_slave_readdata[3].IN1
sample_pll_pll_slave_readdata[4] => sample_pll_pll_slave_readdata[4].IN1
sample_pll_pll_slave_readdata[5] => sample_pll_pll_slave_readdata[5].IN1
sample_pll_pll_slave_readdata[6] => sample_pll_pll_slave_readdata[6].IN1
sample_pll_pll_slave_readdata[7] => sample_pll_pll_slave_readdata[7].IN1
sample_pll_pll_slave_readdata[8] => sample_pll_pll_slave_readdata[8].IN1
sample_pll_pll_slave_readdata[9] => sample_pll_pll_slave_readdata[9].IN1
sample_pll_pll_slave_readdata[10] => sample_pll_pll_slave_readdata[10].IN1
sample_pll_pll_slave_readdata[11] => sample_pll_pll_slave_readdata[11].IN1
sample_pll_pll_slave_readdata[12] => sample_pll_pll_slave_readdata[12].IN1
sample_pll_pll_slave_readdata[13] => sample_pll_pll_slave_readdata[13].IN1
sample_pll_pll_slave_readdata[14] => sample_pll_pll_slave_readdata[14].IN1
sample_pll_pll_slave_readdata[15] => sample_pll_pll_slave_readdata[15].IN1
sample_pll_pll_slave_readdata[16] => sample_pll_pll_slave_readdata[16].IN1
sample_pll_pll_slave_readdata[17] => sample_pll_pll_slave_readdata[17].IN1
sample_pll_pll_slave_readdata[18] => sample_pll_pll_slave_readdata[18].IN1
sample_pll_pll_slave_readdata[19] => sample_pll_pll_slave_readdata[19].IN1
sample_pll_pll_slave_readdata[20] => sample_pll_pll_slave_readdata[20].IN1
sample_pll_pll_slave_readdata[21] => sample_pll_pll_slave_readdata[21].IN1
sample_pll_pll_slave_readdata[22] => sample_pll_pll_slave_readdata[22].IN1
sample_pll_pll_slave_readdata[23] => sample_pll_pll_slave_readdata[23].IN1
sample_pll_pll_slave_readdata[24] => sample_pll_pll_slave_readdata[24].IN1
sample_pll_pll_slave_readdata[25] => sample_pll_pll_slave_readdata[25].IN1
sample_pll_pll_slave_readdata[26] => sample_pll_pll_slave_readdata[26].IN1
sample_pll_pll_slave_readdata[27] => sample_pll_pll_slave_readdata[27].IN1
sample_pll_pll_slave_readdata[28] => sample_pll_pll_slave_readdata[28].IN1
sample_pll_pll_slave_readdata[29] => sample_pll_pll_slave_readdata[29].IN1
sample_pll_pll_slave_readdata[30] => sample_pll_pll_slave_readdata[30].IN1
sample_pll_pll_slave_readdata[31] => sample_pll_pll_slave_readdata[31].IN1
sample_pll_pll_slave_writedata[0] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[1] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[2] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[3] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[4] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[5] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[6] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[7] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[8] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[9] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[10] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[11] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[12] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[13] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[14] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[15] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[16] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[17] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[18] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[19] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[20] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[21] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[22] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[23] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[24] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[25] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[26] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[27] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[28] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[29] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[30] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
sample_pll_pll_slave_writedata[31] <= altera_merlin_slave_translator:sample_pll_pll_slave_translator.av_writedata
spi_spi_control_port_address[0] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_address
spi_spi_control_port_address[1] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_address
spi_spi_control_port_address[2] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_address
spi_spi_control_port_write <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_write
spi_spi_control_port_read <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_read
spi_spi_control_port_readdata[0] => spi_spi_control_port_readdata[0].IN1
spi_spi_control_port_readdata[1] => spi_spi_control_port_readdata[1].IN1
spi_spi_control_port_readdata[2] => spi_spi_control_port_readdata[2].IN1
spi_spi_control_port_readdata[3] => spi_spi_control_port_readdata[3].IN1
spi_spi_control_port_readdata[4] => spi_spi_control_port_readdata[4].IN1
spi_spi_control_port_readdata[5] => spi_spi_control_port_readdata[5].IN1
spi_spi_control_port_readdata[6] => spi_spi_control_port_readdata[6].IN1
spi_spi_control_port_readdata[7] => spi_spi_control_port_readdata[7].IN1
spi_spi_control_port_readdata[8] => spi_spi_control_port_readdata[8].IN1
spi_spi_control_port_readdata[9] => spi_spi_control_port_readdata[9].IN1
spi_spi_control_port_readdata[10] => spi_spi_control_port_readdata[10].IN1
spi_spi_control_port_readdata[11] => spi_spi_control_port_readdata[11].IN1
spi_spi_control_port_readdata[12] => spi_spi_control_port_readdata[12].IN1
spi_spi_control_port_readdata[13] => spi_spi_control_port_readdata[13].IN1
spi_spi_control_port_readdata[14] => spi_spi_control_port_readdata[14].IN1
spi_spi_control_port_readdata[15] => spi_spi_control_port_readdata[15].IN1
spi_spi_control_port_writedata[0] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[1] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[2] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[3] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[4] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[5] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[6] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[7] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[8] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[9] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[10] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[11] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[12] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[13] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[14] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_writedata[15] <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_writedata
spi_spi_control_port_chipselect <= altera_merlin_slave_translator:spi_spi_control_port_translator.av_chipselect
sysid_control_slave_address[0] <= altera_merlin_slave_translator:sysid_control_slave_translator.av_address
sysid_control_slave_readdata[0] => sysid_control_slave_readdata[0].IN1
sysid_control_slave_readdata[1] => sysid_control_slave_readdata[1].IN1
sysid_control_slave_readdata[2] => sysid_control_slave_readdata[2].IN1
sysid_control_slave_readdata[3] => sysid_control_slave_readdata[3].IN1
sysid_control_slave_readdata[4] => sysid_control_slave_readdata[4].IN1
sysid_control_slave_readdata[5] => sysid_control_slave_readdata[5].IN1
sysid_control_slave_readdata[6] => sysid_control_slave_readdata[6].IN1
sysid_control_slave_readdata[7] => sysid_control_slave_readdata[7].IN1
sysid_control_slave_readdata[8] => sysid_control_slave_readdata[8].IN1
sysid_control_slave_readdata[9] => sysid_control_slave_readdata[9].IN1
sysid_control_slave_readdata[10] => sysid_control_slave_readdata[10].IN1
sysid_control_slave_readdata[11] => sysid_control_slave_readdata[11].IN1
sysid_control_slave_readdata[12] => sysid_control_slave_readdata[12].IN1
sysid_control_slave_readdata[13] => sysid_control_slave_readdata[13].IN1
sysid_control_slave_readdata[14] => sysid_control_slave_readdata[14].IN1
sysid_control_slave_readdata[15] => sysid_control_slave_readdata[15].IN1
sysid_control_slave_readdata[16] => sysid_control_slave_readdata[16].IN1
sysid_control_slave_readdata[17] => sysid_control_slave_readdata[17].IN1
sysid_control_slave_readdata[18] => sysid_control_slave_readdata[18].IN1
sysid_control_slave_readdata[19] => sysid_control_slave_readdata[19].IN1
sysid_control_slave_readdata[20] => sysid_control_slave_readdata[20].IN1
sysid_control_slave_readdata[21] => sysid_control_slave_readdata[21].IN1
sysid_control_slave_readdata[22] => sysid_control_slave_readdata[22].IN1
sysid_control_slave_readdata[23] => sysid_control_slave_readdata[23].IN1
sysid_control_slave_readdata[24] => sysid_control_slave_readdata[24].IN1
sysid_control_slave_readdata[25] => sysid_control_slave_readdata[25].IN1
sysid_control_slave_readdata[26] => sysid_control_slave_readdata[26].IN1
sysid_control_slave_readdata[27] => sysid_control_slave_readdata[27].IN1
sysid_control_slave_readdata[28] => sysid_control_slave_readdata[28].IN1
sysid_control_slave_readdata[29] => sysid_control_slave_readdata[29].IN1
sysid_control_slave_readdata[30] => sysid_control_slave_readdata[30].IN1
sysid_control_slave_readdata[31] => sysid_control_slave_readdata[31].IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_instruction_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= <GND>
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= <GND>
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => ~NO_FANOUT~
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_pio_test_0_avalon_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => av_address[0].DATAIN
uav_address[1] => av_address[1].DATAIN
uav_address[2] => ~NO_FANOUT~
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN0
uav_write => always21.IN0
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => always21.IN1
uav_burstcount[0] => av_burstcount[0].DATAIN
uav_burstcount[0] => end_beginbursttransfer.IN1
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[0].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => ~NO_FANOUT~
uav_writedata[17] => ~NO_FANOUT~
uav_writedata[18] => ~NO_FANOUT~
uav_writedata[19] => ~NO_FANOUT~
uav_writedata[20] => ~NO_FANOUT~
uav_writedata[21] => ~NO_FANOUT~
uav_writedata[22] => ~NO_FANOUT~
uav_writedata[23] => ~NO_FANOUT~
uav_writedata[24] => ~NO_FANOUT~
uav_writedata[25] => ~NO_FANOUT~
uav_writedata[26] => ~NO_FANOUT~
uav_writedata[27] => ~NO_FANOUT~
uav_writedata[28] => ~NO_FANOUT~
uav_writedata[29] => ~NO_FANOUT~
uav_writedata[30] => ~NO_FANOUT~
uav_writedata[31] => ~NO_FANOUT~
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal1.IN2
uav_burstcount[1] => Equal1.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal1.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= <GND>
uav_readdata[17] <= <GND>
uav_readdata[18] <= <GND>
uav_readdata[19] <= <GND>
uav_readdata[20] <= <GND>
uav_readdata[21] <= <GND>
uav_readdata[22] <= <GND>
uav_readdata[23] <= <GND>
uav_readdata[24] <= <GND>
uav_readdata[25] <= <GND>
uav_readdata[26] <= <GND>
uav_readdata[27] <= <GND>
uav_readdata[28] <= <GND>
uav_readdata[29] <= <GND>
uav_readdata[30] <= <GND>
uav_readdata[31] <= <GND>
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_data_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_write => always2.IN0
av_write => cp_data[55].DATAIN
av_write => cp_data[54].DATAIN
av_read => always2.IN1
av_read => cp_data[56].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[59].DATAIN
av_burstcount[1] => cp_data[60].DATAIN
av_burstcount[2] => cp_data[61].DATAIN
av_debugaccess => cp_data[81].DATAIN
av_lock => cp_data[57].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= <GND>
cp_data[54] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= <GND>
cp_data[59] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= <VCC>
cp_data[63] <= <VCC>
cp_data[64] <= <VCC>
cp_data[65] <= <GND>
cp_data[66] <= <VCC>
cp_data[67] <= <GND>
cp_data[68] <= <VCC>
cp_data[69] <= <GND>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[82] <= <VCC>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <VCC>
cp_data[92] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_channel[6] => ~NO_FANOUT~
rp_channel[7] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_instruction_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_write => always2.IN0
av_write => cp_data[55].DATAIN
av_write => cp_data[54].DATAIN
av_read => always2.IN1
av_read => cp_data[56].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[59].DATAIN
av_burstcount[1] => cp_data[60].DATAIN
av_burstcount[2] => cp_data[61].DATAIN
av_debugaccess => cp_data[81].DATAIN
av_lock => cp_data[57].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= <GND>
cp_data[54] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= <GND>
cp_data[59] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= <VCC>
cp_data[63] <= <VCC>
cp_data[64] <= <GND>
cp_data[65] <= <GND>
cp_data[66] <= <VCC>
cp_data[67] <= <GND>
cp_data[68] <= <GND>
cp_data[69] <= <VCC>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <VCC>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[82] <= <VCC>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <VCC>
cp_data[92] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_channel[6] => ~NO_FANOUT~
rp_channel[7] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_pio_test_0_avalon_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_address[1] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_address[2] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[8].DATAIN
m0_response[1] => rdata_fifo_src_data[9].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= <GND>
rf_source_data[56] <= <GND>
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN0
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => rp_data[8].DATAIN
rf_sink_data[9] => rf_sink_addr[0].IN1
rf_sink_data[10] => rf_sink_addr[1].IN1
rf_sink_data[11] => rf_sink_addr[2].IN1
rf_sink_data[12] => rf_sink_addr[3].IN1
rf_sink_data[13] => rf_sink_addr[4].IN1
rf_sink_data[14] => rf_sink_addr[5].IN1
rf_sink_data[15] => rf_sink_addr[6].IN1
rf_sink_data[16] => rf_sink_addr[7].IN1
rf_sink_data[17] => rf_sink_addr[8].IN1
rf_sink_data[18] => rf_sink_addr[9].IN1
rf_sink_data[19] => rf_sink_addr[10].IN1
rf_sink_data[20] => rf_sink_addr[11].IN1
rf_sink_data[21] => rf_sink_addr[12].IN1
rf_sink_data[22] => rf_sink_addr[13].IN1
rf_sink_data[23] => rf_sink_addr[14].IN1
rf_sink_data[24] => rf_sink_addr[15].IN1
rf_sink_data[25] => rf_sink_addr[16].IN1
rf_sink_data[26] => rf_sink_compressed.IN1
rf_sink_data[27] => rp_data[27].DATAIN
rf_sink_data[28] => comb.OUTPUTSELECT
rf_sink_data[28] => rp_data[28].DATAIN
rf_sink_data[29] => rp_data.IN0
rf_sink_data[30] => rp_data[30].DATAIN
rf_sink_data[31] => rp_data[31].DATAIN
rf_sink_data[32] => rf_sink_byte_cnt[0].IN1
rf_sink_data[33] => rf_sink_byte_cnt[1].IN1
rf_sink_data[34] => rf_sink_byte_cnt[2].IN1
rf_sink_data[35] => rf_sink_burstwrap[0].IN1
rf_sink_data[36] => rf_sink_burstwrap[1].IN1
rf_sink_data[37] => rf_sink_burstwrap[2].IN1
rf_sink_data[38] => rf_sink_burstsize[0].IN1
rf_sink_data[39] => rf_sink_burstsize[1].IN1
rf_sink_data[40] => rf_sink_burstsize[2].IN1
rf_sink_data[41] => rp_data[41].DATAIN
rf_sink_data[42] => rp_data[42].DATAIN
rf_sink_data[43] => rp_data[43].DATAIN
rf_sink_data[44] => rp_data[44].DATAIN
rf_sink_data[45] => rp_data[45].DATAIN
rf_sink_data[46] => rp_data[46].DATAIN
rf_sink_data[47] => rp_data[50].DATAIN
rf_sink_data[48] => rp_data[51].DATAIN
rf_sink_data[49] => rp_data[52].DATAIN
rf_sink_data[50] => rp_data[47].DATAIN
rf_sink_data[51] => rp_data[48].DATAIN
rf_sink_data[52] => rp_data[49].DATAIN
rf_sink_data[53] => rp_data[53].DATAIN
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data[56].DATAIN
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => ~NO_FANOUT~
rf_sink_data[62] => ~NO_FANOUT~
rf_sink_data[63] => rp_data[63].DATAIN
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => current_response.OUTPUTSELECT
rf_sink_data[66] => current_response.OUTPUTSELECT
rf_sink_data[66] => rdata_fifo_sink_ready.IN0
rf_sink_data[66] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => current_response.IN0
rdata_fifo_sink_data[9] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_read.IN1
cp_data[8] => m0_write.IN1
cp_data[8] => m0_byteenable[0].DATAIN
cp_data[8] => rf_source_data[8].DATAIN
cp_data[8] => needs_response_synthesis.IN1
cp_data[8] => cp_ready.IN1
cp_data[9] => rf_source_data[9].DATAIN
cp_data[9] => m0_address[0].DATAIN
cp_data[10] => rf_source_data[10].DATAIN
cp_data[10] => m0_address[1].DATAIN
cp_data[11] => rf_source_data[11].DATAIN
cp_data[11] => m0_address[2].DATAIN
cp_data[12] => rf_source_data[12].DATAIN
cp_data[12] => m0_address[3].DATAIN
cp_data[13] => rf_source_data[13].DATAIN
cp_data[13] => m0_address[4].DATAIN
cp_data[14] => rf_source_data[14].DATAIN
cp_data[14] => m0_address[5].DATAIN
cp_data[15] => rf_source_data[15].DATAIN
cp_data[15] => m0_address[6].DATAIN
cp_data[16] => rf_source_data[16].DATAIN
cp_data[16] => m0_address[7].DATAIN
cp_data[17] => rf_source_data[17].DATAIN
cp_data[17] => m0_address[8].DATAIN
cp_data[18] => rf_source_data[18].DATAIN
cp_data[18] => m0_address[9].DATAIN
cp_data[19] => rf_source_data[19].DATAIN
cp_data[19] => m0_address[10].DATAIN
cp_data[20] => rf_source_data[20].DATAIN
cp_data[20] => m0_address[11].DATAIN
cp_data[21] => rf_source_data[21].DATAIN
cp_data[21] => m0_address[12].DATAIN
cp_data[22] => rf_source_data[22].DATAIN
cp_data[22] => m0_address[13].DATAIN
cp_data[23] => rf_source_data[23].DATAIN
cp_data[23] => m0_address[14].DATAIN
cp_data[24] => rf_source_data[24].DATAIN
cp_data[24] => m0_address[15].DATAIN
cp_data[25] => rf_source_data[25].DATAIN
cp_data[25] => m0_address[16].DATAIN
cp_data[26] => local_compressed_read.IN1
cp_data[26] => rf_source_data[26].DATAIN
cp_data[27] => rf_source_data[27].DATAIN
cp_data[27] => comb.IN1
cp_data[28] => local_write.IN1
cp_data[28] => rf_source_data[28].DATAIN
cp_data[29] => local_read.IN1
cp_data[29] => rf_source_data[29].DATAIN
cp_data[30] => local_lock.IN1
cp_data[30] => rf_source_data[30].DATAIN
cp_data[31] => rf_source_data[31].DATAIN
cp_data[32] => m0_burstcount.DATAA
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_debugaccess.DATAIN
cp_data[55] => ~NO_FANOUT~
cp_data[56] => ~NO_FANOUT~
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rf_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[10] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[11] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[12] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[13] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[14] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[15] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[16] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[17] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[18] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[19] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[20] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[21] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[22] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[23] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[24] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[25] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[26] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[27] <= rf_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rf_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rf_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rf_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[33] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[34] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[35] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[41] <= rf_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rp_data[42] <= rf_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rp_data[43] <= rf_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rp_data[44] <= rf_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rp_data[45] <= rf_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rp_data[46] <= rf_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rp_data[47] <= rf_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rp_data[48] <= rf_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rp_data[49] <= rf_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rp_data[50] <= rf_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rp_data[51] <= rf_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rp_data[52] <= rf_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rp_data[53] <= rf_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rf_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= rf_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_pio_test_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_pio_test_0_avalon_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[38] => Equal0.IN14
sink_data[39] => src_data[39].DATAIN
sink_data[39] => Equal0.IN13
sink_data[39] => Equal6.IN13
sink_data[39] => Equal7.IN5
sink_data[40] => src_data[40].DATAIN
sink_data[40] => Equal0.IN12
sink_data[40] => Equal5.IN12
sink_data[40] => Equal6.IN4
sink_data[40] => Equal7.IN4
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal0.IN11
sink_data[41] => Equal4.IN11
sink_data[41] => Equal5.IN3
sink_data[41] => Equal6.IN3
sink_data[41] => Equal7.IN3
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal0.IN10
sink_data[42] => Equal4.IN10
sink_data[42] => Equal5.IN11
sink_data[42] => Equal6.IN12
sink_data[42] => Equal7.IN13
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal0.IN9
sink_data[43] => Equal4.IN9
sink_data[43] => Equal5.IN10
sink_data[43] => Equal6.IN11
sink_data[43] => Equal7.IN12
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal0.IN8
sink_data[44] => Equal4.IN8
sink_data[44] => Equal5.IN9
sink_data[44] => Equal6.IN10
sink_data[44] => Equal7.IN11
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal0.IN7
sink_data[45] => Equal4.IN7
sink_data[45] => Equal5.IN8
sink_data[45] => Equal6.IN9
sink_data[45] => Equal7.IN10
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal0.IN6
sink_data[46] => Equal3.IN6
sink_data[46] => Equal4.IN2
sink_data[46] => Equal5.IN2
sink_data[46] => Equal6.IN2
sink_data[46] => Equal7.IN2
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal0.IN5
sink_data[47] => Equal1.IN0
sink_data[47] => Equal3.IN1
sink_data[47] => Equal4.IN1
sink_data[47] => Equal5.IN1
sink_data[47] => Equal6.IN1
sink_data[47] => Equal7.IN1
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal0.IN4
sink_data[48] => Equal1.IN5
sink_data[48] => Equal3.IN5
sink_data[48] => Equal4.IN6
sink_data[48] => Equal5.IN7
sink_data[48] => Equal6.IN8
sink_data[48] => Equal7.IN9
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal0.IN3
sink_data[49] => Equal1.IN4
sink_data[49] => Equal3.IN4
sink_data[49] => Equal4.IN5
sink_data[49] => Equal5.IN6
sink_data[49] => Equal6.IN7
sink_data[49] => Equal7.IN8
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN2
sink_data[50] => Equal1.IN3
sink_data[50] => Equal3.IN3
sink_data[50] => Equal4.IN4
sink_data[50] => Equal5.IN5
sink_data[50] => Equal6.IN6
sink_data[50] => Equal7.IN7
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN1
sink_data[51] => Equal1.IN2
sink_data[51] => Equal2.IN0
sink_data[51] => Equal3.IN2
sink_data[51] => Equal4.IN3
sink_data[51] => Equal5.IN4
sink_data[51] => Equal6.IN5
sink_data[51] => Equal7.IN6
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN0
sink_data[52] => Equal1.IN1
sink_data[52] => Equal2.IN1
sink_data[52] => Equal3.IN0
sink_data[52] => Equal4.IN0
sink_data[52] => Equal5.IN0
sink_data[52] => Equal6.IN0
sink_data[52] => Equal7.IN0
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => always1.IN1
sink_data[55] => src_data[55].DATAIN
sink_data[56] => always1.IN1
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => ~NO_FANOUT~
sink_data[78] => ~NO_FANOUT~
sink_data[79] => ~NO_FANOUT~
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router|WiPhase_top_level_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <VCC>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal0.IN0
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal0.IN4
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal0.IN3
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN2
sink_data[51] => src_channel.OUTPUTSELECT
sink_data[51] => src_channel.OUTPUTSELECT
sink_data[51] => src_channel.OUTPUTSELECT
sink_data[51] => src_channel.OUTPUTSELECT
sink_data[51] => src_channel.OUTPUTSELECT
sink_data[51] => src_channel.OUTPUTSELECT
sink_data[51] => src_channel.OUTPUTSELECT
sink_data[51] => src_channel.OUTPUTSELECT
sink_data[51] => src_data.OUTPUTSELECT
sink_data[51] => src_data.OUTPUTSELECT
sink_data[51] => src_data.OUTPUTSELECT
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN1
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => ~NO_FANOUT~
sink_data[78] => ~NO_FANOUT~
sink_data[79] => ~NO_FANOUT~
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001|WiPhase_top_level_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <VCC>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <GND>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_002|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <GND>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_003:router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN31
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN30
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN29
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_003:router_003|WiPhase_top_level_mm_interconnect_0_router_003_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <GND>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_004|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <GND>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_005
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_005|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <GND>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_006:router_006
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => always0.IN1
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[77] => Equal1.IN0
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[78] => Equal1.IN31
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[79] => Equal1.IN30
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_006:router_006|WiPhase_top_level_mm_interconnect_0_router_006_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <GND>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_007
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_007|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <GND>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_006:router_008
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => always0.IN1
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[77] => Equal1.IN0
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[78] => Equal1.IN31
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[79] => Equal1.IN30
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_006:router_008|WiPhase_top_level_mm_interconnect_0_router_006_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <GND>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_009
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_009|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_wr_channel[6] <= <GND>
default_wr_channel[7] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_rd_channel[6] <= <GND>
default_rd_channel[7] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>
default_src_channel[6] <= <GND>
default_src_channel[7] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_v2_data_master_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_channel[4].CLK
clk => last_channel[5].CLK
clk => last_channel[6].CLK
clk => last_channel[7].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
clk => last_dest_id[2].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_channel[4].ACLR
reset => last_channel[5].ACLR
reset => last_channel[6].ACLR
reset => last_channel[7].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
reset => last_dest_id[2].ACLR
cmd_sink_valid => wide_valid[0].IN0
cmd_sink_valid => wide_valid[1].IN0
cmd_sink_valid => wide_valid[2].IN0
cmd_sink_valid => wide_valid[3].IN0
cmd_sink_valid => wide_valid[4].IN0
cmd_sink_valid => wide_valid[5].IN0
cmd_sink_valid => wide_valid[6].IN0
cmd_sink_valid => wide_valid[7].IN0
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[54] => save_dest_id.IN1
cmd_sink_data[54] => nonposted_cmd_accepted.IN1
cmd_sink_data[54] => suppress_change_dest_id.IN1
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => Equal0.IN2
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[77] => last_dest_id[0].DATAIN
cmd_sink_data[78] => Equal0.IN1
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[78] => last_dest_id[1].DATAIN
cmd_sink_data[79] => Equal0.IN0
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[79] => last_dest_id[2].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_channel[0] => wide_valid[0].IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => wide_valid[1].IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => wide_valid[2].IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => wide_valid[3].IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_channel[4] => wide_valid[4].IN1
cmd_sink_channel[4] => cmd_src_channel[4].DATAIN
cmd_sink_channel[4] => last_channel[4].DATAIN
cmd_sink_channel[5] => wide_valid[5].IN1
cmd_sink_channel[5] => cmd_src_channel[5].DATAIN
cmd_sink_channel[5] => last_channel[5].DATAIN
cmd_sink_channel[6] => wide_valid[6].IN1
cmd_sink_channel[6] => cmd_src_channel[6].DATAIN
cmd_sink_channel[6] => last_channel[6].DATAIN
cmd_sink_channel[7] => wide_valid[7].IN1
cmd_sink_channel[7] => cmd_src_channel[7].DATAIN
cmd_sink_channel[7] => last_channel[7].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[2] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[3] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[4] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[5] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[6] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[7] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[2] <= cmd_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[3] <= cmd_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[4] <= cmd_sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[5] <= cmd_sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[6] <= cmd_sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[7] <= cmd_sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_channel[4] => rsp_src_channel[4].DATAIN
rsp_sink_channel[5] => rsp_src_channel[5].DATAIN
rsp_sink_channel[6] => rsp_src_channel[6].DATAIN
rsp_sink_channel[7] => rsp_src_channel[7].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[2] <= rsp_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[3] <= rsp_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[4] <= rsp_sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[5] <= rsp_sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[6] <= rsp_sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[7] <= rsp_sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_v2_instruction_master_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_channel[4].CLK
clk => last_channel[5].CLK
clk => last_channel[6].CLK
clk => last_channel[7].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
clk => last_dest_id[2].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_channel[4].ACLR
reset => last_channel[5].ACLR
reset => last_channel[6].ACLR
reset => last_channel[7].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
reset => last_dest_id[2].ACLR
cmd_sink_valid => wide_valid[0].IN0
cmd_sink_valid => wide_valid[1].IN0
cmd_sink_valid => wide_valid[2].IN0
cmd_sink_valid => wide_valid[3].IN0
cmd_sink_valid => wide_valid[4].IN0
cmd_sink_valid => wide_valid[5].IN0
cmd_sink_valid => wide_valid[6].IN0
cmd_sink_valid => wide_valid[7].IN0
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[54] => save_dest_id.IN1
cmd_sink_data[54] => nonposted_cmd_accepted.IN1
cmd_sink_data[54] => suppress_change_dest_id.IN1
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => Equal0.IN2
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[77] => last_dest_id[0].DATAIN
cmd_sink_data[78] => Equal0.IN1
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[78] => last_dest_id[1].DATAIN
cmd_sink_data[79] => Equal0.IN0
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[79] => last_dest_id[2].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_channel[0] => wide_valid[0].IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => wide_valid[1].IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => wide_valid[2].IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => wide_valid[3].IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_channel[4] => wide_valid[4].IN1
cmd_sink_channel[4] => cmd_src_channel[4].DATAIN
cmd_sink_channel[4] => last_channel[4].DATAIN
cmd_sink_channel[5] => wide_valid[5].IN1
cmd_sink_channel[5] => cmd_src_channel[5].DATAIN
cmd_sink_channel[5] => last_channel[5].DATAIN
cmd_sink_channel[6] => wide_valid[6].IN1
cmd_sink_channel[6] => cmd_src_channel[6].DATAIN
cmd_sink_channel[6] => last_channel[6].DATAIN
cmd_sink_channel[7] => wide_valid[7].IN1
cmd_sink_channel[7] => cmd_src_channel[7].DATAIN
cmd_sink_channel[7] => last_channel[7].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[2] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[3] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[4] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[5] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[6] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[7] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[2] <= cmd_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[3] <= cmd_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[4] <= cmd_sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[5] <= cmd_sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[6] <= cmd_sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[7] <= cmd_sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_channel[4] => rsp_src_channel[4].DATAIN
rsp_sink_channel[5] => rsp_src_channel[5].DATAIN
rsp_sink_channel[6] => rsp_src_channel[6].DATAIN
rsp_sink_channel[7] => rsp_src_channel[7].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[2] <= rsp_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[3] <= rsp_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[4] <= rsp_sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[5] <= rsp_sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[6] <= rsp_sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[7] <= rsp_sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_pio_test_0_avalon_slave_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_channel[4] => sink0_channel[4].IN1
sink0_channel[5] => sink0_channel[5].IN1
sink0_channel[6] => sink0_channel[6].IN1
sink0_channel[7] => sink0_channel[7].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[4] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[5] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[6] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[7] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_pio_test_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink0_valid => source0_valid.DATAIN
sink0_data[0] => source0_data[0].DATAIN
sink0_data[1] => source0_data[1].DATAIN
sink0_data[2] => source0_data[2].DATAIN
sink0_data[3] => source0_data[3].DATAIN
sink0_data[4] => source0_data[4].DATAIN
sink0_data[5] => source0_data[5].DATAIN
sink0_data[6] => source0_data[6].DATAIN
sink0_data[7] => source0_data[7].DATAIN
sink0_data[8] => source0_data[8].DATAIN
sink0_data[9] => source0_data[9].DATAIN
sink0_data[10] => source0_data[10].DATAIN
sink0_data[11] => source0_data[11].DATAIN
sink0_data[12] => source0_data[12].DATAIN
sink0_data[13] => source0_data[13].DATAIN
sink0_data[14] => source0_data[14].DATAIN
sink0_data[15] => source0_data[15].DATAIN
sink0_data[16] => source0_data[16].DATAIN
sink0_data[17] => source0_data[17].DATAIN
sink0_data[18] => source0_data[18].DATAIN
sink0_data[19] => source0_data[19].DATAIN
sink0_data[20] => source0_data[20].DATAIN
sink0_data[21] => source0_data[21].DATAIN
sink0_data[22] => source0_data[22].DATAIN
sink0_data[23] => source0_data[23].DATAIN
sink0_data[24] => source0_data[24].DATAIN
sink0_data[25] => source0_data[25].DATAIN
sink0_data[26] => source0_data[26].DATAIN
sink0_data[27] => source0_data[27].DATAIN
sink0_data[28] => source0_data[28].DATAIN
sink0_data[29] => source0_data[29].DATAIN
sink0_data[30] => source0_data[30].DATAIN
sink0_data[31] => source0_data[31].DATAIN
sink0_data[32] => ~NO_FANOUT~
sink0_data[33] => ~NO_FANOUT~
sink0_data[34] => ~NO_FANOUT~
sink0_data[35] => source0_data[35].DATAIN
sink0_data[36] => source0_data[36].DATAIN
sink0_data[37] => source0_data[37].DATAIN
sink0_data[38] => source0_data[38].DATAIN
sink0_data[39] => source0_data[39].DATAIN
sink0_data[40] => source0_data[40].DATAIN
sink0_data[41] => source0_data[41].DATAIN
sink0_data[42] => source0_data[42].DATAIN
sink0_data[43] => source0_data[43].DATAIN
sink0_data[44] => source0_data[44].DATAIN
sink0_data[45] => source0_data[45].DATAIN
sink0_data[46] => source0_data[46].DATAIN
sink0_data[47] => source0_data[47].DATAIN
sink0_data[48] => source0_data[48].DATAIN
sink0_data[49] => source0_data[49].DATAIN
sink0_data[50] => source0_data[50].DATAIN
sink0_data[51] => source0_data[51].DATAIN
sink0_data[52] => source0_data[52].DATAIN
sink0_data[53] => source0_data[53].DATAIN
sink0_data[54] => source0_data[54].DATAIN
sink0_data[55] => source0_data[55].DATAIN
sink0_data[56] => source0_data[56].DATAIN
sink0_data[57] => source0_data[57].DATAIN
sink0_data[58] => source0_data[58].DATAIN
sink0_data[59] => source0_data[59].DATAIN
sink0_data[60] => source0_data[60].DATAIN
sink0_data[61] => source0_data[61].DATAIN
sink0_data[62] => source0_data[62].DATAIN
sink0_data[63] => source0_data[63].DATAIN
sink0_data[64] => source0_data[64].DATAIN
sink0_data[65] => source0_data[65].DATAIN
sink0_channel[0] => source0_channel[0].DATAIN
sink0_channel[1] => source0_channel[1].DATAIN
sink0_channel[2] => source0_channel[2].DATAIN
sink0_channel[3] => source0_channel[3].DATAIN
sink0_channel[4] => source0_channel[4].DATAIN
sink0_channel[5] => source0_channel[5].DATAIN
sink0_channel[6] => source0_channel[6].DATAIN
sink0_channel[7] => source0_channel[7].DATAIN
sink0_startofpacket => source0_startofpacket.DATAIN
sink0_endofpacket => source0_endofpacket.DATAIN
sink0_ready <= source0_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= <VCC>
source0_data[33] <= <GND>
source0_data[34] <= <GND>
source0_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[6] <= sink0_channel[6].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[7] <= sink0_channel[7].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => sink0_ready.DATAIN


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => src2_valid.IN0
sink_valid[3] => src3_valid.IN0
sink_valid[4] => src4_valid.IN0
sink_valid[5] => src5_valid.IN0
sink_valid[6] => src6_valid.IN0
sink_valid[7] => src7_valid.IN0
sink_data[0] => src7_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src3_data[0].DATAIN
sink_data[0] => src4_data[0].DATAIN
sink_data[0] => src5_data[0].DATAIN
sink_data[0] => src6_data[0].DATAIN
sink_data[1] => src7_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[1] => src4_data[1].DATAIN
sink_data[1] => src5_data[1].DATAIN
sink_data[1] => src6_data[1].DATAIN
sink_data[2] => src7_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[2] => src4_data[2].DATAIN
sink_data[2] => src5_data[2].DATAIN
sink_data[2] => src6_data[2].DATAIN
sink_data[3] => src7_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[3] => src4_data[3].DATAIN
sink_data[3] => src5_data[3].DATAIN
sink_data[3] => src6_data[3].DATAIN
sink_data[4] => src7_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[4] => src4_data[4].DATAIN
sink_data[4] => src5_data[4].DATAIN
sink_data[4] => src6_data[4].DATAIN
sink_data[5] => src7_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[5] => src4_data[5].DATAIN
sink_data[5] => src5_data[5].DATAIN
sink_data[5] => src6_data[5].DATAIN
sink_data[6] => src7_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[6] => src4_data[6].DATAIN
sink_data[6] => src5_data[6].DATAIN
sink_data[6] => src6_data[6].DATAIN
sink_data[7] => src7_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[7] => src4_data[7].DATAIN
sink_data[7] => src5_data[7].DATAIN
sink_data[7] => src6_data[7].DATAIN
sink_data[8] => src7_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[8] => src4_data[8].DATAIN
sink_data[8] => src5_data[8].DATAIN
sink_data[8] => src6_data[8].DATAIN
sink_data[9] => src7_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[9] => src4_data[9].DATAIN
sink_data[9] => src5_data[9].DATAIN
sink_data[9] => src6_data[9].DATAIN
sink_data[10] => src7_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[10] => src4_data[10].DATAIN
sink_data[10] => src5_data[10].DATAIN
sink_data[10] => src6_data[10].DATAIN
sink_data[11] => src7_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[11] => src4_data[11].DATAIN
sink_data[11] => src5_data[11].DATAIN
sink_data[11] => src6_data[11].DATAIN
sink_data[12] => src7_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[12] => src4_data[12].DATAIN
sink_data[12] => src5_data[12].DATAIN
sink_data[12] => src6_data[12].DATAIN
sink_data[13] => src7_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[13] => src4_data[13].DATAIN
sink_data[13] => src5_data[13].DATAIN
sink_data[13] => src6_data[13].DATAIN
sink_data[14] => src7_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[14] => src4_data[14].DATAIN
sink_data[14] => src5_data[14].DATAIN
sink_data[14] => src6_data[14].DATAIN
sink_data[15] => src7_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[15] => src4_data[15].DATAIN
sink_data[15] => src5_data[15].DATAIN
sink_data[15] => src6_data[15].DATAIN
sink_data[16] => src7_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[16] => src4_data[16].DATAIN
sink_data[16] => src5_data[16].DATAIN
sink_data[16] => src6_data[16].DATAIN
sink_data[17] => src7_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[17] => src4_data[17].DATAIN
sink_data[17] => src5_data[17].DATAIN
sink_data[17] => src6_data[17].DATAIN
sink_data[18] => src7_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[18] => src4_data[18].DATAIN
sink_data[18] => src5_data[18].DATAIN
sink_data[18] => src6_data[18].DATAIN
sink_data[19] => src7_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[19] => src4_data[19].DATAIN
sink_data[19] => src5_data[19].DATAIN
sink_data[19] => src6_data[19].DATAIN
sink_data[20] => src7_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[20] => src4_data[20].DATAIN
sink_data[20] => src5_data[20].DATAIN
sink_data[20] => src6_data[20].DATAIN
sink_data[21] => src7_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[21] => src4_data[21].DATAIN
sink_data[21] => src5_data[21].DATAIN
sink_data[21] => src6_data[21].DATAIN
sink_data[22] => src7_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[22] => src4_data[22].DATAIN
sink_data[22] => src5_data[22].DATAIN
sink_data[22] => src6_data[22].DATAIN
sink_data[23] => src7_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[23] => src4_data[23].DATAIN
sink_data[23] => src5_data[23].DATAIN
sink_data[23] => src6_data[23].DATAIN
sink_data[24] => src7_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[24] => src4_data[24].DATAIN
sink_data[24] => src5_data[24].DATAIN
sink_data[24] => src6_data[24].DATAIN
sink_data[25] => src7_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[25] => src4_data[25].DATAIN
sink_data[25] => src5_data[25].DATAIN
sink_data[25] => src6_data[25].DATAIN
sink_data[26] => src7_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[26] => src4_data[26].DATAIN
sink_data[26] => src5_data[26].DATAIN
sink_data[26] => src6_data[26].DATAIN
sink_data[27] => src7_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[27] => src4_data[27].DATAIN
sink_data[27] => src5_data[27].DATAIN
sink_data[27] => src6_data[27].DATAIN
sink_data[28] => src7_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[28] => src4_data[28].DATAIN
sink_data[28] => src5_data[28].DATAIN
sink_data[28] => src6_data[28].DATAIN
sink_data[29] => src7_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[29] => src4_data[29].DATAIN
sink_data[29] => src5_data[29].DATAIN
sink_data[29] => src6_data[29].DATAIN
sink_data[30] => src7_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[30] => src4_data[30].DATAIN
sink_data[30] => src5_data[30].DATAIN
sink_data[30] => src6_data[30].DATAIN
sink_data[31] => src7_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[31] => src4_data[31].DATAIN
sink_data[31] => src5_data[31].DATAIN
sink_data[31] => src6_data[31].DATAIN
sink_data[32] => src7_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[32] => src4_data[32].DATAIN
sink_data[32] => src5_data[32].DATAIN
sink_data[32] => src6_data[32].DATAIN
sink_data[33] => src7_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[33] => src4_data[33].DATAIN
sink_data[33] => src5_data[33].DATAIN
sink_data[33] => src6_data[33].DATAIN
sink_data[34] => src7_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[34] => src4_data[34].DATAIN
sink_data[34] => src5_data[34].DATAIN
sink_data[34] => src6_data[34].DATAIN
sink_data[35] => src7_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[35] => src4_data[35].DATAIN
sink_data[35] => src5_data[35].DATAIN
sink_data[35] => src6_data[35].DATAIN
sink_data[36] => src7_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[36] => src4_data[36].DATAIN
sink_data[36] => src5_data[36].DATAIN
sink_data[36] => src6_data[36].DATAIN
sink_data[37] => src7_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[37] => src4_data[37].DATAIN
sink_data[37] => src5_data[37].DATAIN
sink_data[37] => src6_data[37].DATAIN
sink_data[38] => src7_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[38] => src4_data[38].DATAIN
sink_data[38] => src5_data[38].DATAIN
sink_data[38] => src6_data[38].DATAIN
sink_data[39] => src7_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[39] => src4_data[39].DATAIN
sink_data[39] => src5_data[39].DATAIN
sink_data[39] => src6_data[39].DATAIN
sink_data[40] => src7_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[40] => src4_data[40].DATAIN
sink_data[40] => src5_data[40].DATAIN
sink_data[40] => src6_data[40].DATAIN
sink_data[41] => src7_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[41] => src4_data[41].DATAIN
sink_data[41] => src5_data[41].DATAIN
sink_data[41] => src6_data[41].DATAIN
sink_data[42] => src7_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[42] => src4_data[42].DATAIN
sink_data[42] => src5_data[42].DATAIN
sink_data[42] => src6_data[42].DATAIN
sink_data[43] => src7_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[43] => src4_data[43].DATAIN
sink_data[43] => src5_data[43].DATAIN
sink_data[43] => src6_data[43].DATAIN
sink_data[44] => src7_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[44] => src4_data[44].DATAIN
sink_data[44] => src5_data[44].DATAIN
sink_data[44] => src6_data[44].DATAIN
sink_data[45] => src7_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[45] => src4_data[45].DATAIN
sink_data[45] => src5_data[45].DATAIN
sink_data[45] => src6_data[45].DATAIN
sink_data[46] => src7_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[46] => src4_data[46].DATAIN
sink_data[46] => src5_data[46].DATAIN
sink_data[46] => src6_data[46].DATAIN
sink_data[47] => src7_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[47] => src4_data[47].DATAIN
sink_data[47] => src5_data[47].DATAIN
sink_data[47] => src6_data[47].DATAIN
sink_data[48] => src7_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[48] => src4_data[48].DATAIN
sink_data[48] => src5_data[48].DATAIN
sink_data[48] => src6_data[48].DATAIN
sink_data[49] => src7_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[49] => src4_data[49].DATAIN
sink_data[49] => src5_data[49].DATAIN
sink_data[49] => src6_data[49].DATAIN
sink_data[50] => src7_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[50] => src4_data[50].DATAIN
sink_data[50] => src5_data[50].DATAIN
sink_data[50] => src6_data[50].DATAIN
sink_data[51] => src7_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[51] => src4_data[51].DATAIN
sink_data[51] => src5_data[51].DATAIN
sink_data[51] => src6_data[51].DATAIN
sink_data[52] => src7_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[52] => src4_data[52].DATAIN
sink_data[52] => src5_data[52].DATAIN
sink_data[52] => src6_data[52].DATAIN
sink_data[53] => src7_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[53] => src4_data[53].DATAIN
sink_data[53] => src5_data[53].DATAIN
sink_data[53] => src6_data[53].DATAIN
sink_data[54] => src7_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[54] => src4_data[54].DATAIN
sink_data[54] => src5_data[54].DATAIN
sink_data[54] => src6_data[54].DATAIN
sink_data[55] => src7_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[55] => src4_data[55].DATAIN
sink_data[55] => src5_data[55].DATAIN
sink_data[55] => src6_data[55].DATAIN
sink_data[56] => src7_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[56] => src4_data[56].DATAIN
sink_data[56] => src5_data[56].DATAIN
sink_data[56] => src6_data[56].DATAIN
sink_data[57] => src7_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[57] => src4_data[57].DATAIN
sink_data[57] => src5_data[57].DATAIN
sink_data[57] => src6_data[57].DATAIN
sink_data[58] => src7_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[58] => src4_data[58].DATAIN
sink_data[58] => src5_data[58].DATAIN
sink_data[58] => src6_data[58].DATAIN
sink_data[59] => src7_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[59] => src4_data[59].DATAIN
sink_data[59] => src5_data[59].DATAIN
sink_data[59] => src6_data[59].DATAIN
sink_data[60] => src7_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[60] => src4_data[60].DATAIN
sink_data[60] => src5_data[60].DATAIN
sink_data[60] => src6_data[60].DATAIN
sink_data[61] => src7_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[61] => src4_data[61].DATAIN
sink_data[61] => src5_data[61].DATAIN
sink_data[61] => src6_data[61].DATAIN
sink_data[62] => src7_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[62] => src4_data[62].DATAIN
sink_data[62] => src5_data[62].DATAIN
sink_data[62] => src6_data[62].DATAIN
sink_data[63] => src7_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[63] => src4_data[63].DATAIN
sink_data[63] => src5_data[63].DATAIN
sink_data[63] => src6_data[63].DATAIN
sink_data[64] => src7_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[64] => src4_data[64].DATAIN
sink_data[64] => src5_data[64].DATAIN
sink_data[64] => src6_data[64].DATAIN
sink_data[65] => src7_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[65] => src4_data[65].DATAIN
sink_data[65] => src5_data[65].DATAIN
sink_data[65] => src6_data[65].DATAIN
sink_data[66] => src7_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[66] => src4_data[66].DATAIN
sink_data[66] => src5_data[66].DATAIN
sink_data[66] => src6_data[66].DATAIN
sink_data[67] => src7_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[67] => src4_data[67].DATAIN
sink_data[67] => src5_data[67].DATAIN
sink_data[67] => src6_data[67].DATAIN
sink_data[68] => src7_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[68] => src4_data[68].DATAIN
sink_data[68] => src5_data[68].DATAIN
sink_data[68] => src6_data[68].DATAIN
sink_data[69] => src7_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[69] => src4_data[69].DATAIN
sink_data[69] => src5_data[69].DATAIN
sink_data[69] => src6_data[69].DATAIN
sink_data[70] => src7_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[70] => src4_data[70].DATAIN
sink_data[70] => src5_data[70].DATAIN
sink_data[70] => src6_data[70].DATAIN
sink_data[71] => src7_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[71] => src4_data[71].DATAIN
sink_data[71] => src5_data[71].DATAIN
sink_data[71] => src6_data[71].DATAIN
sink_data[72] => src7_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[72] => src4_data[72].DATAIN
sink_data[72] => src5_data[72].DATAIN
sink_data[72] => src6_data[72].DATAIN
sink_data[73] => src7_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[73] => src4_data[73].DATAIN
sink_data[73] => src5_data[73].DATAIN
sink_data[73] => src6_data[73].DATAIN
sink_data[74] => src7_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[74] => src4_data[74].DATAIN
sink_data[74] => src5_data[74].DATAIN
sink_data[74] => src6_data[74].DATAIN
sink_data[75] => src7_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[75] => src4_data[75].DATAIN
sink_data[75] => src5_data[75].DATAIN
sink_data[75] => src6_data[75].DATAIN
sink_data[76] => src7_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[76] => src4_data[76].DATAIN
sink_data[76] => src5_data[76].DATAIN
sink_data[76] => src6_data[76].DATAIN
sink_data[77] => src7_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[77] => src4_data[77].DATAIN
sink_data[77] => src5_data[77].DATAIN
sink_data[77] => src6_data[77].DATAIN
sink_data[78] => src7_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[78] => src4_data[78].DATAIN
sink_data[78] => src5_data[78].DATAIN
sink_data[78] => src6_data[78].DATAIN
sink_data[79] => src7_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[79] => src4_data[79].DATAIN
sink_data[79] => src5_data[79].DATAIN
sink_data[79] => src6_data[79].DATAIN
sink_data[80] => src7_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[80] => src4_data[80].DATAIN
sink_data[80] => src5_data[80].DATAIN
sink_data[80] => src6_data[80].DATAIN
sink_data[81] => src7_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[81] => src4_data[81].DATAIN
sink_data[81] => src5_data[81].DATAIN
sink_data[81] => src6_data[81].DATAIN
sink_data[82] => src7_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[82] => src4_data[82].DATAIN
sink_data[82] => src5_data[82].DATAIN
sink_data[82] => src6_data[82].DATAIN
sink_data[83] => src7_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[83] => src4_data[83].DATAIN
sink_data[83] => src5_data[83].DATAIN
sink_data[83] => src6_data[83].DATAIN
sink_data[84] => src7_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[84] => src4_data[84].DATAIN
sink_data[84] => src5_data[84].DATAIN
sink_data[84] => src6_data[84].DATAIN
sink_data[85] => src7_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[85] => src4_data[85].DATAIN
sink_data[85] => src5_data[85].DATAIN
sink_data[85] => src6_data[85].DATAIN
sink_data[86] => src7_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[86] => src4_data[86].DATAIN
sink_data[86] => src5_data[86].DATAIN
sink_data[86] => src6_data[86].DATAIN
sink_data[87] => src7_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[87] => src4_data[87].DATAIN
sink_data[87] => src5_data[87].DATAIN
sink_data[87] => src6_data[87].DATAIN
sink_data[88] => src7_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[88] => src4_data[88].DATAIN
sink_data[88] => src5_data[88].DATAIN
sink_data[88] => src6_data[88].DATAIN
sink_data[89] => src7_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[89] => src4_data[89].DATAIN
sink_data[89] => src5_data[89].DATAIN
sink_data[89] => src6_data[89].DATAIN
sink_data[90] => src7_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[90] => src4_data[90].DATAIN
sink_data[90] => src5_data[90].DATAIN
sink_data[90] => src6_data[90].DATAIN
sink_data[91] => src7_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[91] => src4_data[91].DATAIN
sink_data[91] => src5_data[91].DATAIN
sink_data[91] => src6_data[91].DATAIN
sink_data[92] => src7_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[92] => src4_data[92].DATAIN
sink_data[92] => src5_data[92].DATAIN
sink_data[92] => src6_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_channel[4] => src4_valid.IN1
sink_channel[4] => sink_ready.IN0
sink_channel[5] => src5_valid.IN1
sink_channel[5] => sink_ready.IN0
sink_channel[6] => src6_valid.IN1
sink_channel[6] => sink_ready.IN0
sink_channel[7] => src7_valid.IN1
sink_channel[7] => sink_ready.IN0
sink_startofpacket => src7_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src3_startofpacket.DATAIN
sink_startofpacket => src4_startofpacket.DATAIN
sink_startofpacket => src5_startofpacket.DATAIN
sink_startofpacket => src6_startofpacket.DATAIN
sink_endofpacket => src7_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_endofpacket => src4_endofpacket.DATAIN
sink_endofpacket => src5_endofpacket.DATAIN
sink_endofpacket => src6_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_channel[5] <= <GND>
src0_channel[6] <= <GND>
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_channel[5] <= <GND>
src1_channel[6] <= <GND>
src1_channel[7] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_channel[4] <= <GND>
src2_channel[5] <= <GND>
src2_channel[6] <= <GND>
src2_channel[7] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_channel[4] <= <GND>
src3_channel[5] <= <GND>
src3_channel[6] <= <GND>
src3_channel[7] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
src4_valid <= src4_valid.DB_MAX_OUTPUT_PORT_TYPE
src4_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src4_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src4_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src4_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src4_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src4_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src4_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src4_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src4_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src4_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src4_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src4_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src4_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src4_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src4_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src4_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src4_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src4_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src4_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src4_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src4_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src4_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src4_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src4_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src4_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src4_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src4_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src4_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src4_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src4_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src4_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src4_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src4_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src4_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src4_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src4_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src4_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src4_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src4_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src4_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src4_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src4_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src4_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src4_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src4_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src4_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src4_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src4_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src4_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src4_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src4_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src4_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src4_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src4_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src4_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src4_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src4_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src4_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src4_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src4_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src4_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src4_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src4_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src4_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src4_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src4_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src4_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src4_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src4_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src4_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src4_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src4_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src4_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src4_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src4_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src4_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src4_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src4_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src4_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src4_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src4_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src4_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src4_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src4_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src4_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src4_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src4_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src4_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src4_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src4_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src4_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src4_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src4_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src4_channel[0] <= <GND>
src4_channel[1] <= <GND>
src4_channel[2] <= <GND>
src4_channel[3] <= <GND>
src4_channel[4] <= <GND>
src4_channel[5] <= <GND>
src4_channel[6] <= <GND>
src4_channel[7] <= <GND>
src4_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_ready => sink_ready.IN1
src5_valid <= src5_valid.DB_MAX_OUTPUT_PORT_TYPE
src5_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src5_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src5_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src5_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src5_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src5_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src5_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src5_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src5_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src5_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src5_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src5_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src5_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src5_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src5_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src5_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src5_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src5_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src5_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src5_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src5_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src5_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src5_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src5_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src5_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src5_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src5_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src5_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src5_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src5_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src5_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src5_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src5_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src5_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src5_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src5_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src5_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src5_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src5_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src5_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src5_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src5_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src5_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src5_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src5_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src5_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src5_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src5_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src5_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src5_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src5_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src5_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src5_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src5_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src5_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src5_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src5_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src5_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src5_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src5_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src5_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src5_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src5_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src5_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src5_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src5_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src5_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src5_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src5_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src5_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src5_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src5_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src5_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src5_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src5_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src5_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src5_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src5_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src5_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src5_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src5_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src5_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src5_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src5_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src5_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src5_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src5_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src5_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src5_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src5_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src5_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src5_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src5_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src5_channel[0] <= <GND>
src5_channel[1] <= <GND>
src5_channel[2] <= <GND>
src5_channel[3] <= <GND>
src5_channel[4] <= <GND>
src5_channel[5] <= <GND>
src5_channel[6] <= <GND>
src5_channel[7] <= <GND>
src5_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src5_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src5_ready => sink_ready.IN1
src6_valid <= src6_valid.DB_MAX_OUTPUT_PORT_TYPE
src6_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src6_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src6_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src6_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src6_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src6_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src6_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src6_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src6_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src6_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src6_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src6_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src6_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src6_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src6_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src6_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src6_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src6_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src6_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src6_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src6_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src6_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src6_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src6_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src6_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src6_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src6_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src6_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src6_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src6_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src6_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src6_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src6_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src6_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src6_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src6_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src6_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src6_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src6_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src6_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src6_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src6_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src6_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src6_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src6_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src6_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src6_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src6_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src6_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src6_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src6_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src6_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src6_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src6_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src6_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src6_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src6_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src6_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src6_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src6_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src6_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src6_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src6_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src6_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src6_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src6_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src6_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src6_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src6_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src6_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src6_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src6_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src6_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src6_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src6_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src6_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src6_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src6_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src6_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src6_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src6_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src6_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src6_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src6_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src6_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src6_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src6_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src6_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src6_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src6_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src6_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src6_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src6_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src6_channel[0] <= <GND>
src6_channel[1] <= <GND>
src6_channel[2] <= <GND>
src6_channel[3] <= <GND>
src6_channel[4] <= <GND>
src6_channel[5] <= <GND>
src6_channel[6] <= <GND>
src6_channel[7] <= <GND>
src6_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src6_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src6_ready => sink_ready.IN1
src7_valid <= src7_valid.DB_MAX_OUTPUT_PORT_TYPE
src7_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src7_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src7_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src7_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src7_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src7_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src7_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src7_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src7_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src7_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src7_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src7_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src7_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src7_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src7_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src7_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src7_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src7_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src7_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src7_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src7_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src7_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src7_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src7_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src7_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src7_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src7_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src7_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src7_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src7_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src7_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src7_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src7_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src7_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src7_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src7_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src7_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src7_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src7_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src7_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src7_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src7_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src7_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src7_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src7_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src7_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src7_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src7_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src7_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src7_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src7_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src7_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src7_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src7_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src7_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src7_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src7_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src7_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src7_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src7_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src7_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src7_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src7_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src7_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src7_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src7_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src7_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src7_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src7_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src7_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src7_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src7_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src7_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src7_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src7_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src7_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src7_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src7_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src7_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src7_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src7_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src7_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src7_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src7_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src7_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src7_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src7_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src7_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src7_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src7_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src7_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src7_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src7_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src7_channel[0] <= <GND>
src7_channel[1] <= <GND>
src7_channel[2] <= <GND>
src7_channel[3] <= <GND>
src7_channel[4] <= <GND>
src7_channel[5] <= <GND>
src7_channel[6] <= <GND>
src7_channel[7] <= <GND>
src7_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src7_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src7_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:cmd_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => ~NO_FANOUT~
sink_valid[3] => ~NO_FANOUT~
sink_valid[4] => ~NO_FANOUT~
sink_valid[5] => ~NO_FANOUT~
sink_valid[6] => ~NO_FANOUT~
sink_valid[7] => ~NO_FANOUT~
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[4].DATAIN
sink_channel[6] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[5].DATAIN
sink_channel[7] => src0_channel[5].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[6] <= <GND>
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[4] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[5] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[6] <= <GND>
src1_channel[7] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_channel[6] => src_channel[6].DATAIN
sink0_channel[7] => src_channel[7].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= sink0_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= sink0_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_channel[6] => src_channel[6].DATAIN
sink0_channel[7] => src_channel[7].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= sink0_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= sink0_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_002
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_channel[6] => src_channel[6].DATAIN
sink0_channel[7] => src_channel[7].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= sink0_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= sink0_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_003
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_channel[6] => src_channel[6].DATAIN
sink0_channel[7] => src_channel[7].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= sink0_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= sink0_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_004
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => locked.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => locked.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_005
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_channel[6] => src_channel[6].DATAIN
sink0_channel[7] => src_channel[7].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= sink0_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= sink0_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_006
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => locked.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => locked.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_007
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_channel[6] => src_channel[6].DATAIN
sink0_channel[7] => src_channel[7].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= sink0_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= sink0_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[6] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[6] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_002
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[6] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_003
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[6] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux_004:rsp_demux_004
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[4].DATAIN
sink_channel[6] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[5].DATAIN
sink_channel[7] => src0_channel[5].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[6] <= <GND>
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[4] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[5] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[6] <= <GND>
src1_channel[7] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_005
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[6] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux_004:rsp_demux_006
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[4].DATAIN
sink_channel[6] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[5].DATAIN
sink_channel[7] => src0_channel[5].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[6] <= <GND>
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[4] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[5] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[6] <= <GND>
src1_channel[7] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_007
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= sink_channel[6].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[6] <= sink_channel[7].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[7] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[57] => last_cycle.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[57] => last_cycle.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[57] => last_cycle.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_channel[4] => src_payload.IN1
sink2_channel[5] => src_payload.IN1
sink2_channel[6] => src_payload.IN1
sink2_channel[7] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[57] => last_cycle.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_channel[4] => src_payload.IN1
sink3_channel[5] => src_payload.IN1
sink3_channel[6] => src_payload.IN1
sink3_channel[7] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
sink4_valid => request[4].IN1
sink4_data[0] => src_payload.IN1
sink4_data[1] => src_payload.IN1
sink4_data[2] => src_payload.IN1
sink4_data[3] => src_payload.IN1
sink4_data[4] => src_payload.IN1
sink4_data[5] => src_payload.IN1
sink4_data[6] => src_payload.IN1
sink4_data[7] => src_payload.IN1
sink4_data[8] => src_payload.IN1
sink4_data[9] => src_payload.IN1
sink4_data[10] => src_payload.IN1
sink4_data[11] => src_payload.IN1
sink4_data[12] => src_payload.IN1
sink4_data[13] => src_payload.IN1
sink4_data[14] => src_payload.IN1
sink4_data[15] => src_payload.IN1
sink4_data[16] => src_payload.IN1
sink4_data[17] => src_payload.IN1
sink4_data[18] => src_payload.IN1
sink4_data[19] => src_payload.IN1
sink4_data[20] => src_payload.IN1
sink4_data[21] => src_payload.IN1
sink4_data[22] => src_payload.IN1
sink4_data[23] => src_payload.IN1
sink4_data[24] => src_payload.IN1
sink4_data[25] => src_payload.IN1
sink4_data[26] => src_payload.IN1
sink4_data[27] => src_payload.IN1
sink4_data[28] => src_payload.IN1
sink4_data[29] => src_payload.IN1
sink4_data[30] => src_payload.IN1
sink4_data[31] => src_payload.IN1
sink4_data[32] => src_payload.IN1
sink4_data[33] => src_payload.IN1
sink4_data[34] => src_payload.IN1
sink4_data[35] => src_payload.IN1
sink4_data[36] => src_payload.IN1
sink4_data[37] => src_payload.IN1
sink4_data[38] => src_payload.IN1
sink4_data[39] => src_payload.IN1
sink4_data[40] => src_payload.IN1
sink4_data[41] => src_payload.IN1
sink4_data[42] => src_payload.IN1
sink4_data[43] => src_payload.IN1
sink4_data[44] => src_payload.IN1
sink4_data[45] => src_payload.IN1
sink4_data[46] => src_payload.IN1
sink4_data[47] => src_payload.IN1
sink4_data[48] => src_payload.IN1
sink4_data[49] => src_payload.IN1
sink4_data[50] => src_payload.IN1
sink4_data[51] => src_payload.IN1
sink4_data[52] => src_payload.IN1
sink4_data[53] => src_payload.IN1
sink4_data[54] => src_payload.IN1
sink4_data[55] => src_payload.IN1
sink4_data[56] => src_payload.IN1
sink4_data[57] => src_payload.IN1
sink4_data[57] => last_cycle.IN1
sink4_data[58] => src_payload.IN1
sink4_data[59] => src_payload.IN1
sink4_data[60] => src_payload.IN1
sink4_data[61] => src_payload.IN1
sink4_data[62] => src_payload.IN1
sink4_data[63] => src_payload.IN1
sink4_data[64] => src_payload.IN1
sink4_data[65] => src_payload.IN1
sink4_data[66] => src_payload.IN1
sink4_data[67] => src_payload.IN1
sink4_data[68] => src_payload.IN1
sink4_data[69] => src_payload.IN1
sink4_data[70] => src_payload.IN1
sink4_data[71] => src_payload.IN1
sink4_data[72] => src_payload.IN1
sink4_data[73] => src_payload.IN1
sink4_data[74] => src_payload.IN1
sink4_data[75] => src_payload.IN1
sink4_data[76] => src_payload.IN1
sink4_data[77] => src_payload.IN1
sink4_data[78] => src_payload.IN1
sink4_data[79] => src_payload.IN1
sink4_data[80] => src_payload.IN1
sink4_data[81] => src_payload.IN1
sink4_data[82] => src_payload.IN1
sink4_data[83] => src_payload.IN1
sink4_data[84] => src_payload.IN1
sink4_data[85] => src_payload.IN1
sink4_data[86] => src_payload.IN1
sink4_data[87] => src_payload.IN1
sink4_data[88] => src_payload.IN1
sink4_data[89] => src_payload.IN1
sink4_data[90] => src_payload.IN1
sink4_data[91] => src_payload.IN1
sink4_data[92] => src_payload.IN1
sink4_channel[0] => src_payload.IN1
sink4_channel[1] => src_payload.IN1
sink4_channel[2] => src_payload.IN1
sink4_channel[3] => src_payload.IN1
sink4_channel[4] => src_payload.IN1
sink4_channel[5] => src_payload.IN1
sink4_channel[6] => src_payload.IN1
sink4_channel[7] => src_payload.IN1
sink4_startofpacket => src_payload.IN1
sink4_endofpacket => src_payload.IN1
sink4_ready <= sink4_ready.DB_MAX_OUTPUT_PORT_TYPE
sink5_valid => request[5].IN1
sink5_data[0] => src_payload.IN1
sink5_data[1] => src_payload.IN1
sink5_data[2] => src_payload.IN1
sink5_data[3] => src_payload.IN1
sink5_data[4] => src_payload.IN1
sink5_data[5] => src_payload.IN1
sink5_data[6] => src_payload.IN1
sink5_data[7] => src_payload.IN1
sink5_data[8] => src_payload.IN1
sink5_data[9] => src_payload.IN1
sink5_data[10] => src_payload.IN1
sink5_data[11] => src_payload.IN1
sink5_data[12] => src_payload.IN1
sink5_data[13] => src_payload.IN1
sink5_data[14] => src_payload.IN1
sink5_data[15] => src_payload.IN1
sink5_data[16] => src_payload.IN1
sink5_data[17] => src_payload.IN1
sink5_data[18] => src_payload.IN1
sink5_data[19] => src_payload.IN1
sink5_data[20] => src_payload.IN1
sink5_data[21] => src_payload.IN1
sink5_data[22] => src_payload.IN1
sink5_data[23] => src_payload.IN1
sink5_data[24] => src_payload.IN1
sink5_data[25] => src_payload.IN1
sink5_data[26] => src_payload.IN1
sink5_data[27] => src_payload.IN1
sink5_data[28] => src_payload.IN1
sink5_data[29] => src_payload.IN1
sink5_data[30] => src_payload.IN1
sink5_data[31] => src_payload.IN1
sink5_data[32] => src_payload.IN1
sink5_data[33] => src_payload.IN1
sink5_data[34] => src_payload.IN1
sink5_data[35] => src_payload.IN1
sink5_data[36] => src_payload.IN1
sink5_data[37] => src_payload.IN1
sink5_data[38] => src_payload.IN1
sink5_data[39] => src_payload.IN1
sink5_data[40] => src_payload.IN1
sink5_data[41] => src_payload.IN1
sink5_data[42] => src_payload.IN1
sink5_data[43] => src_payload.IN1
sink5_data[44] => src_payload.IN1
sink5_data[45] => src_payload.IN1
sink5_data[46] => src_payload.IN1
sink5_data[47] => src_payload.IN1
sink5_data[48] => src_payload.IN1
sink5_data[49] => src_payload.IN1
sink5_data[50] => src_payload.IN1
sink5_data[51] => src_payload.IN1
sink5_data[52] => src_payload.IN1
sink5_data[53] => src_payload.IN1
sink5_data[54] => src_payload.IN1
sink5_data[55] => src_payload.IN1
sink5_data[56] => src_payload.IN1
sink5_data[57] => src_payload.IN1
sink5_data[57] => last_cycle.IN1
sink5_data[58] => src_payload.IN1
sink5_data[59] => src_payload.IN1
sink5_data[60] => src_payload.IN1
sink5_data[61] => src_payload.IN1
sink5_data[62] => src_payload.IN1
sink5_data[63] => src_payload.IN1
sink5_data[64] => src_payload.IN1
sink5_data[65] => src_payload.IN1
sink5_data[66] => src_payload.IN1
sink5_data[67] => src_payload.IN1
sink5_data[68] => src_payload.IN1
sink5_data[69] => src_payload.IN1
sink5_data[70] => src_payload.IN1
sink5_data[71] => src_payload.IN1
sink5_data[72] => src_payload.IN1
sink5_data[73] => src_payload.IN1
sink5_data[74] => src_payload.IN1
sink5_data[75] => src_payload.IN1
sink5_data[76] => src_payload.IN1
sink5_data[77] => src_payload.IN1
sink5_data[78] => src_payload.IN1
sink5_data[79] => src_payload.IN1
sink5_data[80] => src_payload.IN1
sink5_data[81] => src_payload.IN1
sink5_data[82] => src_payload.IN1
sink5_data[83] => src_payload.IN1
sink5_data[84] => src_payload.IN1
sink5_data[85] => src_payload.IN1
sink5_data[86] => src_payload.IN1
sink5_data[87] => src_payload.IN1
sink5_data[88] => src_payload.IN1
sink5_data[89] => src_payload.IN1
sink5_data[90] => src_payload.IN1
sink5_data[91] => src_payload.IN1
sink5_data[92] => src_payload.IN1
sink5_channel[0] => src_payload.IN1
sink5_channel[1] => src_payload.IN1
sink5_channel[2] => src_payload.IN1
sink5_channel[3] => src_payload.IN1
sink5_channel[4] => src_payload.IN1
sink5_channel[5] => src_payload.IN1
sink5_channel[6] => src_payload.IN1
sink5_channel[7] => src_payload.IN1
sink5_startofpacket => src_payload.IN1
sink5_endofpacket => src_payload.IN1
sink5_ready <= sink5_ready.DB_MAX_OUTPUT_PORT_TYPE
sink6_valid => request[6].IN1
sink6_data[0] => src_payload.IN1
sink6_data[1] => src_payload.IN1
sink6_data[2] => src_payload.IN1
sink6_data[3] => src_payload.IN1
sink6_data[4] => src_payload.IN1
sink6_data[5] => src_payload.IN1
sink6_data[6] => src_payload.IN1
sink6_data[7] => src_payload.IN1
sink6_data[8] => src_payload.IN1
sink6_data[9] => src_payload.IN1
sink6_data[10] => src_payload.IN1
sink6_data[11] => src_payload.IN1
sink6_data[12] => src_payload.IN1
sink6_data[13] => src_payload.IN1
sink6_data[14] => src_payload.IN1
sink6_data[15] => src_payload.IN1
sink6_data[16] => src_payload.IN1
sink6_data[17] => src_payload.IN1
sink6_data[18] => src_payload.IN1
sink6_data[19] => src_payload.IN1
sink6_data[20] => src_payload.IN1
sink6_data[21] => src_payload.IN1
sink6_data[22] => src_payload.IN1
sink6_data[23] => src_payload.IN1
sink6_data[24] => src_payload.IN1
sink6_data[25] => src_payload.IN1
sink6_data[26] => src_payload.IN1
sink6_data[27] => src_payload.IN1
sink6_data[28] => src_payload.IN1
sink6_data[29] => src_payload.IN1
sink6_data[30] => src_payload.IN1
sink6_data[31] => src_payload.IN1
sink6_data[32] => src_payload.IN1
sink6_data[33] => src_payload.IN1
sink6_data[34] => src_payload.IN1
sink6_data[35] => src_payload.IN1
sink6_data[36] => src_payload.IN1
sink6_data[37] => src_payload.IN1
sink6_data[38] => src_payload.IN1
sink6_data[39] => src_payload.IN1
sink6_data[40] => src_payload.IN1
sink6_data[41] => src_payload.IN1
sink6_data[42] => src_payload.IN1
sink6_data[43] => src_payload.IN1
sink6_data[44] => src_payload.IN1
sink6_data[45] => src_payload.IN1
sink6_data[46] => src_payload.IN1
sink6_data[47] => src_payload.IN1
sink6_data[48] => src_payload.IN1
sink6_data[49] => src_payload.IN1
sink6_data[50] => src_payload.IN1
sink6_data[51] => src_payload.IN1
sink6_data[52] => src_payload.IN1
sink6_data[53] => src_payload.IN1
sink6_data[54] => src_payload.IN1
sink6_data[55] => src_payload.IN1
sink6_data[56] => src_payload.IN1
sink6_data[57] => src_payload.IN1
sink6_data[57] => last_cycle.IN1
sink6_data[58] => src_payload.IN1
sink6_data[59] => src_payload.IN1
sink6_data[60] => src_payload.IN1
sink6_data[61] => src_payload.IN1
sink6_data[62] => src_payload.IN1
sink6_data[63] => src_payload.IN1
sink6_data[64] => src_payload.IN1
sink6_data[65] => src_payload.IN1
sink6_data[66] => src_payload.IN1
sink6_data[67] => src_payload.IN1
sink6_data[68] => src_payload.IN1
sink6_data[69] => src_payload.IN1
sink6_data[70] => src_payload.IN1
sink6_data[71] => src_payload.IN1
sink6_data[72] => src_payload.IN1
sink6_data[73] => src_payload.IN1
sink6_data[74] => src_payload.IN1
sink6_data[75] => src_payload.IN1
sink6_data[76] => src_payload.IN1
sink6_data[77] => src_payload.IN1
sink6_data[78] => src_payload.IN1
sink6_data[79] => src_payload.IN1
sink6_data[80] => src_payload.IN1
sink6_data[81] => src_payload.IN1
sink6_data[82] => src_payload.IN1
sink6_data[83] => src_payload.IN1
sink6_data[84] => src_payload.IN1
sink6_data[85] => src_payload.IN1
sink6_data[86] => src_payload.IN1
sink6_data[87] => src_payload.IN1
sink6_data[88] => src_payload.IN1
sink6_data[89] => src_payload.IN1
sink6_data[90] => src_payload.IN1
sink6_data[91] => src_payload.IN1
sink6_data[92] => src_payload.IN1
sink6_channel[0] => src_payload.IN1
sink6_channel[1] => src_payload.IN1
sink6_channel[2] => src_payload.IN1
sink6_channel[3] => src_payload.IN1
sink6_channel[4] => src_payload.IN1
sink6_channel[5] => src_payload.IN1
sink6_channel[6] => src_payload.IN1
sink6_channel[7] => src_payload.IN1
sink6_startofpacket => src_payload.IN1
sink6_endofpacket => src_payload.IN1
sink6_ready <= sink6_ready.DB_MAX_OUTPUT_PORT_TYPE
sink7_valid => request[7].IN1
sink7_data[0] => src_payload.IN1
sink7_data[1] => src_payload.IN1
sink7_data[2] => src_payload.IN1
sink7_data[3] => src_payload.IN1
sink7_data[4] => src_payload.IN1
sink7_data[5] => src_payload.IN1
sink7_data[6] => src_payload.IN1
sink7_data[7] => src_payload.IN1
sink7_data[8] => src_payload.IN1
sink7_data[9] => src_payload.IN1
sink7_data[10] => src_payload.IN1
sink7_data[11] => src_payload.IN1
sink7_data[12] => src_payload.IN1
sink7_data[13] => src_payload.IN1
sink7_data[14] => src_payload.IN1
sink7_data[15] => src_payload.IN1
sink7_data[16] => src_payload.IN1
sink7_data[17] => src_payload.IN1
sink7_data[18] => src_payload.IN1
sink7_data[19] => src_payload.IN1
sink7_data[20] => src_payload.IN1
sink7_data[21] => src_payload.IN1
sink7_data[22] => src_payload.IN1
sink7_data[23] => src_payload.IN1
sink7_data[24] => src_payload.IN1
sink7_data[25] => src_payload.IN1
sink7_data[26] => src_payload.IN1
sink7_data[27] => src_payload.IN1
sink7_data[28] => src_payload.IN1
sink7_data[29] => src_payload.IN1
sink7_data[30] => src_payload.IN1
sink7_data[31] => src_payload.IN1
sink7_data[32] => src_payload.IN1
sink7_data[33] => src_payload.IN1
sink7_data[34] => src_payload.IN1
sink7_data[35] => src_payload.IN1
sink7_data[36] => src_payload.IN1
sink7_data[37] => src_payload.IN1
sink7_data[38] => src_payload.IN1
sink7_data[39] => src_payload.IN1
sink7_data[40] => src_payload.IN1
sink7_data[41] => src_payload.IN1
sink7_data[42] => src_payload.IN1
sink7_data[43] => src_payload.IN1
sink7_data[44] => src_payload.IN1
sink7_data[45] => src_payload.IN1
sink7_data[46] => src_payload.IN1
sink7_data[47] => src_payload.IN1
sink7_data[48] => src_payload.IN1
sink7_data[49] => src_payload.IN1
sink7_data[50] => src_payload.IN1
sink7_data[51] => src_payload.IN1
sink7_data[52] => src_payload.IN1
sink7_data[53] => src_payload.IN1
sink7_data[54] => src_payload.IN1
sink7_data[55] => src_payload.IN1
sink7_data[56] => src_payload.IN1
sink7_data[57] => src_payload.IN1
sink7_data[57] => last_cycle.IN1
sink7_data[58] => src_payload.IN1
sink7_data[59] => src_payload.IN1
sink7_data[60] => src_payload.IN1
sink7_data[61] => src_payload.IN1
sink7_data[62] => src_payload.IN1
sink7_data[63] => src_payload.IN1
sink7_data[64] => src_payload.IN1
sink7_data[65] => src_payload.IN1
sink7_data[66] => src_payload.IN1
sink7_data[67] => src_payload.IN1
sink7_data[68] => src_payload.IN1
sink7_data[69] => src_payload.IN1
sink7_data[70] => src_payload.IN1
sink7_data[71] => src_payload.IN1
sink7_data[72] => src_payload.IN1
sink7_data[73] => src_payload.IN1
sink7_data[74] => src_payload.IN1
sink7_data[75] => src_payload.IN1
sink7_data[76] => src_payload.IN1
sink7_data[77] => src_payload.IN1
sink7_data[78] => src_payload.IN1
sink7_data[79] => src_payload.IN1
sink7_data[80] => src_payload.IN1
sink7_data[81] => src_payload.IN1
sink7_data[82] => src_payload.IN1
sink7_data[83] => src_payload.IN1
sink7_data[84] => src_payload.IN1
sink7_data[85] => src_payload.IN1
sink7_data[86] => src_payload.IN1
sink7_data[87] => src_payload.IN1
sink7_data[88] => src_payload.IN1
sink7_data[89] => src_payload.IN1
sink7_data[90] => src_payload.IN1
sink7_data[91] => src_payload.IN1
sink7_data[92] => src_payload.IN1
sink7_channel[0] => src_payload.IN1
sink7_channel[1] => src_payload.IN1
sink7_channel[2] => src_payload.IN1
sink7_channel[3] => src_payload.IN1
sink7_channel[4] => src_payload.IN1
sink7_channel[5] => src_payload.IN1
sink7_channel[6] => src_payload.IN1
sink7_channel[7] => src_payload.IN1
sink7_startofpacket => src_payload.IN1
sink7_endofpacket => src_payload.IN1
sink7_ready <= sink7_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
src_ready => sink4_ready.IN1
src_ready => sink5_ready.IN1
src_ready => sink6_ready.IN1
src_ready => sink7_ready.IN1
clk => clk.IN1
reset => reset.IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
request[4] => grant[4].DATAIN
request[4] => _.IN1
request[4] => _.IN1
request[5] => grant[5].DATAIN
request[5] => _.IN1
request[5] => _.IN1
request[6] => grant[6].DATAIN
request[6] => _.IN1
request[6] => _.IN1
request[7] => grant[7].DATAIN
request[7] => _.IN1
request[7] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
grant[4] <= request[4].DB_MAX_OUTPUT_PORT_TYPE
grant[5] <= request[5].DB_MAX_OUTPUT_PORT_TYPE
grant[6] <= request[6].DB_MAX_OUTPUT_PORT_TYPE
grant[7] <= request[7].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[57] => last_cycle.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[57] => last_cycle.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mm_pio_test_0_avalon_slave_rsp_width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_channel[2] => p0_channel.DATAA
in_channel[3] => p0_channel.DATAA
in_channel[4] => p0_channel.DATAA
in_channel[5] => p0_channel.DATAA
in_channel[6] => p0_channel.DATAA
in_channel[7] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_byteen_field[0].DATAA
in_data[9] => p0_address_field.DATAA
in_data[10] => p0_address_field.DATAA
in_data[11] => p0_address_field.DATAA
in_data[12] => p0_address_field.DATAA
in_data[13] => p0_address_field.DATAA
in_data[14] => p0_address_field.DATAA
in_data[15] => p0_address_field.DATAA
in_data[16] => p0_address_field.DATAA
in_data[17] => p0_address_field.DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_cmpr_read.DATAA
in_data[27] => p0_last_field.DATAA
in_data[28] => p0_last_field.DATAA
in_data[29] => p0_last_field.DATAA
in_data[30] => p0_last_field.DATAA
in_data[31] => p0_out_lock_field.DATAA
in_data[32] => p0_byte_cnt_field.DATAA
in_data[33] => p0_byte_cnt_field.DATAA
in_data[34] => p0_byte_cnt_field.DATAA
in_data[35] => p0_last_field.DATAA
in_data[36] => p0_last_field.DATAA
in_data[37] => p0_last_field.DATAA
in_data[38] => p0_burst_size.DATAA
in_data[38] => ShiftRight0.IN5
in_data[38] => LessThan15.IN3
in_data[39] => p0_burst_size.DATAA
in_data[39] => ShiftRight0.IN4
in_data[39] => LessThan15.IN2
in_data[40] => p0_burst_size.DATAA
in_data[40] => ShiftRight0.IN3
in_data[40] => LessThan15.IN1
in_data[41] => p0_burst_type_field.DATAA
in_data[42] => p0_burst_type_field.DATAA
in_data[43] => p0_last_field.DATAA
in_data[44] => p0_last_field.DATAA
in_data[45] => p0_last_field.DATAA
in_data[46] => p0_last_field.DATAA
in_data[47] => p0_last_field.DATAA
in_data[48] => p0_last_field.DATAA
in_data[49] => p0_last_field.DATAA
in_data[50] => p0_last_field.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_last_field.DATAA
in_data[56] => p0_last_field.DATAA
in_data[57] => p0_last_field.DATAA
in_data[58] => p0_last_field.DATAA
in_data[59] => p0_last_field.DATAA
in_data[60] => p0_last_field.DATAA
in_data[61] => p0_response_status_field[0].DATAA
in_data[62] => p0_response_status_field[1].DATAA
in_data[63] => p0_ori_burst_size[0].DATAA
in_data[63] => LessThan15.IN6
in_data[63] => p0_last_field.DATAA
in_data[64] => p0_ori_burst_size[1].DATAA
in_data[64] => LessThan15.IN5
in_data[64] => p0_last_field.DATAA
in_data[65] => p0_ori_burst_size[2].DATAA
in_data[65] => LessThan15.IN4
in_data[65] => p0_last_field.DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always9.IN1
out_ready => p1_ready.IN1
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[5] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[6] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[7] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= p0_address_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= p0_address_field[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= p0_address_field[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= p0_address_field[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= p0_address_field[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= p0_address_field[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= p0_address_field[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= p0_address_field[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= p0_address_field[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= p0_address_field[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= p0_address_field[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= p0_address_field[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= p0_address_field[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= p0_address_field[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= p0_address_field[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= p0_cmpr_read.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= p0_out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= p0_byte_cnt_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= p0_byte_cnt_field[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= p0_byte_cnt_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= p0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mm_pio_test_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mm_pio_test_0_avalon_slave_cmd_width_adapter
clk => byteen_reg[0].CLK
clk => byteen_reg[1].CLK
clk => byteen_reg[2].CLK
clk => byteen_reg[3].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => endofpacket_reg.CLK
clk => use_reg.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => byte_cnt_reg[0].CLK
clk => byte_cnt_reg[1].CLK
clk => byte_cnt_reg[2].CLK
clk => address_reg[0].CLK
clk => address_reg[1].CLK
clk => address_reg[2].CLK
clk => address_reg[3].CLK
clk => address_reg[4].CLK
clk => address_reg[5].CLK
clk => address_reg[6].CLK
clk => address_reg[7].CLK
clk => address_reg[8].CLK
clk => address_reg[9].CLK
clk => address_reg[10].CLK
clk => address_reg[11].CLK
clk => address_reg[12].CLK
clk => address_reg[13].CLK
clk => address_reg[14].CLK
clk => address_reg[15].CLK
clk => address_reg[16].CLK
reset => byteen_reg[0].ACLR
reset => byteen_reg[1].ACLR
reset => byteen_reg[2].ACLR
reset => byteen_reg[3].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => data_reg[8].ACLR
reset => data_reg[9].ACLR
reset => data_reg[10].ACLR
reset => data_reg[11].ACLR
reset => data_reg[12].ACLR
reset => data_reg[13].ACLR
reset => data_reg[14].ACLR
reset => data_reg[15].ACLR
reset => data_reg[16].ACLR
reset => data_reg[17].ACLR
reset => data_reg[18].ACLR
reset => data_reg[19].ACLR
reset => data_reg[20].ACLR
reset => data_reg[21].ACLR
reset => data_reg[22].ACLR
reset => data_reg[23].ACLR
reset => endofpacket_reg.ACLR
reset => use_reg.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => byte_cnt_reg[0].ACLR
reset => byte_cnt_reg[1].ACLR
reset => byte_cnt_reg[2].ACLR
reset => address_reg[0].ACLR
reset => address_reg[1].ACLR
reset => address_reg[2].ACLR
reset => address_reg[3].ACLR
reset => address_reg[4].ACLR
reset => address_reg[5].ACLR
reset => address_reg[6].ACLR
reset => address_reg[7].ACLR
reset => address_reg[8].ACLR
reset => address_reg[9].ACLR
reset => address_reg[10].ACLR
reset => address_reg[11].ACLR
reset => address_reg[12].ACLR
reset => address_reg[13].ACLR
reset => address_reg[14].ACLR
reset => address_reg[15].ACLR
reset => address_reg[16].ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always4.IN0
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_channel[5] => out_channel[5].DATAIN
in_channel[6] => out_channel[6].DATAIN
in_channel[7] => out_channel[7].DATAIN
in_data[0] => out_data_field.DATAA
in_data[1] => out_data_field.DATAA
in_data[2] => out_data_field.DATAA
in_data[3] => out_data_field.DATAA
in_data[4] => out_data_field.DATAA
in_data[5] => out_data_field.DATAA
in_data[6] => out_data_field.DATAA
in_data[7] => out_data_field.DATAA
in_data[8] => data_reg.DATAB
in_data[9] => data_reg.DATAB
in_data[10] => data_reg.DATAB
in_data[11] => data_reg.DATAB
in_data[12] => data_reg.DATAB
in_data[13] => data_reg.DATAB
in_data[14] => data_reg.DATAB
in_data[15] => data_reg.DATAB
in_data[16] => data_reg.DATAB
in_data[17] => data_reg.DATAB
in_data[18] => data_reg.DATAB
in_data[19] => data_reg.DATAB
in_data[20] => data_reg.DATAB
in_data[21] => data_reg.DATAB
in_data[22] => data_reg.DATAB
in_data[23] => data_reg.DATAB
in_data[24] => data_reg.DATAB
in_data[25] => data_reg.DATAB
in_data[26] => data_reg.DATAB
in_data[27] => data_reg.DATAB
in_data[28] => data_reg.DATAB
in_data[29] => data_reg.DATAB
in_data[30] => data_reg.DATAB
in_data[31] => data_reg.DATAB
in_data[32] => out_byteen_field.DATAA
in_data[33] => byteen_reg.DATAB
in_data[34] => byteen_reg.DATAB
in_data[35] => byteen_reg.DATAB
in_data[36] => out_address_field.DATAA
in_data[37] => out_address_field.DATAA
in_data[38] => address_reg.DATAB
in_data[38] => address_reg.DATAB
in_data[38] => out_address_field.DATAA
in_data[39] => address_reg.DATAB
in_data[39] => address_reg.DATAB
in_data[39] => out_address_field.DATAA
in_data[40] => address_reg.DATAB
in_data[40] => address_reg.DATAB
in_data[40] => out_address_field.DATAA
in_data[41] => address_reg.DATAB
in_data[41] => address_reg.DATAB
in_data[41] => out_address_field.DATAA
in_data[42] => address_reg.DATAB
in_data[42] => address_reg.DATAB
in_data[42] => out_address_field.DATAA
in_data[43] => address_reg.DATAB
in_data[43] => address_reg.DATAB
in_data[43] => out_address_field.DATAA
in_data[44] => address_reg.DATAB
in_data[44] => address_reg.DATAB
in_data[44] => out_address_field.DATAA
in_data[45] => address_reg.DATAB
in_data[45] => address_reg.DATAB
in_data[45] => out_address_field.DATAA
in_data[46] => address_reg.DATAB
in_data[46] => address_reg.DATAB
in_data[46] => out_address_field.DATAA
in_data[47] => address_reg.DATAB
in_data[47] => address_reg.DATAB
in_data[47] => out_address_field.DATAA
in_data[48] => address_reg.DATAB
in_data[48] => address_reg.DATAB
in_data[48] => out_address_field.DATAA
in_data[49] => address_reg.DATAB
in_data[49] => address_reg.DATAB
in_data[49] => out_address_field.DATAA
in_data[50] => address_reg.DATAB
in_data[50] => address_reg.DATAB
in_data[50] => out_address_field.DATAA
in_data[51] => address_reg.DATAB
in_data[51] => address_reg.DATAB
in_data[51] => out_address_field.DATAA
in_data[52] => address_reg.DATAB
in_data[52] => address_reg.DATAB
in_data[52] => out_address_field.DATAA
in_data[53] => always5.IN1
in_data[53] => out_endofpacket.OUTPUTSELECT
in_data[53] => out_data[26].DATAIN
in_data[53] => always4.IN1
in_data[54] => out_data[27].DATAIN
in_data[55] => out_data[28].DATAIN
in_data[56] => out_data[29].DATAIN
in_data[57] => out_data[30].DATAIN
in_data[58] => out_lock_field.DATAB
in_data[59] => Add1.IN6
in_data[59] => out_byte_cnt_field.DATAA
in_data[60] => Add1.IN5
in_data[60] => out_byte_cnt_field.DATAA
in_data[61] => Add1.IN4
in_data[61] => out_byte_cnt_field.DATAA
in_data[62] => out_data[35].DATAIN
in_data[63] => out_data[36].DATAIN
in_data[64] => out_data[37].DATAIN
in_data[65] => out_size_field.DATAB
in_data[66] => out_size_field.DATAB
in_data[67] => out_size_field.DATAB
in_data[68] => out_burst_type_field.DATAA
in_data[68] => out_burst_type_field.DATAB
in_data[68] => Equal2.IN1
in_data[69] => out_burst_type_field.DATAA
in_data[69] => out_burst_type_field.DATAB
in_data[69] => Equal2.IN0
in_data[70] => out_data[43].DATAIN
in_data[71] => out_data[44].DATAIN
in_data[72] => out_data[45].DATAIN
in_data[73] => out_data[46].DATAIN
in_data[74] => out_data[47].DATAIN
in_data[75] => out_data[48].DATAIN
in_data[76] => out_data[49].DATAIN
in_data[77] => out_data[50].DATAIN
in_data[78] => out_data[51].DATAIN
in_data[79] => out_data[52].DATAIN
in_data[80] => out_data[53].DATAIN
in_data[81] => out_data[54].DATAIN
in_data[82] => out_data[55].DATAIN
in_data[83] => out_data[56].DATAIN
in_data[84] => out_data[57].DATAIN
in_data[85] => out_data[58].DATAIN
in_data[86] => out_data[59].DATAIN
in_data[87] => out_data[60].DATAIN
in_data[88] => out_data[61].DATAIN
in_data[89] => out_data[62].DATAIN
in_data[90] => out_data[63].DATAIN
in_data[91] => out_data[64].DATAIN
in_data[92] => out_data[65].DATAIN
in_startofpacket => out_startofpacket.DATAA
in_endofpacket => out_endofpacket.DATAB
in_endofpacket => endofpacket_reg.DATAIN
out_ready => always4.IN1
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => use_reg.OUTPUTSELECT
out_ready => in_ready.DATAB
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_channel[5] <= in_channel[5].DB_MAX_OUTPUT_PORT_TYPE
out_channel[6] <= in_channel[6].DB_MAX_OUTPUT_PORT_TYPE
out_channel[7] <= in_channel[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= in_data[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= in_data[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= in_data[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= in_data[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= in_data[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= in_data[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= in_data[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= in_data[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= in_data[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= in_data[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= in_data[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= in_data[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= in_data[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= in_data[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= in_data[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= in_data[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= in_data[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= in_data[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= in_data[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= in_data[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= in_data[92].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_valid <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_error


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
receiver0_irq => sender_irq[0].DATAIN
receiver1_irq => sender_irq[1].DATAIN
sender_irq[0] <= receiver0_irq.DB_MAX_OUTPUT_PORT_TYPE
sender_irq[1] <= receiver1_irq.DB_MAX_OUTPUT_PORT_TYPE
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN3
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_startofpacket => in_0_startofpacket.IN1
in_0_endofpacket => in_0_endofpacket.IN1
out_0_data[0] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_startofpacket <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_startofpacket
out_0_endofpacket <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_endofpacket
out_0_empty[0] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_empty
out_0_empty[1] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_empty
out_0_error[0] <= WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => a_valid.DATAIN
in_data[0] => a_data0[0].DATAIN
in_data[1] => a_data0[1].DATAIN
in_data[2] => a_data0[2].DATAIN
in_data[3] => a_data0[3].DATAIN
in_data[4] => a_data0[4].DATAIN
in_data[5] => a_data0[5].DATAIN
in_data[6] => a_data0[6].DATAIN
in_data[7] => a_data0[7].DATAIN
in_startofpacket => a_startofpacket.DATAIN
in_endofpacket => a_endofpacket.DATAIN
out_ready => a_ready.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_empty[1] <= out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out_empty[0]~reg0.CLK
clk => out_empty[1]~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_data[8]~reg0.CLK
clk => out_data[9]~reg0.CLK
clk => out_data[10]~reg0.CLK
clk => out_data[11]~reg0.CLK
clk => out_data[12]~reg0.CLK
clk => out_data[13]~reg0.CLK
clk => out_data[14]~reg0.CLK
clk => out_data[15]~reg0.CLK
clk => out_data[16]~reg0.CLK
clk => out_data[17]~reg0.CLK
clk => out_data[18]~reg0.CLK
clk => out_data[19]~reg0.CLK
clk => out_data[20]~reg0.CLK
clk => out_data[21]~reg0.CLK
clk => out_data[22]~reg0.CLK
clk => out_data[23]~reg0.CLK
clk => out_data[24]~reg0.CLK
clk => out_data[25]~reg0.CLK
clk => out_data[26]~reg0.CLK
clk => out_data[27]~reg0.CLK
clk => out_data[28]~reg0.CLK
clk => out_data[29]~reg0.CLK
clk => out_data[30]~reg0.CLK
clk => out_data[31]~reg0.CLK
clk => out_valid~reg0.CLK
clk => data2_register[0].CLK
clk => data2_register[1].CLK
clk => data2_register[2].CLK
clk => data2_register[3].CLK
clk => data2_register[4].CLK
clk => data2_register[5].CLK
clk => data2_register[6].CLK
clk => data2_register[7].CLK
clk => data1_register[0].CLK
clk => data1_register[1].CLK
clk => data1_register[2].CLK
clk => data1_register[3].CLK
clk => data1_register[4].CLK
clk => data1_register[5].CLK
clk => data1_register[6].CLK
clk => data1_register[7].CLK
clk => data0_register[0].CLK
clk => data0_register[1].CLK
clk => data0_register[2].CLK
clk => data0_register[3].CLK
clk => data0_register[4].CLK
clk => data0_register[5].CLK
clk => data0_register[6].CLK
clk => data0_register[7].CLK
clk => sop_register.CLK
clk => state_register[0].CLK
clk => state_register[1].CLK
clk => state_d1[0].CLK
clk => state_d1[1].CLK
clk => in_ready_d1.CLK
clk => a_empty.CLK
clk => a_endofpacket.CLK
clk => a_startofpacket.CLK
clk => a_data0[0].CLK
clk => a_data0[1].CLK
clk => a_data0[2].CLK
clk => a_data0[3].CLK
clk => a_data0[4].CLK
clk => a_data0[5].CLK
clk => a_data0[6].CLK
clk => a_data0[7].CLK
clk => a_valid.CLK
reset_n => out_empty[0]~reg0.ACLR
reset_n => out_empty[1]~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => out_data[8]~reg0.ACLR
reset_n => out_data[9]~reg0.ACLR
reset_n => out_data[10]~reg0.ACLR
reset_n => out_data[11]~reg0.ACLR
reset_n => out_data[12]~reg0.ACLR
reset_n => out_data[13]~reg0.ACLR
reset_n => out_data[14]~reg0.ACLR
reset_n => out_data[15]~reg0.ACLR
reset_n => out_data[16]~reg0.ACLR
reset_n => out_data[17]~reg0.ACLR
reset_n => out_data[18]~reg0.ACLR
reset_n => out_data[19]~reg0.ACLR
reset_n => out_data[20]~reg0.ACLR
reset_n => out_data[21]~reg0.ACLR
reset_n => out_data[22]~reg0.ACLR
reset_n => out_data[23]~reg0.ACLR
reset_n => out_data[24]~reg0.ACLR
reset_n => out_data[25]~reg0.ACLR
reset_n => out_data[26]~reg0.ACLR
reset_n => out_data[27]~reg0.ACLR
reset_n => out_data[28]~reg0.ACLR
reset_n => out_data[29]~reg0.ACLR
reset_n => out_data[30]~reg0.ACLR
reset_n => out_data[31]~reg0.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => a_empty.ACLR
reset_n => a_endofpacket.ACLR
reset_n => a_startofpacket.ACLR
reset_n => a_data0[0].ACLR
reset_n => a_data0[1].ACLR
reset_n => a_data0[2].ACLR
reset_n => a_data0[3].ACLR
reset_n => a_data0[4].ACLR
reset_n => a_data0[5].ACLR
reset_n => a_data0[6].ACLR
reset_n => a_data0[7].ACLR
reset_n => a_valid.ACLR
reset_n => state_d1[0].ACLR
reset_n => state_d1[1].ACLR
reset_n => in_ready_d1.ACLR
reset_n => data2_register[0].ACLR
reset_n => data2_register[1].ACLR
reset_n => data2_register[2].ACLR
reset_n => data2_register[3].ACLR
reset_n => data2_register[4].ACLR
reset_n => data2_register[5].ACLR
reset_n => data2_register[6].ACLR
reset_n => data2_register[7].ACLR
reset_n => data1_register[0].ACLR
reset_n => data1_register[1].ACLR
reset_n => data1_register[2].ACLR
reset_n => data1_register[3].ACLR
reset_n => data1_register[4].ACLR
reset_n => data1_register[5].ACLR
reset_n => data1_register[6].ACLR
reset_n => data1_register[7].ACLR
reset_n => data0_register[0].ACLR
reset_n => data0_register[1].ACLR
reset_n => data0_register[2].ACLR
reset_n => data0_register[3].ACLR
reset_n => data0_register[4].ACLR
reset_n => data0_register[5].ACLR
reset_n => data0_register[6].ACLR
reset_n => data0_register[7].ACLR
reset_n => sop_register.ACLR
reset_n => state_register[0].ACLR
reset_n => state_register[1].ACLR


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
in_empty[0] => out_empty[0].DATAIN
in_empty[1] => out_empty[1].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_empty[0].DB_MAX_OUTPUT_PORT_TYPE
out_empty[1] <= in_empty[1].DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_timing_adapter_0:timing_adapter_0
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => out_valid.DATAIN
out_valid <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN4
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0.in_ready
in_0_startofpacket => in_0_startofpacket.IN1
in_0_endofpacket => in_0_endofpacket.IN1
in_0_empty[0] => in_0_empty[0].IN1
in_0_empty[1] => in_0_empty[1].IN1
in_0_error[0] => in_0_error[0].IN1
in_0_error[1] => in_0_error[1].IN1
in_0_error[2] => in_0_error[2].IN1
in_0_error[3] => in_0_error[3].IN1
in_0_error[4] => in_0_error[4].IN1
in_0_error[5] => in_0_error[5].IN1
out_0_data[0] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[1] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[2] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[3] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[4] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[5] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[6] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[7] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_startofpacket <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_startofpacket
out_0_endofpacket <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_endofpacket


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => a_valid.DATAIN
in_data[0] => a_data3[0].DATAIN
in_data[1] => a_data3[1].DATAIN
in_data[2] => a_data3[2].DATAIN
in_data[3] => a_data3[3].DATAIN
in_data[4] => a_data3[4].DATAIN
in_data[5] => a_data3[5].DATAIN
in_data[6] => a_data3[6].DATAIN
in_data[7] => a_data3[7].DATAIN
in_data[8] => a_data2[0].DATAIN
in_data[9] => a_data2[1].DATAIN
in_data[10] => a_data2[2].DATAIN
in_data[11] => a_data2[3].DATAIN
in_data[12] => a_data2[4].DATAIN
in_data[13] => a_data2[5].DATAIN
in_data[14] => a_data2[6].DATAIN
in_data[15] => a_data2[7].DATAIN
in_data[16] => a_data1[0].DATAIN
in_data[17] => a_data1[1].DATAIN
in_data[18] => a_data1[2].DATAIN
in_data[19] => a_data1[3].DATAIN
in_data[20] => a_data1[4].DATAIN
in_data[21] => a_data1[5].DATAIN
in_data[22] => a_data1[6].DATAIN
in_data[23] => a_data1[7].DATAIN
in_data[24] => a_data0[0].DATAIN
in_data[25] => a_data0[1].DATAIN
in_data[26] => a_data0[2].DATAIN
in_data[27] => a_data0[3].DATAIN
in_data[28] => a_data0[4].DATAIN
in_data[29] => a_data0[5].DATAIN
in_data[30] => a_data0[6].DATAIN
in_data[31] => a_data0[7].DATAIN
in_error[0] => a_error[0].DATAIN
in_error[1] => a_error[1].DATAIN
in_error[2] => a_error[2].DATAIN
in_error[3] => a_error[3].DATAIN
in_error[4] => a_error[4].DATAIN
in_error[5] => a_error[5].DATAIN
in_startofpacket => a_startofpacket.DATAIN
in_endofpacket => a_empty.OUTPUTSELECT
in_endofpacket => a_empty.OUTPUTSELECT
in_endofpacket => a_endofpacket.DATAIN
in_empty[0] => a_empty.DATAB
in_empty[1] => a_empty.DATAB
out_ready => always4.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= out_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_error[1] <= out_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_error[2] <= out_error[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_error[3] <= out_error[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_error[4] <= out_error[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_error[5] <= out_error[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out_error[0]~reg0.CLK
clk => out_error[1]~reg0.CLK
clk => out_error[2]~reg0.CLK
clk => out_error[3]~reg0.CLK
clk => out_error[4]~reg0.CLK
clk => out_error[5]~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_valid~reg0.CLK
clk => state_register[0].CLK
clk => state_register[1].CLK
clk => a_error[0].CLK
clk => a_error[1].CLK
clk => a_error[2].CLK
clk => a_error[3].CLK
clk => a_error[4].CLK
clk => a_error[5].CLK
clk => a_empty[0].CLK
clk => a_empty[1].CLK
clk => a_endofpacket.CLK
clk => a_startofpacket.CLK
clk => a_data3[0].CLK
clk => a_data3[1].CLK
clk => a_data3[2].CLK
clk => a_data3[3].CLK
clk => a_data3[4].CLK
clk => a_data3[5].CLK
clk => a_data3[6].CLK
clk => a_data3[7].CLK
clk => a_data2[0].CLK
clk => a_data2[1].CLK
clk => a_data2[2].CLK
clk => a_data2[3].CLK
clk => a_data2[4].CLK
clk => a_data2[5].CLK
clk => a_data2[6].CLK
clk => a_data2[7].CLK
clk => a_data1[0].CLK
clk => a_data1[1].CLK
clk => a_data1[2].CLK
clk => a_data1[3].CLK
clk => a_data1[4].CLK
clk => a_data1[5].CLK
clk => a_data1[6].CLK
clk => a_data1[7].CLK
clk => a_data0[0].CLK
clk => a_data0[1].CLK
clk => a_data0[2].CLK
clk => a_data0[3].CLK
clk => a_data0[4].CLK
clk => a_data0[5].CLK
clk => a_data0[6].CLK
clk => a_data0[7].CLK
clk => a_valid.CLK
reset_n => a_error[0].ACLR
reset_n => a_error[1].ACLR
reset_n => a_error[2].ACLR
reset_n => a_error[3].ACLR
reset_n => a_error[4].ACLR
reset_n => a_error[5].ACLR
reset_n => a_empty[0].ACLR
reset_n => a_empty[1].ACLR
reset_n => a_endofpacket.ACLR
reset_n => a_startofpacket.ACLR
reset_n => a_data3[0].ACLR
reset_n => a_data3[1].ACLR
reset_n => a_data3[2].ACLR
reset_n => a_data3[3].ACLR
reset_n => a_data3[4].ACLR
reset_n => a_data3[5].ACLR
reset_n => a_data3[6].ACLR
reset_n => a_data3[7].ACLR
reset_n => a_data2[0].ACLR
reset_n => a_data2[1].ACLR
reset_n => a_data2[2].ACLR
reset_n => a_data2[3].ACLR
reset_n => a_data2[4].ACLR
reset_n => a_data2[5].ACLR
reset_n => a_data2[6].ACLR
reset_n => a_data2[7].ACLR
reset_n => a_data1[0].ACLR
reset_n => a_data1[1].ACLR
reset_n => a_data1[2].ACLR
reset_n => a_data1[3].ACLR
reset_n => a_data1[4].ACLR
reset_n => a_data1[5].ACLR
reset_n => a_data1[6].ACLR
reset_n => a_data1[7].ACLR
reset_n => a_data0[0].ACLR
reset_n => a_data0[1].ACLR
reset_n => a_data0[2].ACLR
reset_n => a_data0[3].ACLR
reset_n => a_data0[4].ACLR
reset_n => a_data0[5].ACLR
reset_n => a_data0[6].ACLR
reset_n => a_data0[7].ACLR
reset_n => a_valid.ACLR
reset_n => out_error[0]~reg0.ACLR
reset_n => out_error[1]~reg0.ACLR
reset_n => out_error[2]~reg0.ACLR
reset_n => out_error[3]~reg0.ACLR
reset_n => out_error[4]~reg0.ACLR
reset_n => out_error[5]~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => state_register[0].ACLR
reset_n => state_register[1].ACLR


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_error[0] => ~NO_FANOUT~
in_error[1] => ~NO_FANOUT~
in_error[2] => ~NO_FANOUT~
in_error[3] => ~NO_FANOUT~
in_error[4] => ~NO_FANOUT~
in_error[5] => ~NO_FANOUT~
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0
in_ready <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => in_valid.IN1
in_data[0] => in_payload[10].IN1
in_data[1] => in_payload[11].IN1
in_data[2] => in_payload[12].IN1
in_data[3] => in_payload[13].IN1
in_data[4] => in_payload[14].IN1
in_data[5] => in_payload[15].IN1
in_data[6] => in_payload[16].IN1
in_data[7] => in_payload[17].IN1
in_data[8] => in_payload[18].IN1
in_data[9] => in_payload[19].IN1
in_data[10] => in_payload[20].IN1
in_data[11] => in_payload[21].IN1
in_data[12] => in_payload[22].IN1
in_data[13] => in_payload[23].IN1
in_data[14] => in_payload[24].IN1
in_data[15] => in_payload[25].IN1
in_data[16] => in_payload[26].IN1
in_data[17] => in_payload[27].IN1
in_data[18] => in_payload[28].IN1
in_data[19] => in_payload[29].IN1
in_data[20] => in_payload[30].IN1
in_data[21] => in_payload[31].IN1
in_data[22] => in_payload[32].IN1
in_data[23] => in_payload[33].IN1
in_data[24] => in_payload[34].IN1
in_data[25] => in_payload[35].IN1
in_data[26] => in_payload[36].IN1
in_data[27] => in_payload[37].IN1
in_data[28] => in_payload[38].IN1
in_data[29] => in_payload[39].IN1
in_data[30] => in_payload[40].IN1
in_data[31] => in_payload[41].IN1
in_error[0] => in_payload[0].IN1
in_error[1] => in_payload[1].IN1
in_error[2] => in_payload[2].IN1
in_error[3] => in_payload[3].IN1
in_error[4] => in_payload[4].IN1
in_error[5] => in_payload[5].IN1
in_startofpacket => in_payload[9].IN1
in_endofpacket => in_payload[8].IN1
in_empty[0] => in_payload[6].IN1
in_empty[1] => in_payload[7].IN1
out_ready => ready[0].IN1
out_valid <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_valid
out_data[0] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[1] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[2] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[3] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[4] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[5] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[6] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[7] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[8] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[9] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[10] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[11] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[12] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[13] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[14] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[15] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[16] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[17] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[18] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[19] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[20] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[21] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[22] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[23] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[24] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[25] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[26] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[27] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[28] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[29] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[30] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_data[31] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_error[0] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_error[1] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_error[2] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_error[3] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_error[4] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_error[5] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_startofpacket <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_endofpacket <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_empty[0] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
out_empty[1] <= WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.out_data
clk => clk.IN1
reset_n => reset_n.IN1


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo
fill_level[0] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[1] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[2] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[3] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[4] <= full.DB_MAX_OUTPUT_PORT_TYPE
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always1.IN1
in_valid => always1.IN1
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_data[32] => mem.data_a[32].DATAIN
in_data[32] => mem.DATAIN32
in_data[33] => mem.data_a[33].DATAIN
in_data[33] => mem.DATAIN33
in_data[34] => mem.data_a[34].DATAIN
in_data[34] => mem.DATAIN34
in_data[35] => mem.data_a[35].DATAIN
in_data[35] => mem.DATAIN35
in_data[36] => mem.data_a[36].DATAIN
in_data[36] => mem.DATAIN36
in_data[37] => mem.data_a[37].DATAIN
in_data[37] => mem.DATAIN37
in_data[38] => mem.data_a[38].DATAIN
in_data[38] => mem.DATAIN38
in_data[39] => mem.data_a[39].DATAIN
in_data[39] => mem.DATAIN39
in_data[40] => mem.data_a[40].DATAIN
in_data[40] => mem.DATAIN40
in_data[41] => mem.data_a[41].DATAIN
in_data[41] => mem.DATAIN41
out_ready => always1.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mem.we_a.CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[41].CLK
clk => mem.data_a[40].CLK
clk => mem.data_a[39].CLK
clk => mem.data_a[38].CLK
clk => mem.data_a[37].CLK
clk => mem.data_a[36].CLK
clk => mem.data_a[35].CLK
clk => mem.data_a[34].CLK
clk => mem.data_a[33].CLK
clk => mem.data_a[32].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_data[8]~reg0.CLK
clk => out_data[9]~reg0.CLK
clk => out_data[10]~reg0.CLK
clk => out_data[11]~reg0.CLK
clk => out_data[12]~reg0.CLK
clk => out_data[13]~reg0.CLK
clk => out_data[14]~reg0.CLK
clk => out_data[15]~reg0.CLK
clk => out_data[16]~reg0.CLK
clk => out_data[17]~reg0.CLK
clk => out_data[18]~reg0.CLK
clk => out_data[19]~reg0.CLK
clk => out_data[20]~reg0.CLK
clk => out_data[21]~reg0.CLK
clk => out_data[22]~reg0.CLK
clk => out_data[23]~reg0.CLK
clk => out_data[24]~reg0.CLK
clk => out_data[25]~reg0.CLK
clk => out_data[26]~reg0.CLK
clk => out_data[27]~reg0.CLK
clk => out_data[28]~reg0.CLK
clk => out_data[29]~reg0.CLK
clk => out_data[30]~reg0.CLK
clk => out_data[31]~reg0.CLK
clk => out_data[32]~reg0.CLK
clk => out_data[33]~reg0.CLK
clk => out_data[34]~reg0.CLK
clk => out_data[35]~reg0.CLK
clk => out_data[36]~reg0.CLK
clk => out_data[37]~reg0.CLK
clk => out_data[38]~reg0.CLK
clk => out_data[39]~reg0.CLK
clk => out_data[40]~reg0.CLK
clk => out_data[41]~reg0.CLK
clk => out_valid~reg0.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_addr[0].CLK
clk => rd_addr[1].CLK
clk => rd_addr[2].CLK
clk => rd_addr[3].CLK
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
clk => mem.CLK0
reset_n => out_valid~reg0.ACLR
reset_n => full.ACLR
reset_n => empty.PRESET
reset_n => rd_addr[0].ACLR
reset_n => rd_addr[1].ACLR
reset_n => rd_addr[2].ACLR
reset_n => rd_addr[3].ACLR
reset_n => wr_addr[0].ACLR
reset_n => wr_addr[1].ACLR
reset_n => wr_addr[2].ACLR
reset_n => wr_addr[3].ACLR


|WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1
in_ready <= <VCC>
in_valid => ~NO_FANOUT~
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|WiPhase_phys|WiPhase_top_level:u1|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= r_sync_rst.DB_MAX_OUTPUT_PORT_TYPE
reset_req <= r_early_rst.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|WiPhase_phys|clock_divider:clk_div
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_in => count[6].CLK
clk_in => count[7].CLK
clk_in => count[8].CLK
clk_in => count[9].CLK
clk_in => count[10].CLK
clk_in => count[11].CLK
clk_in => count[12].CLK
clk_in => count[13].CLK
clk_in => count[14].CLK
clk_in => count[15].CLK
clk_in => count[16].CLK
clk_in => count[17].CLK
clk_in => count[18].CLK
clk_in => count[19].CLK
clk_in => count[20].CLK
clk_in => count[21].CLK
clk_in => count[22].CLK
clk_in => count[23].CLK
clk_in => count[24].CLK
clk_in => clk_temp.CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => clk_temp.ACLR
clk_out <= clk_temp.DB_MAX_OUTPUT_PORT_TYPE


