# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: imports/new/leds.xdc

# Block Designs: C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/pr_led/pr_led.srcs/sources_1/bd/design_1/design_1.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1 || ORIG_REF_NAME==design_1} -quiet] -quiet

# IP: C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/pr_led/pr_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_processing_system7_0_0 || ORIG_REF_NAME==design_1_processing_system7_0_0} -quiet] -quiet

# IP: c:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/pr_led/pr_led.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_axi_gpio_0_0 || ORIG_REF_NAME==design_1_axi_gpio_0_0} -quiet] -quiet

# IP: c:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/pr_led/pr_led.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0_1/design_1_ps7_0_axi_periph_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_ps7_0_axi_periph_0 || ORIG_REF_NAME==design_1_ps7_0_axi_periph_0} -quiet] -quiet

# IP: c:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/pr_led/pr_led.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_rst_ps7_0_100M_0 || ORIG_REF_NAME==design_1_rst_ps7_0_100M_0} -quiet] -quiet

# IP: c:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/pr_led/pr_led.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_auto_pc_0 || ORIG_REF_NAME==design_1_auto_pc_0} -quiet] -quiet

# XDC: C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/pr_led/pr_led.srcs/sources_1/bd/design_1/design_1_ooc.xdc
