Routerless Network-on-Chip.	Fawaz Alazemi,Arash AziziMazreah,Bella Bose,Lizhong Chen	10.1109/HPCA.2018.00049
LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs.	Akhil Arunkumar,Shin-Ying Lee,Vignesh Soundararajan,Carole-Jean Wu	10.1109/HPCA.2018.00028
Memory Hierarchy for Web Search.	Grant Ayers,Jung Ho Ahn,Christos Kozyrakis,Parthasarathy Ranganathan	10.1109/HPCA.2018.00061
Domino Temporal Data Prefetcher.	Mohammad Bakhshalipour,Pejman Lotfi-Kamran,Hamid Sarbazi-Azad	10.1109/HPCA.2018.00021
Searching for Potential gRNA Off-Target Sites for CRISPR/Cas9 Using Automata Processing Across Different Platforms.	Chunkun Bo,Vinh Dang,Elaheh Sadredini,Kevin Skadron	10.1109/HPCA.2018.00068
Architectural Support for Task Dependence Management with Flexible Software Scheduling.	Emilio Castillo,Lluc Alvarez,Miquel Moretó,Marc Casas,Enrique Vallejo 0001,José Luis Bosque,Ramón Beivide,Mateo Valero	10.1109/HPCA.2018.00033
Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls.	Hongwen Dai,Zhen Lin,Chao Li 0004,Chen Zhao,Fei Wang 0008,Nanning Zheng 0001,Huiyang Zhou	10.1109/HPCA.2018.00027
KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores.	Nosayba El-Sayed,Anurag Mukkara,Po-An Tsai,Harshad Kasture,Xiaosong Ma,Daniel Sánchez 0003	10.1109/HPCA.2018.00019
Warp Scheduling for Fine-Grained Synchronization.	Ahmed ElTantawy,Tor M. Aamodt	10.1109/HPCA.2018.00040
SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters.	Dongrui Fan,Wenming Li,Xiaochun Ye,Da Wang,Hao Zhang 0009,Zhimin Tang,Ninghui Sun	10.1109/HPCA.2018.00057
Making Memristive Neural Network Accelerators Reliable.	Ben Feinberg,Shibo Wang,Engin Ipek	10.1109/HPCA.2018.00015
Don&apos;t Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag.	Alex Gendler,Arkady Bramnik,Ariel Szapiro,Yiannakis Sazeides	10.1109/HPCA.2018.00055
DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability.	Seong-Lyong Gong,Jungrae Kim,Sangkug Lym,Michael B. Sullivan 0001,Howard David,Mattan Erez	10.1109/HPCA.2018.00064
GPGPU Power Modeling for Multi-domain Voltage-Frequency Scaling.	João Guerreiro 0004,Aleksandar Ilic,Nuno Roma,Pedro Tomás	10.1109/HPCA.2018.00072
Reliability-Aware Data Placement for Heterogeneous Memory Architecture.	Manish Gupta 0010,Vilas Sridharan,David Roberts,Andreas Prodromou,Ashish Venkat,Dean M. Tullsen,Rajesh K. Gupta 0001	10.1109/HPCA.2018.00056
Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level.	Anthony Gutierrez,Bradford M. Beckmann,Alexandru Dutu,Joseph Gross,Michael LeBeane,John Kalamatianos,Onur Kayiran,Matthew Poremba,Brandon Potter,Sooraj Puthoor,Matthew D. Sinclair,Mark Wyse,Jieming Yin,Xianwei Zhang,Akshay Jain,Timothy G. Rogers	10.1109/HPCA.2018.00058
Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective.	Kim M. Hazelwood,Sarah Bird,David M. Brooks,Soumith Chintala,Utku Diril,Dmytro Dzhulgakov,Mohamed Fawzy,Bill Jia,Yangqing Jia,Aditya Kalro,James Law,Kevin Lee,Jason Lu,Pieter Noordhuis,Misha Smelyanskiy,Liang Xiong,Xiaodong Wang 0020	10.1109/HPCA.2018.00059
Enabling Efficient Network Service Function Chain Deployment on Heterogeneous Server Platform.	Yang Hu 0001,Tao Li 0006	10.1109/HPCA.2018.00013
A Spot Capacity Market to Increase Power Infrastructure Utilization in Multi-tenant Data Centers.	Mohammad A. Islam 0001,Xiaoqi Ren,Shaolei Ren,Adam Wierman	10.1109/HPCA.2018.00071
GDP: Using Dataflow Properties to Accurately Estimate Interference-Free Performance at Runtime.	Magnus Jahre,Lieven Eeckhout	10.1109/HPCA.2018.00034
RCoal: Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques.	Gurunath Kadam,Danfeng Zhang,Adwait Jog	10.1109/HPCA.2018.00023
The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices.	Jeremie S. Kim,Minesh Patel,Hasan Hassan,Onur Mutlu	10.1109/HPCA.2018.00026
WIR: Warp Instruction Reuse to Minimize Repeated Computations in GPUs.	Keunsoo Kim,Won Woo Ro	10.1109/HPCA.2018.00041
ProFess: A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness.	Dmitry Knyaginin,Vassilis Papaefstathiou,Per Stenström	10.1109/HPCA.2018.00022
Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction.	Donghyuk Lee,Mike O&apos;Connor,Niladrish Chatterjee	10.1109/HPCA.2018.00014
Crash Consistency in Encrypted Non-volatile Main Memory Systems.	Sihang Liu 0001,Aasheesh Kolli,Jinglei Ren,Samira Manabi Khan	10.1109/HPCA.2018.00035
HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness.	Yixin Luo,Saugata Ghose,Yu Cai,Erich F. Haratsch,Onur Mutlu	10.1109/HPCA.2018.00050
ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism.	Sangkug Lym,Heonjae Ha,Yongkee Kwon,Chun-Kai Chang,Jungrae Kim,Mattan Erez	10.1109/HPCA.2018.00063
Power and Energy Characterization of an Open Source 25-Core Manycore Processor.	Michael McKeown,Alexey Lavrov,Mohammad Shahrad,Paul J. Jackson,Yaosheng Fu,Jonathan Balkind,Tri Minh Nguyen 0003,Katie Lim,Yanqi Zhou,David Wentzlaff	10.1109/HPCA.2018.00070
Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems.	Matheus Ogleari,Ethan L. Miller,Jishen Zhao	10.1109/HPCA.2018.00037
OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator.	Subhankar Pal,Jonathan Beaumont,Dong-Hyeon Park,Aporva Amarnath,Siying Feng,Chaitali Chakrabarti,Hun-Seok Kim,David T. Blaauw,Trevor N. Mudge,Ronald G. Dreslinski	10.1109/HPCA.2018.00067
A Case for Packageless Processors.	Saptadeep Pal,Daniel Petrisko,Adeel Ahmad Bajwa,Puneet Gupta 0001,Subramanian S. Iyer,Rakesh Kumar 0002	10.1109/HPCA.2018.00047
Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon?	Reena Panda,Shuang Song 0007,Joseph Dean,Lizy K. John	10.1109/HPCA.2018.00032
High-Performance GPU Transactional Memory via Eager Conflict Detection.	Xiaowei Ren,Mieszko Lis	10.1109/HPCA.2018.00029
Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks.	Minsoo Rhu,Mike O&apos;Connor,Niladrish Chatterjee,Jeff Pool,Youngeun Kwon,Stephen W. Keckler	10.1109/HPCA.2018.00017
Amdahl&apos;s Law in Big Data Analytics: Alive and Kicking in TPCx-BB (BigBench).	Daniel Richins,Tahrina Ahmed,Russell M. Clapp,Vijay Janapa Reddi	10.1109/HPCA.2018.00060
SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories.	Gururaj Saileshwar,Prashant J. Nair,Prakash Ramrakhyani,Wendy Elsasser,Moinuddin K. Qureshi	10.1109/HPCA.2018.00046
Characterizing Resource Sensitivity of Database Workloads.	Rathijit Sen,Karthik Ramachandra 0002	10.1109/HPCA.2018.00062
Enabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM.	Seyed Mohammad Seyedzadeh,Alex K. Jones,Rami G. Melhem	10.1109/HPCA.2018.00038
Secure DIMM: Moving ORAM Primitives Closer to Memory.	Ali Shafiee,Rajeev Balasubramonian,Mohit Tiwari,Feifei Li 0001	10.1109/HPCA.2018.00044
Record-Replay Architecture as a General Security Framework.	Yasser Shalabi,Mengjia Yan 0001,Nima Honarmand,Ruby B. Lee,Josep Torrellas	10.1109/HPCA.2018.00025
Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning.	Mingcong Song,Jiaqi Zhang 0002,Huixiang Chen 0001,Tao Li 0006	10.1109/HPCA.2018.00016
GraphR: Accelerating Graph Processing Using ReRAM.	Linghao Song,Youwei Zhuo,Xuehai Qian,Hai Helen Li,Yiran Chen 0001	10.1109/HPCA.2018.00052
In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems.	Mingcong Song,Kan Zhong,Jiaqi Zhang 0002,Yang Hu 0001,Duo Liu,Weigong Zhang,Jing Wang 0055,Tao Li 0006	10.1109/HPCA.2018.00018
Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures.	Sriseshan Srikanth,Paul G. Rabbat,Eric R. Hein,Bobin Deng,Thomas M. Conte,Erik DeBenedictis,Jeanine E. Cook,Michael P. Frank	10.1109/HPCA.2018.00065
A Novel Register Renaming Technique for Out-of-Order Processors.	Hamid Tabani,José-María Arnau,Jordi Tubella,Antonio González 0001	10.1109/HPCA.2018.00031
G-TSC: Timestamp Based Coherence for GPUs.	Abdulaziz Tabbakh,Xuehai Qian,Murali Annavaram	10.1109/HPCA.2018.00042
NACHOS: Software-Driven Hardware-Assisted Memory Disambiguation for Accelerators.	Naveen Vedula,Arrvindh Shriraman,Snehasish Kumar,William N. Sumner	10.1109/HPCA.2018.00066
Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures.	Jack Wadden,Kevin Angstadt,Kevin Skadron	10.1109/HPCA.2018.00069
Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management.	Haonan Wang,Fan Luo,Mohamed Assem Ibrahim,Onur Kayiran,Adwait Jog	10.1109/HPCA.2018.00030
RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases.	Peng Wang 0025,Shuo Li 0007,Guangyu Sun 0003,Xiaoyang Wang 0006,Yiran Chen 0001,Hai Li 0001,Jason Cong,Nong Xiao,Tao Zhang 0032	10.1109/HPCA.2018.00051
D-ORAM: Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory.	Rujia Wang,Youtao Zhang,Jun Yang 0002	10.1109/HPCA.2018.00043
Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning.	Scott Van Winkle,Avinash Karanth Kodi,Razvan C. Bunescu,Ahmed Louri	10.1109/HPCA.2018.00048
Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption.	Yuming Wu,Yutao Liu,Ruifeng Liu,Haibo Chen 0001,Binyu Zang,Haibing Guan	10.1109/HPCA.2018.00045
Perception-Oriented 3D Rendering Approximation for Modern Graphics Processors.	Chenhao Xie 0001,Xin Fu,Shuaiwen Song	10.1109/HPCA.2018.00039
Adaptive Memory Fusion: Towards Transparent, Agile Integration of Persistent Memory.	Dongliang Xue,Chao Li 0009,Linpeng Huang,Chentao Wu,Tianyou Li	10.1109/HPCA.2018.00036
Are Coherence Protocol States Vulnerable to Information Leakage?	Fan Yao,Milos Doroslovacki,Guru Venkataramani	10.1109/HPCA.2018.00024
iNPG: Accelerating Critical Section Access with In-network Packet Generation for NoC Based Many-Cores.	Yuan Yao 0009,Zhonghai Lu	10.1109/HPCA.2018.00012
Amdahl&apos;s Law in the Datacenter Era: A Market for Fair Processor Allocation.	Seyed Majid Zahedi,Qiuyun Llull,Benjamin C. Lee	10.1109/HPCA.2018.00011
PM3: Power Modeling and Power Management for Processing-in-Memory.	Chao Zhang 0007,Tong Meng,Guangyu Sun 0003	10.1109/HPCA.2018.00054
GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition.	Mingxing Zhang,Youwei Zhuo,Chao Wang 0051,Mingyu Gao 0001,Yongwei Wu,Kang Chen,Christos Kozyrakis,Xuehai Qian	10.1109/HPCA.2018.00053
SIPT: Speculatively Indexed, Physically Tagged Caches.	Tianhao Zheng,Haishan Zhu,Mattan Erez	10.1109/HPCA.2018.00020
IEEE International Symposium on High Performance Computer Architecture, HPCA 2018, Vienna, Austria, February 24-28, 2018		
