<stg><name>axi_encrypt</name>


<trans_list>

<trans id="280" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %k_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %npub_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %npub

]]></Node>
<StgValue><ssdm name="npub_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %nsec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %nsec

]]></Node>
<StgValue><ssdm name="nsec_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %ad_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ad

]]></Node>
<StgValue><ssdm name="ad_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %m_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %m

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:22 %c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
entry:23 %c_u8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_u8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
entry:24 %c_u8_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_u8_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
entry:25 %c_u8_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_u8_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
entry:26 %c_u8_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_u8_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %c_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %m_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %trunc_ln3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %ad_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:119 %trunc_ln4 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %nsec_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:125 %trunc_ln5 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %npub_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:165 %trunc_ln6 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %k_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="61">
<![CDATA[
entry:28 %sext_ln125 = sext i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %gmem_addr = getelementptr i64 %gmem, i64 %sext_ln125

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="61">
<![CDATA[
entry:40 %sext_ln130 = sext i61 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln130"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:41 %gmem_addr_1 = getelementptr i64 %gmem, i64 %sext_ln130

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:42 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:42 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="61">
<![CDATA[
entry:80 %sext_ln133 = sext i61 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:81 %gmem_addr_2 = getelementptr i64 %gmem, i64 %sext_ln133

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:82 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:42 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:82 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="61">
<![CDATA[
entry:120 %sext_ln136 = sext i61 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:121 %gmem_addr_3 = getelementptr i64 %gmem, i64 %sext_ln136

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:122 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:42 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:82 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:122 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="61">
<![CDATA[
entry:126 %sext_ln139 = sext i61 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln139"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:127 %gmem_addr_4 = getelementptr i64 %gmem, i64 %sext_ln139

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:128 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:31 %gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:42 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:82 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:122 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:128 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="61">
<![CDATA[
entry:166 %sext_ln142 = sext i61 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:167 %gmem_addr_5 = getelementptr i64 %gmem, i64 %sext_ln142

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:168 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="78" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:32 %gmem_addr_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5">
<![CDATA[
entry:35 %call_ln125 = call void @u64_to_u8_array, i64 %gmem_addr_read, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 0

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:42 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:82 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:122 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:128 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:168 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:33 %gmem_addr_read_2 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5">
<![CDATA[
entry:35 %call_ln125 = call void @u64_to_u8_array, i64 %gmem_addr_read, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 0

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:42 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:82 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:122 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:128 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:168 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="92" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:34 %gmem_addr_read_3 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:36 %call_ln126 = call void @u64_to_u8_array, i64 %gmem_addr_read_1, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 8

]]></Node>
<StgValue><ssdm name="call_ln126"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:42 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:82 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:122 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:128 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:168 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:36 %call_ln126 = call void @u64_to_u8_array, i64 %gmem_addr_read_1, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 8

]]></Node>
<StgValue><ssdm name="call_ln126"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:43 %gmem_addr_1_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:82 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:122 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:128 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:168 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:37 %call_ln127 = call void @u64_to_u8_array, i64 %gmem_addr_read_2, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 16

]]></Node>
<StgValue><ssdm name="call_ln127"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:44 %gmem_addr_1_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_1"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:122 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:128 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:168 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:37 %call_ln127 = call void @u64_to_u8_array, i64 %gmem_addr_read_2, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 16

]]></Node>
<StgValue><ssdm name="call_ln127"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:83 %gmem_addr_2_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:128 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:168 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="114" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:38 %call_ln128 = call void @u64_to_u8_array, i64 %gmem_addr_read_3, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 24

]]></Node>
<StgValue><ssdm name="call_ln128"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:84 %gmem_addr_2_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_1"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:168 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:38 %call_ln128 = call void @u64_to_u8_array, i64 %gmem_addr_read_3, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 24

]]></Node>
<StgValue><ssdm name="call_ln128"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:123 %gmem_addr_3_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="119" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:124 %gmem_addr_3_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="120" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:129 %gmem_addr_4_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="121" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:130 %gmem_addr_4_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="122" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:169 %gmem_addr_5_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="123" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="4">
<![CDATA[
entry:45 %call_ret42 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_1_read, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i4 0

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="124" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="128">
<![CDATA[
entry:46 %m_u8 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8"/></StgValue>
</operation>

<operation id="125" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="128">
<![CDATA[
entry:47 %m_u8_1 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_1"/></StgValue>
</operation>

<operation id="126" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="128">
<![CDATA[
entry:48 %m_u8_2 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_2"/></StgValue>
</operation>

<operation id="127" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="128">
<![CDATA[
entry:49 %m_u8_3 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_3"/></StgValue>
</operation>

<operation id="128" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="128">
<![CDATA[
entry:50 %m_u8_4 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_4"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="128">
<![CDATA[
entry:51 %m_u8_5 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_5"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="128">
<![CDATA[
entry:52 %m_u8_6 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_6"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="128">
<![CDATA[
entry:53 %m_u8_7 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_7"/></StgValue>
</operation>

<operation id="132" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="128">
<![CDATA[
entry:54 %m_u8_8 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_8"/></StgValue>
</operation>

<operation id="133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="128">
<![CDATA[
entry:55 %m_u8_9 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_9"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="128">
<![CDATA[
entry:56 %m_u8_10 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_10"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="128">
<![CDATA[
entry:57 %m_u8_11 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_11"/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="128">
<![CDATA[
entry:58 %m_u8_12 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_12"/></StgValue>
</operation>

<operation id="137" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="128">
<![CDATA[
entry:59 %m_u8_13 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_13"/></StgValue>
</operation>

<operation id="138" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="128">
<![CDATA[
entry:60 %m_u8_14 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_14"/></StgValue>
</operation>

<operation id="139" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="128">
<![CDATA[
entry:61 %m_u8_15 = extractvalue i128 %call_ret42

]]></Node>
<StgValue><ssdm name="m_u8_15"/></StgValue>
</operation>

<operation id="140" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="4">
<![CDATA[
entry:62 %call_ret43 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_1_read_1, i8 %m_u8, i8 %m_u8_1, i8 %m_u8_2, i8 %m_u8_3, i8 %m_u8_4, i8 %m_u8_5, i8 %m_u8_6, i8 %m_u8_7, i8 %m_u8_8, i8 %m_u8_9, i8 %m_u8_10, i8 %m_u8_11, i8 %m_u8_12, i8 %m_u8_13, i8 %m_u8_14, i8 %m_u8_15, i4 8

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="141" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="128">
<![CDATA[
entry:63 %m_u8_16 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_16"/></StgValue>
</operation>

<operation id="142" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="128">
<![CDATA[
entry:64 %m_u8_17 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_17"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="128">
<![CDATA[
entry:65 %m_u8_18 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_18"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="128">
<![CDATA[
entry:66 %m_u8_19 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_19"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="128">
<![CDATA[
entry:67 %m_u8_20 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_20"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="128">
<![CDATA[
entry:68 %m_u8_21 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_21"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="128">
<![CDATA[
entry:69 %m_u8_22 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_22"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="128">
<![CDATA[
entry:70 %m_u8_23 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_23"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="128">
<![CDATA[
entry:71 %m_u8_24 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_24"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="128">
<![CDATA[
entry:72 %m_u8_25 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_25"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="128">
<![CDATA[
entry:73 %m_u8_26 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_26"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="128">
<![CDATA[
entry:74 %m_u8_27 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_27"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="128">
<![CDATA[
entry:75 %m_u8_28 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_28"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="128">
<![CDATA[
entry:76 %m_u8_29 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_29"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="128">
<![CDATA[
entry:77 %m_u8_30 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_30"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="128">
<![CDATA[
entry:78 %m_u8_31 = extractvalue i128 %call_ret43

]]></Node>
<StgValue><ssdm name="m_u8_31"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="4">
<![CDATA[
entry:85 %call_ret44 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_2_read, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i4 0

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="128">
<![CDATA[
entry:86 %ad_u8 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="128">
<![CDATA[
entry:87 %ad_u8_1 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_1"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="128">
<![CDATA[
entry:88 %ad_u8_2 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_2"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="128">
<![CDATA[
entry:89 %ad_u8_3 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_3"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="128">
<![CDATA[
entry:90 %ad_u8_4 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_4"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="128">
<![CDATA[
entry:91 %ad_u8_5 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_5"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="128">
<![CDATA[
entry:92 %ad_u8_6 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_6"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="128">
<![CDATA[
entry:93 %ad_u8_7 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_7"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="128">
<![CDATA[
entry:94 %ad_u8_8 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_8"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="128">
<![CDATA[
entry:95 %ad_u8_9 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_9"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="128">
<![CDATA[
entry:96 %ad_u8_10 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_10"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="128">
<![CDATA[
entry:97 %ad_u8_11 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_11"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="128">
<![CDATA[
entry:98 %ad_u8_12 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_12"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="128">
<![CDATA[
entry:99 %ad_u8_13 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_13"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="128">
<![CDATA[
entry:100 %ad_u8_14 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_14"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="128">
<![CDATA[
entry:101 %ad_u8_15 = extractvalue i128 %call_ret44

]]></Node>
<StgValue><ssdm name="ad_u8_15"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="4">
<![CDATA[
entry:102 %call_ret45 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_2_read_1, i8 %ad_u8, i8 %ad_u8_1, i8 %ad_u8_2, i8 %ad_u8_3, i8 %ad_u8_4, i8 %ad_u8_5, i8 %ad_u8_6, i8 %ad_u8_7, i8 %ad_u8_8, i8 %ad_u8_9, i8 %ad_u8_10, i8 %ad_u8_11, i8 %ad_u8_12, i8 %ad_u8_13, i8 %ad_u8_14, i8 %ad_u8_15, i4 8

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="128">
<![CDATA[
entry:103 %ad_u8_16 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_16"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="128">
<![CDATA[
entry:104 %ad_u8_17 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_17"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="128">
<![CDATA[
entry:105 %ad_u8_18 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_18"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="128">
<![CDATA[
entry:106 %ad_u8_19 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_19"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="128">
<![CDATA[
entry:107 %ad_u8_20 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_20"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="128">
<![CDATA[
entry:108 %ad_u8_21 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_21"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="128">
<![CDATA[
entry:109 %ad_u8_22 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_22"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="128">
<![CDATA[
entry:110 %ad_u8_23 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_23"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="128">
<![CDATA[
entry:111 %ad_u8_24 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_24"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="128">
<![CDATA[
entry:112 %ad_u8_25 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_25"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="128">
<![CDATA[
entry:113 %ad_u8_26 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_26"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="128">
<![CDATA[
entry:114 %ad_u8_27 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_27"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="128">
<![CDATA[
entry:115 %ad_u8_28 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_28"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="128">
<![CDATA[
entry:116 %ad_u8_29 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_29"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="128">
<![CDATA[
entry:117 %ad_u8_30 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_30"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="128">
<![CDATA[
entry:118 %ad_u8_31 = extractvalue i128 %call_ret45

]]></Node>
<StgValue><ssdm name="ad_u8_31"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="4">
<![CDATA[
entry:131 %call_ret46 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_4_read, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i4 0

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="128">
<![CDATA[
entry:132 %npub_u8 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="128">
<![CDATA[
entry:133 %npub_u8_1 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_1"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="128">
<![CDATA[
entry:134 %npub_u8_2 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_2"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="128">
<![CDATA[
entry:135 %npub_u8_3 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_3"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="128">
<![CDATA[
entry:136 %npub_u8_4 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_4"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="128">
<![CDATA[
entry:137 %npub_u8_5 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_5"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="128">
<![CDATA[
entry:138 %npub_u8_6 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_6"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="128">
<![CDATA[
entry:139 %npub_u8_7 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_7"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="128">
<![CDATA[
entry:140 %npub_u8_8 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_8"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="128">
<![CDATA[
entry:141 %npub_u8_9 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_9"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="128">
<![CDATA[
entry:142 %npub_u8_10 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_10"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="128">
<![CDATA[
entry:143 %npub_u8_11 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_11"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="128">
<![CDATA[
entry:144 %npub_u8_12 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_12"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="128">
<![CDATA[
entry:145 %npub_u8_13 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_13"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="128">
<![CDATA[
entry:146 %npub_u8_14 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_14"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="128">
<![CDATA[
entry:147 %npub_u8_15 = extractvalue i128 %call_ret46

]]></Node>
<StgValue><ssdm name="npub_u8_15"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="4">
<![CDATA[
entry:148 %call_ret47 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_4_read_1, i8 %npub_u8, i8 %npub_u8_1, i8 %npub_u8_2, i8 %npub_u8_3, i8 %npub_u8_4, i8 %npub_u8_5, i8 %npub_u8_6, i8 %npub_u8_7, i8 %npub_u8_8, i8 %npub_u8_9, i8 %npub_u8_10, i8 %npub_u8_11, i8 %npub_u8_12, i8 %npub_u8_13, i8 %npub_u8_14, i8 %npub_u8_15, i4 8

]]></Node>
<StgValue><ssdm name="call_ret47"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="128">
<![CDATA[
entry:149 %npub_u8_16 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_16"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="128">
<![CDATA[
entry:150 %npub_u8_17 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_17"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="128">
<![CDATA[
entry:151 %npub_u8_18 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_18"/></StgValue>
</operation>

<operation id="212" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="128">
<![CDATA[
entry:152 %npub_u8_19 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_19"/></StgValue>
</operation>

<operation id="213" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="128">
<![CDATA[
entry:153 %npub_u8_20 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_20"/></StgValue>
</operation>

<operation id="214" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="128">
<![CDATA[
entry:154 %npub_u8_21 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_21"/></StgValue>
</operation>

<operation id="215" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="128">
<![CDATA[
entry:155 %npub_u8_22 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_22"/></StgValue>
</operation>

<operation id="216" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="128">
<![CDATA[
entry:156 %npub_u8_23 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_23"/></StgValue>
</operation>

<operation id="217" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="128">
<![CDATA[
entry:157 %npub_u8_24 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_24"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="128">
<![CDATA[
entry:158 %npub_u8_25 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_25"/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="128">
<![CDATA[
entry:159 %npub_u8_26 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_26"/></StgValue>
</operation>

<operation id="220" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="128">
<![CDATA[
entry:160 %npub_u8_27 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_27"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="128">
<![CDATA[
entry:161 %npub_u8_28 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_28"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="128">
<![CDATA[
entry:162 %npub_u8_29 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_29"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="128">
<![CDATA[
entry:163 %npub_u8_30 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_30"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="128">
<![CDATA[
entry:164 %npub_u8_31 = extractvalue i128 %call_ret47

]]></Node>
<StgValue><ssdm name="npub_u8_31"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:170 %gmem_addr_5_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read_1"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="4">
<![CDATA[
entry:171 %call_ret48 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_5_read, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i4 0

]]></Node>
<StgValue><ssdm name="call_ret48"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="128">
<![CDATA[
entry:172 %k_u8 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="128">
<![CDATA[
entry:173 %k_u8_1 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_1"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="128">
<![CDATA[
entry:174 %k_u8_2 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_2"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="128">
<![CDATA[
entry:175 %k_u8_3 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_3"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="128">
<![CDATA[
entry:176 %k_u8_4 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_4"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="128">
<![CDATA[
entry:177 %k_u8_5 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_5"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="128">
<![CDATA[
entry:178 %k_u8_6 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_6"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="128">
<![CDATA[
entry:179 %k_u8_7 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_7"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="128">
<![CDATA[
entry:180 %k_u8_8 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_8"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="128">
<![CDATA[
entry:181 %k_u8_9 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_9"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="128">
<![CDATA[
entry:182 %k_u8_10 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_10"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="128">
<![CDATA[
entry:183 %k_u8_11 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_11"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="128">
<![CDATA[
entry:184 %k_u8_12 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_12"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="128">
<![CDATA[
entry:185 %k_u8_13 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_13"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="128">
<![CDATA[
entry:186 %k_u8_14 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_14"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="128">
<![CDATA[
entry:187 %k_u8_15 = extractvalue i128 %call_ret48

]]></Node>
<StgValue><ssdm name="k_u8_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="243" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="4">
<![CDATA[
entry:188 %call_ret = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_5_read_1, i8 %k_u8, i8 %k_u8_1, i8 %k_u8_2, i8 %k_u8_3, i8 %k_u8_4, i8 %k_u8_5, i8 %k_u8_6, i8 %k_u8_7, i8 %k_u8_8, i8 %k_u8_9, i8 %k_u8_10, i8 %k_u8_11, i8 %k_u8_12, i8 %k_u8_13, i8 %k_u8_14, i8 %k_u8_15, i4 8

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="128">
<![CDATA[
entry:189 %k_u8_16 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_16"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="128">
<![CDATA[
entry:190 %k_u8_17 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_17"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="128">
<![CDATA[
entry:191 %k_u8_18 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_18"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="128">
<![CDATA[
entry:192 %k_u8_19 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_19"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="128">
<![CDATA[
entry:193 %k_u8_20 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_20"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="128">
<![CDATA[
entry:194 %k_u8_21 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_21"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="128">
<![CDATA[
entry:195 %k_u8_22 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_22"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="128">
<![CDATA[
entry:196 %k_u8_23 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_23"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="128">
<![CDATA[
entry:197 %k_u8_24 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_24"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="128">
<![CDATA[
entry:198 %k_u8_25 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_25"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="128">
<![CDATA[
entry:199 %k_u8_26 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_26"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="128">
<![CDATA[
entry:200 %k_u8_27 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_27"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="128">
<![CDATA[
entry:201 %k_u8_28 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_28"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="128">
<![CDATA[
entry:202 %k_u8_29 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_29"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="128">
<![CDATA[
entry:203 %k_u8_30 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_30"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="128">
<![CDATA[
entry:204 %k_u8_31 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="k_u8_31"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="0" op_70_bw="0">
<![CDATA[
entry:205 %call_ln145 = call void @crypto_aead_encrypt, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i8 %m_u8_16, i8 %m_u8_17, i8 %m_u8_18, i8 %m_u8_19, i8 %m_u8_20, i8 %m_u8_21, i8 %m_u8_22, i8 %m_u8_23, i8 %m_u8_24, i8 %m_u8_25, i8 %m_u8_26, i8 %m_u8_27, i8 %m_u8_28, i8 %m_u8_29, i8 %m_u8_30, i8 %m_u8_31, i8 %ad_u8_16, i8 %ad_u8_17, i8 %ad_u8_18, i8 %ad_u8_19, i8 %ad_u8_20, i8 %ad_u8_21, i8 %ad_u8_22, i8 %ad_u8_23, i8 %ad_u8_24, i8 %ad_u8_25, i8 %ad_u8_26, i8 %ad_u8_27, i8 %ad_u8_28, i8 %ad_u8_29, i8 %ad_u8_30, i8 %ad_u8_31, i8 %npub_u8_16, i8 %npub_u8_17, i8 %npub_u8_18, i8 %npub_u8_19, i8 %npub_u8_20, i8 %npub_u8_21, i8 %npub_u8_22, i8 %npub_u8_23, i8 %npub_u8_24, i8 %npub_u8_25, i8 %npub_u8_26, i8 %npub_u8_27, i8 %npub_u8_28, i8 %npub_u8_29, i8 %npub_u8_30, i8 %npub_u8_31, i8 %k_u8_16, i8 %k_u8_17, i8 %k_u8_18, i8 %k_u8_19, i8 %k_u8_20, i8 %k_u8_21, i8 %k_u8_22, i8 %k_u8_23, i8 %k_u8_24, i8 %k_u8_25, i8 %k_u8_26, i8 %k_u8_27, i8 %k_u8_28, i8 %k_u8_29, i8 %k_u8_30, i8 %k_u8_31

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln93 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14

]]></Node>
<StgValue><ssdm name="spectopmodule_ln93"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ad, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ad, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nsec, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nsec, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %npub, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %npub, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="0" op_70_bw="0">
<![CDATA[
entry:205 %call_ln145 = call void @crypto_aead_encrypt, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i8 %m_u8_16, i8 %m_u8_17, i8 %m_u8_18, i8 %m_u8_19, i8 %m_u8_20, i8 %m_u8_21, i8 %m_u8_22, i8 %m_u8_23, i8 %m_u8_24, i8 %m_u8_25, i8 %m_u8_26, i8 %m_u8_27, i8 %m_u8_28, i8 %m_u8_29, i8 %m_u8_30, i8 %m_u8_31, i8 %ad_u8_16, i8 %ad_u8_17, i8 %ad_u8_18, i8 %ad_u8_19, i8 %ad_u8_20, i8 %ad_u8_21, i8 %ad_u8_22, i8 %ad_u8_23, i8 %ad_u8_24, i8 %ad_u8_25, i8 %ad_u8_26, i8 %ad_u8_27, i8 %ad_u8_28, i8 %ad_u8_29, i8 %ad_u8_30, i8 %ad_u8_31, i8 %npub_u8_16, i8 %npub_u8_17, i8 %npub_u8_18, i8 %npub_u8_19, i8 %npub_u8_20, i8 %npub_u8_21, i8 %npub_u8_22, i8 %npub_u8_23, i8 %npub_u8_24, i8 %npub_u8_25, i8 %npub_u8_26, i8 %npub_u8_27, i8 %npub_u8_28, i8 %npub_u8_29, i8 %npub_u8_30, i8 %npub_u8_31, i8 %k_u8_16, i8 %k_u8_17, i8 %k_u8_18, i8 %k_u8_19, i8 %k_u8_20, i8 %k_u8_21, i8 %k_u8_22, i8 %k_u8_23, i8 %k_u8_24, i8 %k_u8_25, i8 %k_u8_26, i8 %k_u8_27, i8 %k_u8_28, i8 %k_u8_29, i8 %k_u8_30, i8 %k_u8_31

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32">
<![CDATA[
entry:206 %ret_ln147 = ret i32 32

]]></Node>
<StgValue><ssdm name="ret_ln147"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
