static T_1 F_1 ( int V_1 )\r\n{\r\nreturn V_2 [ V_1 ] ;\r\n}\r\nstatic inline bool F_2 ( struct V_3 * V_4 )\r\n{\r\nif ( F_3 ( V_4 ) )\r\nreturn true ;\r\nif ( V_5 . V_6 . V_7 && V_4 -> V_8 . V_9 > 1 &&\r\nV_5 . V_6 . V_10 < 2 )\r\nreturn true ;\r\nreturn false ;\r\n}\r\nstatic void F_4 ( void )\r\n{\r\nstruct V_11 * V_12 = & F_5 ( V_11 ) ;\r\nF_6 ( V_13 , 0 ) ;\r\nif ( F_7 ( V_14 , V_12 -> V_15 ) )\r\nF_8 () ;\r\nF_9 () ;\r\nF_10 () ;\r\n}\r\nstatic void F_11 ( int V_16 )\r\n{\r\nstruct V_11 * V_12 = & F_5 ( V_11 ) ;\r\nF_12 () ;\r\nF_13 () ;\r\nF_6 ( V_13 ,\r\nV_5 . V_17 & ~ V_12 -> V_18 ) ;\r\nif ( F_7 ( V_14 , V_12 -> V_15 ) ) {\r\nstruct V_3 * V_4 =\r\nV_12 -> V_19 [ V_14 ] ;\r\nif ( F_14 ( ! V_4 ) )\r\nreturn;\r\nF_15 ( V_4 -> V_20 . V_21 ) ;\r\n}\r\n}\r\nstatic void F_16 ( void )\r\n{\r\nstruct V_11 * V_12 = & F_5 ( V_11 ) ;\r\nstatic const unsigned long V_22 [ 4 ] = {\r\n0x4300B5 ,\r\n0x4300D2 ,\r\n0x4300B1 ,\r\n0x4300B1\r\n} ;\r\nstruct V_3 * V_4 ;\r\nint V_23 ;\r\nfor ( V_23 = 0 ; V_23 < 4 ; V_23 ++ ) {\r\nV_4 = V_12 -> V_19 [ V_23 ] ;\r\nif ( V_4 )\r\nF_17 ( V_4 ) ;\r\n}\r\nfor ( V_23 = 0 ; V_23 < 4 ; V_23 ++ ) {\r\nF_6 ( V_24 + V_23 , V_22 [ V_23 ] ) ;\r\nF_6 ( V_25 + V_23 , 0x0 ) ;\r\n}\r\nF_6 ( V_13 , 0xf ) ;\r\nF_6 ( V_13 , 0x0 ) ;\r\nfor ( V_23 = 0 ; V_23 < 4 ; V_23 ++ ) {\r\nV_4 = V_12 -> V_19 [ V_23 ] ;\r\nif ( V_4 ) {\r\nF_18 ( V_4 ) ;\r\nF_19 ( & V_4 -> V_20 ,\r\nV_26 ) ;\r\n} else\r\nF_6 ( V_24 + V_23 , 0x0 ) ;\r\n}\r\n}\r\nstatic void F_20 ( int V_16 )\r\n{\r\nif ( V_16 )\r\nF_16 () ;\r\nF_11 ( V_16 ) ;\r\n}\r\nstatic inline T_1 F_21 ( void )\r\n{\r\nT_1 V_27 ;\r\nF_22 ( V_28 , V_27 ) ;\r\nreturn V_27 ;\r\n}\r\nstatic inline void F_23 ( T_1 V_29 )\r\n{\r\nF_6 ( V_30 , V_29 ) ;\r\n}\r\nstatic void F_24 ( struct V_31 * V_32 )\r\n{\r\nint V_33 = V_32 -> V_33 - V_34 ;\r\nT_1 V_35 , V_36 ;\r\nV_36 = 0xfULL << ( V_33 * 4 ) ;\r\nF_22 ( V_32 -> V_37 , V_35 ) ;\r\nV_35 &= ~ V_36 ;\r\nF_6 ( V_32 -> V_37 , V_35 ) ;\r\n}\r\nstatic inline bool F_25 ( struct V_3 * V_4 )\r\n{\r\nreturn ( V_4 -> V_20 . V_21 & V_38 ) != 0 ;\r\n}\r\nstatic void F_26 ( struct V_3 * V_4 )\r\n{\r\nstruct V_31 * V_32 = & V_4 -> V_20 ;\r\nstruct V_11 * V_12 = & F_5 ( V_11 ) ;\r\nif ( F_27 ( V_32 -> V_33 == V_14 ) ) {\r\nF_8 () ;\r\nF_28 () ;\r\nreturn;\r\n}\r\nV_12 -> V_18 &= ~ ( 1ull << V_32 -> V_33 ) ;\r\nV_12 -> V_39 &= ~ ( 1ull << V_32 -> V_33 ) ;\r\nV_12 -> V_40 &= ~ ( 1ull << V_32 -> V_33 ) ;\r\nif ( F_2 ( V_4 ) )\r\nF_29 ( V_4 ) ;\r\nif ( F_27 ( V_32 -> V_37 == V_41 ) ) {\r\nF_24 ( V_32 ) ;\r\nreturn;\r\n}\r\nF_30 ( V_4 ) ;\r\nif ( F_27 ( V_4 -> V_8 . V_9 ) )\r\nF_31 ( V_4 ) ;\r\n}\r\nstatic void F_32 ( struct V_31 * V_32 )\r\n{\r\nint V_33 = V_32 -> V_33 - V_34 ;\r\nT_1 V_35 , V_42 , V_36 ;\r\nV_42 = 0x8ULL ;\r\nif ( V_32 -> V_21 & V_43 )\r\nV_42 |= 0x2 ;\r\nif ( V_32 -> V_21 & V_44 )\r\nV_42 |= 0x1 ;\r\nif ( V_5 . V_45 > 2 && V_32 -> V_21 & V_46 )\r\nV_42 |= 0x4 ;\r\nV_42 <<= ( V_33 * 4 ) ;\r\nV_36 = 0xfULL << ( V_33 * 4 ) ;\r\nF_22 ( V_32 -> V_37 , V_35 ) ;\r\nV_35 &= ~ V_36 ;\r\nV_35 |= V_42 ;\r\nF_6 ( V_32 -> V_37 , V_35 ) ;\r\n}\r\nstatic void F_33 ( struct V_3 * V_4 )\r\n{\r\nstruct V_31 * V_32 = & V_4 -> V_20 ;\r\nstruct V_11 * V_12 = & F_5 ( V_11 ) ;\r\nif ( F_27 ( V_32 -> V_33 == V_14 ) ) {\r\nif ( ! F_34 ( V_11 . V_47 ) )\r\nreturn;\r\nF_15 ( V_32 -> V_21 ) ;\r\nreturn;\r\n}\r\nif ( F_2 ( V_4 ) )\r\nF_35 ( V_4 ) ;\r\nif ( V_4 -> V_8 . V_48 )\r\nV_12 -> V_18 |= ( 1ull << V_32 -> V_33 ) ;\r\nif ( V_4 -> V_8 . V_49 )\r\nV_12 -> V_39 |= ( 1ull << V_32 -> V_33 ) ;\r\nif ( F_27 ( F_25 ( V_4 ) ) )\r\nV_12 -> V_40 |= ( 1ull << V_32 -> V_33 ) ;\r\nif ( F_27 ( V_32 -> V_37 == V_41 ) ) {\r\nF_32 ( V_32 ) ;\r\nreturn;\r\n}\r\nif ( F_27 ( V_4 -> V_8 . V_9 ) )\r\nF_36 ( V_4 ) ;\r\nF_19 ( V_32 , V_26 ) ;\r\n}\r\nint F_37 ( struct V_3 * V_4 )\r\n{\r\nF_17 ( V_4 ) ;\r\nif ( F_27 ( F_25 ( V_4 ) ) ) {\r\nF_6 ( V_4 -> V_20 . V_50 , 0 ) ;\r\nF_38 ( & V_4 -> V_20 . V_51 , 0 ) ;\r\n}\r\nreturn F_18 ( V_4 ) ;\r\n}\r\nstatic void F_39 ( void )\r\n{\r\nstruct V_52 * V_53 = F_34 ( V_11 . V_53 ) ;\r\nunsigned long V_54 ;\r\nint V_33 ;\r\nif ( ! V_5 . V_55 )\r\nreturn;\r\nF_40 ( V_54 ) ;\r\nF_41 ( L_1 , F_42 () ) ;\r\nfor ( V_33 = 0 ; V_33 < V_5 . V_55 ; V_33 ++ ) {\r\nF_43 ( F_44 ( V_33 ) , 0ull ) ;\r\nF_43 ( F_45 ( V_33 ) , 0ull ) ;\r\n}\r\nfor ( V_33 = 0 ; V_33 < V_5 . V_56 ; V_33 ++ )\r\nF_43 ( V_57 + V_33 , 0ull ) ;\r\nif ( V_53 )\r\nV_53 -> V_58 = V_53 -> V_59 ;\r\nF_46 ( V_54 ) ;\r\n}\r\nstatic int F_47 ( struct V_60 * V_61 )\r\n{\r\nstruct V_62 V_63 ;\r\nstruct V_11 * V_12 ;\r\nint V_64 , V_65 ;\r\nT_1 V_27 ;\r\nint V_66 ;\r\nV_12 = & F_5 ( V_11 ) ;\r\nif ( ! V_5 . V_67 )\r\nF_48 ( V_68 , V_69 ) ;\r\nF_4 () ;\r\nV_66 = F_28 () ;\r\nV_27 = F_21 () ;\r\nif ( ! V_27 )\r\ngoto V_70;\r\nV_65 = 0 ;\r\nV_71:\r\nF_23 ( V_27 ) ;\r\nif ( ++ V_65 > 100 ) {\r\nstatic bool V_72 = false ;\r\nif ( ! V_72 ) {\r\nF_49 ( 1 , L_2 ) ;\r\nF_50 () ;\r\nV_72 = true ;\r\n}\r\nF_39 () ;\r\ngoto V_70;\r\n}\r\nF_51 ( V_73 ) ;\r\nF_52 () ;\r\nif ( F_53 ( 63 , ( unsigned long * ) & V_27 ) ) {\r\nif ( ! V_27 )\r\ngoto V_70;\r\n}\r\nif ( F_53 ( 62 , ( unsigned long * ) & V_27 ) ) {\r\nV_66 ++ ;\r\nV_5 . V_74 ( V_61 ) ;\r\n}\r\nV_27 |= V_12 -> V_40 ;\r\nF_54 (bit, (unsigned long *)&status, X86_PMC_IDX_MAX) {\r\nstruct V_3 * V_4 = V_12 -> V_19 [ V_64 ] ;\r\nV_66 ++ ;\r\nif ( ! F_7 ( V_64 , V_12 -> V_15 ) )\r\ncontinue;\r\nif ( ! F_37 ( V_4 ) )\r\ncontinue;\r\nF_55 ( & V_63 , 0 , V_4 -> V_20 . V_75 ) ;\r\nif ( F_3 ( V_4 ) )\r\nV_63 . V_76 = & V_12 -> V_77 ;\r\nif ( F_56 ( V_4 , & V_63 , V_61 ) )\r\nF_57 ( V_4 , 0 ) ;\r\n}\r\nV_27 = F_21 () ;\r\nif ( V_27 )\r\ngoto V_71;\r\nV_70:\r\nF_11 ( 0 ) ;\r\nif ( V_5 . V_67 )\r\nF_48 ( V_68 , V_69 ) ;\r\nreturn V_66 ;\r\n}\r\nstatic struct V_78 *\r\nF_58 ( struct V_3 * V_4 )\r\n{\r\nstruct V_31 * V_32 = & V_4 -> V_20 ;\r\nunsigned int V_1 , V_79 ;\r\nif ( V_4 -> V_8 . V_80 )\r\nreturn NULL ;\r\nV_1 = V_32 -> V_21 & V_81 ;\r\nV_79 = V_5 . V_82 ( V_83 ) ;\r\nif ( F_27 ( V_1 == V_79 && V_32 -> V_84 == 1 ) )\r\nreturn & V_85 ;\r\nreturn NULL ;\r\n}\r\nstatic int F_59 ( int V_33 )\r\n{\r\nif ( ! ( V_5 . V_86 & V_87 ) )\r\nreturn V_33 ;\r\nif ( V_33 == V_88 )\r\nreturn V_89 ;\r\nif ( V_33 == V_89 )\r\nreturn V_88 ;\r\nreturn V_33 ;\r\n}\r\nstatic void F_60 ( struct V_3 * V_4 , int V_33 )\r\n{\r\nV_4 -> V_20 . V_90 . V_33 = V_33 ;\r\nif ( V_33 == V_88 ) {\r\nV_4 -> V_20 . V_21 &= ~ V_81 ;\r\nV_4 -> V_20 . V_21 |= V_5 . V_91 [ V_88 ] . V_4 ;\r\nV_4 -> V_20 . V_90 . V_92 = V_93 ;\r\n} else if ( V_33 == V_89 ) {\r\nV_4 -> V_20 . V_21 &= ~ V_81 ;\r\nV_4 -> V_20 . V_21 |= V_5 . V_91 [ V_89 ] . V_4 ;\r\nV_4 -> V_20 . V_90 . V_92 = V_94 ;\r\n}\r\n}\r\nstatic struct V_78 *\r\nF_61 ( struct V_11 * V_12 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_95 * V_92 )\r\n{\r\nstruct V_78 * V_96 = & V_97 ;\r\nstruct V_98 * V_99 ;\r\nunsigned long V_54 ;\r\nint V_33 = V_92 -> V_33 ;\r\nif ( V_92 -> V_100 && ! V_12 -> V_101 )\r\nreturn NULL ;\r\nV_71:\r\nV_99 = & V_12 -> V_102 -> V_61 [ V_33 ] ;\r\nF_62 ( & V_99 -> V_103 , V_54 ) ;\r\nif ( ! F_63 ( & V_99 -> V_104 ) || V_99 -> V_21 == V_92 -> V_21 ) {\r\nif ( ! V_12 -> V_101 ) {\r\nif ( V_33 != V_92 -> V_33 )\r\nF_60 ( V_4 , V_33 ) ;\r\nV_92 -> V_100 = 1 ;\r\n}\r\nV_99 -> V_21 = V_92 -> V_21 ;\r\nV_99 -> V_92 = V_92 -> V_92 ;\r\nF_64 ( & V_99 -> V_104 ) ;\r\nV_96 = NULL ;\r\n} else {\r\nV_33 = F_59 ( V_33 ) ;\r\nif ( V_33 != V_92 -> V_33 ) {\r\nF_65 ( & V_99 -> V_103 , V_54 ) ;\r\ngoto V_71;\r\n}\r\n}\r\nF_65 ( & V_99 -> V_103 , V_54 ) ;\r\nreturn V_96 ;\r\n}\r\nstatic void\r\nF_66 ( struct V_11 * V_12 ,\r\nstruct V_95 * V_92 )\r\n{\r\nstruct V_98 * V_99 ;\r\nif ( ! V_92 -> V_100 || V_12 -> V_101 )\r\nreturn;\r\nV_99 = & V_12 -> V_102 -> V_61 [ V_92 -> V_33 ] ;\r\nF_67 ( & V_99 -> V_104 ) ;\r\nV_92 -> V_100 = 0 ;\r\n}\r\nstatic struct V_78 *\r\nF_68 ( struct V_11 * V_12 ,\r\nstruct V_3 * V_4 )\r\n{\r\nstruct V_78 * V_96 = NULL , * V_105 ;\r\nstruct V_95 * V_106 , * V_107 ;\r\nV_106 = & V_4 -> V_20 . V_90 ;\r\nif ( V_106 -> V_33 != V_108 ) {\r\nV_96 = F_61 ( V_12 , V_4 , V_106 ) ;\r\nif ( V_96 == & V_97 )\r\nreturn V_96 ;\r\n}\r\nV_107 = & V_4 -> V_20 . V_109 ;\r\nif ( V_107 -> V_33 != V_108 ) {\r\nV_105 = F_61 ( V_12 , V_4 , V_107 ) ;\r\nif ( V_105 == & V_97 ) {\r\nF_66 ( V_12 , V_106 ) ;\r\nV_96 = V_105 ;\r\n}\r\n}\r\nreturn V_96 ;\r\n}\r\nstruct V_78 *\r\nF_69 ( struct V_11 * V_12 , struct V_3 * V_4 )\r\n{\r\nstruct V_78 * V_96 ;\r\nif ( V_5 . V_110 ) {\r\nF_70 (c, x86_pmu.event_constraints) {\r\nif ( ( V_4 -> V_20 . V_21 & V_96 -> V_111 ) == V_96 -> V_112 ) {\r\nV_4 -> V_20 . V_54 |= V_96 -> V_54 ;\r\nreturn V_96 ;\r\n}\r\n}\r\n}\r\nreturn & V_113 ;\r\n}\r\nstatic struct V_78 *\r\nF_71 ( struct V_11 * V_12 , struct V_3 * V_4 )\r\n{\r\nstruct V_78 * V_96 ;\r\nV_96 = F_58 ( V_4 ) ;\r\nif ( V_96 )\r\nreturn V_96 ;\r\nV_96 = F_72 ( V_4 ) ;\r\nif ( V_96 )\r\nreturn V_96 ;\r\nV_96 = F_68 ( V_12 , V_4 ) ;\r\nif ( V_96 )\r\nreturn V_96 ;\r\nreturn F_69 ( V_12 , V_4 ) ;\r\n}\r\nstatic void\r\nF_73 ( struct V_11 * V_12 ,\r\nstruct V_3 * V_4 )\r\n{\r\nstruct V_95 * V_92 ;\r\nV_92 = & V_4 -> V_20 . V_90 ;\r\nif ( V_92 -> V_33 != V_108 )\r\nF_66 ( V_12 , V_92 ) ;\r\nV_92 = & V_4 -> V_20 . V_109 ;\r\nif ( V_92 -> V_33 != V_108 )\r\nF_66 ( V_12 , V_92 ) ;\r\n}\r\nstatic void F_74 ( struct V_11 * V_12 ,\r\nstruct V_3 * V_4 )\r\n{\r\nF_73 ( V_12 , V_4 ) ;\r\n}\r\nstatic void F_75 ( struct V_3 * V_4 )\r\n{\r\nif ( ( V_4 -> V_20 . V_21 & V_114 ) == 0x003c ) {\r\nT_1 V_115 = F_76 ( . V_4 = 0xc0 , . V_116 = 1 , . V_111 = 16 ) ;\r\nV_115 |= ( V_4 -> V_20 . V_21 & ~ V_114 ) ;\r\nV_4 -> V_20 . V_21 = V_115 ;\r\n}\r\n}\r\nstatic void F_77 ( struct V_3 * V_4 )\r\n{\r\nif ( ( V_4 -> V_20 . V_21 & V_114 ) == 0x003c ) {\r\nT_1 V_115 = F_76 ( . V_4 = 0xc2 , . V_117 = 0x01 , . V_116 = 1 , . V_111 = 16 ) ;\r\nV_115 |= ( V_4 -> V_20 . V_21 & ~ V_114 ) ;\r\nV_4 -> V_20 . V_21 = V_115 ;\r\n}\r\n}\r\nstatic int F_78 ( struct V_3 * V_4 )\r\n{\r\nint V_118 = F_79 ( V_4 ) ;\r\nif ( V_118 )\r\nreturn V_118 ;\r\nif ( V_4 -> V_8 . V_9 && V_5 . V_119 )\r\nV_5 . V_119 ( V_4 ) ;\r\nif ( F_2 ( V_4 ) ) {\r\nV_118 = F_80 ( V_4 ) ;\r\nif ( V_118 )\r\nreturn V_118 ;\r\n}\r\nif ( V_4 -> V_8 . type != V_120 )\r\nreturn 0 ;\r\nif ( ! ( V_4 -> V_8 . V_21 & V_46 ) )\r\nreturn 0 ;\r\nif ( V_5 . V_45 < 3 )\r\nreturn - V_121 ;\r\nif ( F_81 () && ! F_82 ( V_122 ) )\r\nreturn - V_123 ;\r\nV_4 -> V_20 . V_21 |= V_46 ;\r\nreturn 0 ;\r\n}\r\nstruct V_124 * F_83 ( int * V_125 )\r\n{\r\nif ( V_5 . V_126 )\r\nreturn V_5 . V_126 ( V_125 ) ;\r\n* V_125 = 0 ;\r\nreturn NULL ;\r\n}\r\nstatic struct V_124 * F_84 ( int * V_125 )\r\n{\r\nstruct V_11 * V_12 = & F_5 ( V_11 ) ;\r\nstruct V_124 * V_127 = V_12 -> V_128 ;\r\nV_127 [ 0 ] . V_129 = V_13 ;\r\nV_127 [ 0 ] . V_130 = V_5 . V_17 & ~ V_12 -> V_18 ;\r\nV_127 [ 0 ] . V_131 = V_5 . V_17 & ~ V_12 -> V_39 ;\r\nV_127 [ 1 ] . V_129 = V_132 ;\r\nV_127 [ 1 ] . V_130 = V_12 -> V_133 ;\r\nV_127 [ 1 ] . V_131 = 0 ;\r\n* V_125 = 2 ;\r\nreturn V_127 ;\r\n}\r\nstatic struct V_124 * F_85 ( int * V_125 )\r\n{\r\nstruct V_11 * V_12 = & F_5 ( V_11 ) ;\r\nstruct V_124 * V_127 = V_12 -> V_128 ;\r\nint V_33 ;\r\nfor ( V_33 = 0 ; V_33 < V_5 . V_55 ; V_33 ++ ) {\r\nstruct V_3 * V_4 = V_12 -> V_19 [ V_33 ] ;\r\nV_127 [ V_33 ] . V_129 = F_44 ( V_33 ) ;\r\nV_127 [ V_33 ] . V_130 = V_127 [ V_33 ] . V_131 = 0 ;\r\nif ( ! F_7 ( V_33 , V_12 -> V_15 ) )\r\ncontinue;\r\nV_127 [ V_33 ] . V_130 = V_127 [ V_33 ] . V_131 =\r\nV_4 -> V_20 . V_21 | V_26 ;\r\nif ( V_4 -> V_8 . V_48 )\r\nV_127 [ V_33 ] . V_130 &= ~ V_26 ;\r\nelse if ( V_4 -> V_8 . V_49 )\r\nV_127 [ V_33 ] . V_131 &= ~ V_26 ;\r\n}\r\n* V_125 = V_5 . V_55 ;\r\nreturn V_127 ;\r\n}\r\nstatic void F_86 ( struct V_3 * V_4 )\r\n{\r\nif ( ! V_4 -> V_8 . V_48 )\r\nF_87 ( V_4 ) ;\r\n}\r\nstatic void F_88 ( int V_16 )\r\n{\r\nstruct V_11 * V_12 = & F_5 ( V_11 ) ;\r\nint V_33 ;\r\nfor ( V_33 = 0 ; V_33 < V_5 . V_55 ; V_33 ++ ) {\r\nstruct V_31 * V_32 = & V_12 -> V_19 [ V_33 ] -> V_20 ;\r\nif ( ! F_7 ( V_33 , V_12 -> V_15 ) ||\r\nV_12 -> V_19 [ V_33 ] -> V_8 . V_48 )\r\ncontinue;\r\nF_19 ( V_32 , V_26 ) ;\r\n}\r\n}\r\nstatic int F_89 ( struct V_3 * V_4 )\r\n{\r\nint V_118 = F_78 ( V_4 ) ;\r\nif ( V_118 )\r\nreturn V_118 ;\r\nif ( ! F_90 ( V_134 ) && ! F_90 ( V_135 ) )\r\nreturn 0 ;\r\nV_4 -> V_20 . V_21 |= V_4 -> V_8 . V_21 & ( V_136 | V_38 ) ;\r\nif ( ( V_4 -> V_20 . V_21 & ( V_136 | V_38 ) ) &&\r\n( ( V_4 -> V_20 . V_21 & V_46 ) ||\r\nV_4 -> V_8 . V_9 > 0 ) )\r\nreturn - V_137 ;\r\nif ( F_25 ( V_4 ) ) {\r\nif ( V_4 -> V_8 . V_84 > 0 &&\r\nV_4 -> V_8 . V_84 < 0x7fffffff )\r\nreturn - V_137 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic struct V_78 *\r\nF_91 ( struct V_11 * V_12 , struct V_3 * V_4 )\r\n{\r\nstruct V_78 * V_96 = F_71 ( V_12 , V_4 ) ;\r\nif ( V_4 -> V_20 . V_21 & V_38 ) {\r\nif ( V_96 -> V_138 & ( 1U << 2 ) )\r\nreturn & V_139 ;\r\nreturn & V_97 ;\r\n}\r\nreturn V_96 ;\r\n}\r\nT_2 F_92 ( char * V_140 , T_1 V_21 )\r\n{\r\nT_1 V_4 = ( V_21 & V_141 ) ;\r\nreturn F_93 ( V_140 , V_21 , V_4 ) ;\r\n}\r\nstruct V_142 * F_94 ( int V_143 )\r\n{\r\nstruct V_142 * V_61 ;\r\nint V_23 ;\r\nV_61 = F_95 ( sizeof( struct V_142 ) ,\r\nV_144 , F_96 ( V_143 ) ) ;\r\nif ( V_61 ) {\r\nfor ( V_23 = 0 ; V_23 < V_145 ; V_23 ++ )\r\nF_97 ( & V_61 -> V_61 [ V_23 ] . V_103 ) ;\r\nV_61 -> V_146 = - 1 ;\r\n}\r\nreturn V_61 ;\r\n}\r\nstatic int F_98 ( int V_143 )\r\n{\r\nstruct V_11 * V_12 = & F_99 ( V_11 , V_143 ) ;\r\nif ( ! ( V_5 . V_91 || V_5 . V_147 ) )\r\nreturn V_148 ;\r\nV_12 -> V_102 = F_94 ( V_143 ) ;\r\nif ( ! V_12 -> V_102 )\r\nreturn V_149 ;\r\nreturn V_148 ;\r\n}\r\nstatic void F_100 ( int V_143 )\r\n{\r\nstruct V_11 * V_12 = & F_99 ( V_11 , V_143 ) ;\r\nint V_146 = F_101 ( V_143 ) ;\r\nint V_23 ;\r\nF_102 ( V_143 ) ;\r\nF_103 () ;\r\nV_12 -> V_150 = NULL ;\r\nif ( ! V_12 -> V_102 )\r\nreturn;\r\nif ( ! ( V_5 . V_86 & V_151 ) ) {\r\nF_104 (i, topology_thread_cpumask(cpu)) {\r\nstruct V_142 * V_152 ;\r\nV_152 = F_99 ( V_11 , V_23 ) . V_102 ;\r\nif ( V_152 && V_152 -> V_146 == V_146 ) {\r\nV_12 -> V_153 = V_12 -> V_102 ;\r\nV_12 -> V_102 = V_152 ;\r\nbreak;\r\n}\r\n}\r\nV_12 -> V_102 -> V_146 = V_146 ;\r\nV_12 -> V_102 -> V_154 ++ ;\r\n}\r\nif ( V_5 . V_147 )\r\nV_12 -> V_150 = & V_12 -> V_102 -> V_61 [ V_155 ] ;\r\n}\r\nstatic void F_105 ( int V_143 )\r\n{\r\nstruct V_11 * V_12 = & F_99 ( V_11 , V_143 ) ;\r\nstruct V_142 * V_152 ;\r\nV_152 = V_12 -> V_102 ;\r\nif ( V_152 ) {\r\nif ( V_152 -> V_146 == - 1 || -- V_152 -> V_154 == 0 )\r\nF_106 ( V_152 ) ;\r\nV_12 -> V_102 = NULL ;\r\n}\r\nF_107 ( V_143 ) ;\r\n}\r\nstatic void F_108 ( void )\r\n{\r\nif ( V_5 . V_156 )\r\nF_103 () ;\r\n}\r\nstatic T_3 void F_109 ( void )\r\n{\r\nF_110 ( L_3 ) ;\r\nV_5 . V_157 = 0 ;\r\nV_5 . V_158 = NULL ;\r\n}\r\nstatic int F_111 ( int V_143 )\r\n{\r\nT_4 V_159 = V_160 ;\r\nswitch ( F_112 ( V_143 ) . V_161 ) {\r\ncase 42 :\r\nV_159 = 0x28 ;\r\nbreak;\r\ncase 45 :\r\nswitch ( F_112 ( V_143 ) . V_162 ) {\r\ncase 6 : V_159 = 0x618 ; break;\r\ncase 7 : V_159 = 0x70c ; break;\r\n}\r\n}\r\nreturn ( F_112 ( V_143 ) . V_163 < V_159 ) ;\r\n}\r\nstatic void F_113 ( void )\r\n{\r\nint V_164 = 0 ;\r\nint V_143 ;\r\nF_114 () ;\r\nF_115 (cpu) {\r\nif ( ( V_164 = F_111 ( V_143 ) ) )\r\nbreak;\r\n}\r\nF_116 () ;\r\nif ( V_164 == V_5 . V_164 )\r\nreturn;\r\nif ( V_5 . V_164 ) {\r\nF_41 ( L_4 ) ;\r\nV_5 . V_164 = 0 ;\r\n} else {\r\nF_41 ( L_5 ) ;\r\nV_5 . V_164 = 1 ;\r\n}\r\n}\r\nstatic bool F_117 ( unsigned long V_129 , T_1 V_36 )\r\n{\r\nT_1 V_165 , V_166 , V_167 ;\r\nif ( F_118 ( V_129 , & V_165 ) )\r\nreturn false ;\r\nV_167 = V_165 ^ V_36 ;\r\nif ( F_43 ( V_129 , V_167 ) ||\r\nF_118 ( V_129 , & V_166 ) )\r\nreturn false ;\r\nif ( V_166 != V_167 )\r\nreturn false ;\r\nF_6 ( V_129 , V_165 ) ;\r\nreturn true ;\r\n}\r\nstatic T_3 void F_119 ( void )\r\n{\r\nV_5 . V_168 = F_113 ;\r\nF_113 () ;\r\n}\r\nstatic T_3 void F_120 ( void )\r\n{\r\nint V_64 ;\r\nF_54 (bit, x86_pmu.events_mask, ARRAY_SIZE(intel_arch_events_map)) {\r\nV_2 [ V_169 [ V_64 ] . V_170 ] = 0 ;\r\nF_110 ( L_6 ,\r\nV_169 [ V_64 ] . V_171 ) ;\r\n}\r\n}\r\nstatic T_3 void F_121 ( void )\r\n{\r\nunion V_172 V_173 ;\r\nV_173 . V_174 = V_5 . V_175 ;\r\nif ( V_173 . V_176 . V_177 ) {\r\nV_2 [ V_178 ] = 0x7f89 ;\r\nV_173 . V_176 . V_177 = 0 ;\r\nV_5 . V_175 = V_173 . V_174 ;\r\nF_41 ( L_7 ) ;\r\n}\r\n}\r\nT_3 int F_122 ( void )\r\n{\r\nunion V_179 V_180 ;\r\nunion V_181 V_182 ;\r\nunion V_172 V_173 ;\r\nstruct V_78 * V_96 ;\r\nunsigned int V_183 ;\r\nstruct V_90 * V_184 ;\r\nint V_45 , V_23 ;\r\nif ( ! F_123 ( & V_185 , V_186 ) ) {\r\nswitch ( V_185 . V_187 ) {\r\ncase 0x6 :\r\nreturn F_124 () ;\r\ncase 0xb :\r\nreturn F_125 () ;\r\ncase 0xf :\r\nreturn F_126 () ;\r\n}\r\nreturn - V_188 ;\r\n}\r\nF_127 ( 10 , & V_182 . V_174 , & V_173 . V_174 , & V_183 , & V_180 . V_174 ) ;\r\nif ( V_182 . V_176 . V_189 < V_190 )\r\nreturn - V_188 ;\r\nV_45 = V_182 . V_176 . V_191 ;\r\nif ( V_45 < 2 )\r\nV_5 = V_192 ;\r\nelse\r\nV_5 = V_193 ;\r\nV_5 . V_45 = V_45 ;\r\nV_5 . V_55 = V_182 . V_176 . V_55 ;\r\nV_5 . V_194 = V_182 . V_176 . V_195 ;\r\nV_5 . V_196 = ( 1ULL << V_182 . V_176 . V_195 ) - 1 ;\r\nV_5 . V_175 = V_173 . V_174 ;\r\nV_5 . V_197 = V_182 . V_176 . V_189 ;\r\nV_5 . V_198 = F_128 ( unsigned , V_199 , V_5 . V_55 ) ;\r\nif ( V_45 > 1 )\r\nV_5 . V_56 = F_129 ( ( int ) V_180 . V_176 . V_56 , 3 ) ;\r\nif ( F_90 ( V_200 ) ) {\r\nT_1 V_201 ;\r\nF_22 ( V_202 , V_201 ) ;\r\nV_5 . V_6 . V_201 = V_201 ;\r\n}\r\nF_130 () ;\r\nF_131 ( F_120 ) ;\r\nswitch ( V_185 . V_161 ) {\r\ncase 14 :\r\nF_132 ( L_8 ) ;\r\nbreak;\r\ncase 15 :\r\nF_131 ( F_109 ) ;\r\ncase 22 :\r\ncase 23 :\r\ncase 29 :\r\nmemcpy ( V_203 , V_204 ,\r\nsizeof( V_203 ) ) ;\r\nF_133 () ;\r\nV_5 . V_110 = V_205 ;\r\nV_5 . V_158 = V_206 ;\r\nF_132 ( L_9 ) ;\r\nbreak;\r\ncase 26 :\r\ncase 30 :\r\ncase 46 :\r\nmemcpy ( V_203 , V_207 ,\r\nsizeof( V_203 ) ) ;\r\nmemcpy ( V_208 , V_209 ,\r\nsizeof( V_208 ) ) ;\r\nF_134 () ;\r\nV_5 . V_110 = V_210 ;\r\nV_5 . V_158 = V_211 ;\r\nV_5 . V_212 = F_20 ;\r\nV_5 . V_91 = V_213 ;\r\nV_5 . V_214 = V_215 ;\r\nV_2 [ V_216 ] =\r\nF_76 ( . V_4 = 0x0e , . V_117 = 0x01 , . V_116 = 1 , . V_111 = 1 ) ;\r\nV_2 [ V_217 ] =\r\nF_76 ( . V_4 = 0xb1 , . V_117 = 0x3f , . V_116 = 1 , . V_111 = 1 ) ;\r\nF_131 ( F_121 ) ;\r\nF_132 ( L_10 ) ;\r\nbreak;\r\ncase 28 :\r\ncase 38 :\r\ncase 39 :\r\ncase 53 :\r\ncase 54 :\r\nmemcpy ( V_203 , V_218 ,\r\nsizeof( V_203 ) ) ;\r\nF_135 () ;\r\nV_5 . V_110 = V_219 ;\r\nV_5 . V_158 = V_220 ;\r\nF_132 ( L_11 ) ;\r\nbreak;\r\ncase 55 :\r\ncase 77 :\r\nmemcpy ( V_203 , V_221 ,\r\nsizeof( V_203 ) ) ;\r\nmemcpy ( V_208 , V_222 ,\r\nsizeof( V_208 ) ) ;\r\nF_135 () ;\r\nV_5 . V_110 = V_223 ;\r\nV_5 . V_158 = V_224 ;\r\nV_5 . V_91 = V_225 ;\r\nV_5 . V_86 |= V_87 ;\r\nF_132 ( L_12 ) ;\r\nbreak;\r\ncase 37 :\r\ncase 44 :\r\ncase 47 :\r\nmemcpy ( V_203 , V_226 ,\r\nsizeof( V_203 ) ) ;\r\nmemcpy ( V_208 , V_209 ,\r\nsizeof( V_208 ) ) ;\r\nF_134 () ;\r\nV_5 . V_110 = V_227 ;\r\nV_5 . V_212 = F_20 ;\r\nV_5 . V_158 = V_228 ;\r\nV_5 . V_91 = V_229 ;\r\nV_5 . V_86 |= V_87 ;\r\nV_5 . V_214 = V_215 ;\r\nV_2 [ V_216 ] =\r\nF_76 ( . V_4 = 0x0e , . V_117 = 0x01 , . V_116 = 1 , . V_111 = 1 ) ;\r\nV_2 [ V_217 ] =\r\nF_76 ( . V_4 = 0xb1 , . V_117 = 0x3f , . V_116 = 1 , . V_111 = 1 ) ;\r\nF_132 ( L_13 ) ;\r\nbreak;\r\ncase 42 :\r\ncase 45 :\r\nF_131 ( F_119 ) ;\r\nmemcpy ( V_203 , V_230 ,\r\nsizeof( V_203 ) ) ;\r\nmemcpy ( V_208 , V_231 ,\r\nsizeof( V_208 ) ) ;\r\nF_136 () ;\r\nV_5 . V_110 = V_232 ;\r\nV_5 . V_158 = V_233 ;\r\nV_5 . V_119 = F_77 ;\r\nif ( V_185 . V_161 == 45 )\r\nV_5 . V_91 = V_234 ;\r\nelse\r\nV_5 . V_91 = V_235 ;\r\nV_5 . V_86 |= V_87 ;\r\nV_5 . V_86 |= V_151 ;\r\nV_5 . V_214 = V_236 ;\r\nV_2 [ V_216 ] =\r\nF_76 ( . V_4 = 0x0e , . V_117 = 0x01 , . V_116 = 1 , . V_111 = 1 ) ;\r\nV_2 [ V_217 ] =\r\nF_76 ( . V_4 = 0xb1 , . V_117 = 0x01 , . V_116 = 1 , . V_111 = 1 ) ;\r\nF_132 ( L_14 ) ;\r\nbreak;\r\ncase 58 :\r\ncase 62 :\r\nmemcpy ( V_203 , V_230 ,\r\nsizeof( V_203 ) ) ;\r\nV_203 [ F_137 ( V_237 ) ] [ F_137 ( V_238 ) ] [ F_137 ( V_239 ) ] = 0x8108 ;\r\nmemcpy ( V_208 , V_231 ,\r\nsizeof( V_208 ) ) ;\r\nF_136 () ;\r\nV_5 . V_110 = V_240 ;\r\nV_5 . V_158 = V_241 ;\r\nV_5 . V_119 = F_77 ;\r\nif ( V_185 . V_161 == 62 )\r\nV_5 . V_91 = V_234 ;\r\nelse\r\nV_5 . V_91 = V_235 ;\r\nV_5 . V_86 |= V_87 ;\r\nV_5 . V_86 |= V_151 ;\r\nV_5 . V_214 = V_236 ;\r\nV_2 [ V_216 ] =\r\nF_76 ( . V_4 = 0x0e , . V_117 = 0x01 , . V_116 = 1 , . V_111 = 1 ) ;\r\nF_132 ( L_15 ) ;\r\nbreak;\r\ncase 60 :\r\ncase 70 :\r\ncase 71 :\r\ncase 63 :\r\ncase 69 :\r\nV_5 . V_67 = true ;\r\nmemcpy ( V_203 , V_230 , sizeof( V_203 ) ) ;\r\nmemcpy ( V_208 , V_231 , sizeof( V_208 ) ) ;\r\nF_136 () ;\r\nV_5 . V_110 = V_242 ;\r\nV_5 . V_158 = V_243 ;\r\nV_5 . V_91 = V_235 ;\r\nV_5 . V_119 = F_77 ;\r\nV_5 . V_86 |= V_87 ;\r\nV_5 . V_86 |= V_151 ;\r\nV_5 . V_244 = F_89 ;\r\nV_5 . V_245 = F_91 ;\r\nV_5 . V_214 = V_246 ;\r\nV_5 . V_247 = true ;\r\nF_132 ( L_16 ) ;\r\nbreak;\r\ndefault:\r\nswitch ( V_5 . V_45 ) {\r\ncase 1 :\r\nV_5 . V_110 = V_248 ;\r\nF_132 ( L_17 ) ;\r\nbreak;\r\ndefault:\r\nV_5 . V_110 = V_219 ;\r\nF_132 ( L_18 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( V_5 . V_55 > V_249 ) {\r\nF_49 ( 1 , V_250 L_19 ,\r\nV_5 . V_55 , V_249 ) ;\r\nV_5 . V_55 = V_249 ;\r\n}\r\nV_5 . V_17 = ( 1 << V_5 . V_55 ) - 1 ;\r\nif ( V_5 . V_56 > V_251 ) {\r\nF_49 ( 1 , V_250 L_20 ,\r\nV_5 . V_56 , V_251 ) ;\r\nV_5 . V_56 = V_251 ;\r\n}\r\nV_5 . V_17 |=\r\n( ( 1LL << V_5 . V_56 ) - 1 ) << V_34 ;\r\nif ( V_5 . V_110 ) {\r\nF_70 (c, x86_pmu.event_constraints) {\r\nif ( V_96 -> V_111 != V_252\r\n|| V_96 -> V_138 == V_253 ) {\r\ncontinue;\r\n}\r\nV_96 -> V_138 |= ( 1ULL << V_5 . V_55 ) - 1 ;\r\nV_96 -> V_254 += V_5 . V_55 ;\r\n}\r\n}\r\nif ( V_5 . V_156 && ! F_117 ( V_5 . V_255 , 0x3UL ) )\r\nV_5 . V_156 = 0 ;\r\nfor ( V_23 = 0 ; V_23 < V_5 . V_156 ; V_23 ++ ) {\r\nif ( ! ( F_117 ( V_5 . V_256 + V_23 , 0xffffUL ) &&\r\nF_117 ( V_5 . V_257 + V_23 , 0xffffUL ) ) )\r\nV_5 . V_156 = 0 ;\r\n}\r\nif ( V_5 . V_91 ) {\r\nfor ( V_184 = V_5 . V_91 ; V_184 -> V_129 ; V_184 ++ ) {\r\nV_184 -> V_258 = F_117 ( V_184 -> V_129 , 0x1ffUL ) ;\r\nif ( ( V_184 -> V_33 == V_155 ) && ! V_184 -> V_258 )\r\nV_5 . V_147 = NULL ;\r\n}\r\n}\r\nif ( V_5 . V_6 . V_259 ) {\r\nV_5 . V_260 = V_5 . V_196 ;\r\nV_5 . V_261 = V_262 ;\r\nF_132 ( L_21 ) ;\r\n}\r\nreturn 0 ;\r\n}
