
line_act.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d58  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e0  08008ef8  08008ef8  00009ef8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093d8  080093d8  0000b1dc  2**0
                  CONTENTS
  4 .ARM          00000008  080093d8  080093d8  0000a3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093e0  080093e0  0000b1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093e0  080093e0  0000a3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093e4  080093e4  0000a3e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080093e8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000340  200001dc  080095c4  0000b1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000051c  080095c4  0000b51c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ebed  00000000  00000000  0000b20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ec1  00000000  00000000  00019df9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  0001bcc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a6  00000000  00000000  0001c910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001844c  00000000  00000000  0001d2b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f391  00000000  00000000  00035702  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097642  00000000  00000000  00044a93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc0d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044c4  00000000  00000000  000dc118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000e05dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ee0 	.word	0x08008ee0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008ee0 	.word	0x08008ee0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 8000ea8:	b590      	push	{r4, r7, lr}
 8000eaa:	b0af      	sub	sp, #188	@ 0xbc
 8000eac:	af2a      	add	r7, sp, #168	@ 0xa8
 8000eae:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	73bb      	strb	r3, [r7, #14]
    error_bno err;

    imu->addr = (imu->addr << 1);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	799b      	ldrb	r3, [r3, #6]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	b2da      	uxtb	r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 8000ec0:	687c      	ldr	r4, [r7, #4]
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000ec6:	f107 030e 	add.w	r3, r7, #14
 8000eca:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000ecc:	2300      	movs	r3, #0
 8000ece:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000ed0:	4668      	mov	r0, sp
 8000ed2:	f104 0310 	add.w	r3, r4, #16
 8000ed6:	229c      	movs	r2, #156	@ 0x9c
 8000ed8:	4619      	mov	r1, r3
 8000eda:	f006 fa9c 	bl	8007416 <memcpy>
 8000ede:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ee2:	f001 fbb6 	bl	8002652 <bno055_read_regs>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <bno055_init+0x4c>
        return err;
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	e0b6      	b.n	8001062 <bno055_init+0x1ba>
    }
    if (id != BNO_DEF_CHIP_ID) {
 8000ef4:	7bbb      	ldrb	r3, [r7, #14]
 8000ef6:	2ba0      	cmp	r3, #160	@ 0xa0
 8000ef8:	d001      	beq.n	8000efe <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 8000efa:	2306      	movs	r3, #6
 8000efc:	e0b1      	b.n	8001062 <bno055_init+0x1ba>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8000efe:	2100      	movs	r1, #0
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f001 fa74 	bl	80023ee <bno055_set_opmode>
 8000f06:	4603      	mov	r3, r0
 8000f08:	73fb      	strb	r3, [r7, #15]
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <bno055_init+0x6c>
        return err;
 8000f10:	7bfb      	ldrb	r3, [r7, #15]
 8000f12:	e0a6      	b.n	8001062 <bno055_init+0x1ba>
    }
    HAL_Delay(2);
 8000f14:	2002      	movs	r0, #2
 8000f16:	f002 fb5d 	bl	80035d4 <HAL_Delay>
    bno055_reset(imu);
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f001 fb53 	bl	80025c6 <bno055_reset>
    HAL_Delay(5000);
 8000f20:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f24:	f002 fb56 	bl	80035d4 <HAL_Delay>
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 8000f28:	2100      	movs	r1, #0
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f001 faee 	bl	800250c <bno055_set_pwr_mode>
 8000f30:	4603      	mov	r3, r0
 8000f32:	73fb      	strb	r3, [r7, #15]
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <bno055_init+0x96>
        return err;
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	e091      	b.n	8001062 <bno055_init+0x1ba>
    }
    HAL_Delay(10);
 8000f3e:	200a      	movs	r0, #10
 8000f40:	f002 fb48 	bl	80035d4 <HAL_Delay>
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000f44:	2100      	movs	r1, #0
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f001 fbe7 	bl	800271a <bno055_set_page>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	73fb      	strb	r3, [r7, #15]
 8000f50:	7bfb      	ldrb	r3, [r7, #15]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <bno055_init+0xb2>
        return err;
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	e083      	b.n	8001062 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8000f5a:	200c      	movs	r0, #12
 8000f5c:	f002 fb3a 	bl	80035d4 <HAL_Delay>
    bno055_on(imu);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f001 fb53 	bl	800260c <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	791b      	ldrb	r3, [r3, #4]
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f001 fa3e 	bl	80023ee <bno055_set_opmode>
 8000f72:	4603      	mov	r3, r0
 8000f74:	73fb      	strb	r3, [r7, #15]
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <bno055_init+0xd8>
        return err;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	e070      	b.n	8001062 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8000f80:	2018      	movs	r0, #24
 8000f82:	f002 fb27 	bl	80035d4 <HAL_Delay>

    imu->temperature = &bno055_temperature;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a38      	ldr	r2, [pc, #224]	@ (800106c <bno055_init+0x1c4>)
 8000f8a:	625a      	str	r2, [r3, #36]	@ 0x24
    imu->acc_x = &bno055_acc_x;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4a38      	ldr	r2, [pc, #224]	@ (8001070 <bno055_init+0x1c8>)
 8000f90:	629a      	str	r2, [r3, #40]	@ 0x28
    imu->acc_y = &bno055_acc_y;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a37      	ldr	r2, [pc, #220]	@ (8001074 <bno055_init+0x1cc>)
 8000f96:	62da      	str	r2, [r3, #44]	@ 0x2c
    imu->acc_z = &bno055_acc_z;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a37      	ldr	r2, [pc, #220]	@ (8001078 <bno055_init+0x1d0>)
 8000f9c:	631a      	str	r2, [r3, #48]	@ 0x30
    imu->acc = &bno055_acc;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a36      	ldr	r2, [pc, #216]	@ (800107c <bno055_init+0x1d4>)
 8000fa2:	635a      	str	r2, [r3, #52]	@ 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4a36      	ldr	r2, [pc, #216]	@ (8001080 <bno055_init+0x1d8>)
 8000fa8:	639a      	str	r2, [r3, #56]	@ 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a35      	ldr	r2, [pc, #212]	@ (8001084 <bno055_init+0x1dc>)
 8000fae:	63da      	str	r2, [r3, #60]	@ 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a35      	ldr	r2, [pc, #212]	@ (8001088 <bno055_init+0x1e0>)
 8000fb4:	641a      	str	r2, [r3, #64]	@ 0x40
    imu->linear_acc = &bno055_linear_acc;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a34      	ldr	r2, [pc, #208]	@ (800108c <bno055_init+0x1e4>)
 8000fba:	645a      	str	r2, [r3, #68]	@ 0x44
    imu->gyro_x = &bno055_gyro_x;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	4a34      	ldr	r2, [pc, #208]	@ (8001090 <bno055_init+0x1e8>)
 8000fc0:	649a      	str	r2, [r3, #72]	@ 0x48
    imu->gyro_y = &bno055_gyro_y;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a33      	ldr	r2, [pc, #204]	@ (8001094 <bno055_init+0x1ec>)
 8000fc6:	64da      	str	r2, [r3, #76]	@ 0x4c
    imu->gyro_z = &bno055_gyro_z;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4a33      	ldr	r2, [pc, #204]	@ (8001098 <bno055_init+0x1f0>)
 8000fcc:	651a      	str	r2, [r3, #80]	@ 0x50
    imu->gyro = &bno055_gyro;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a32      	ldr	r2, [pc, #200]	@ (800109c <bno055_init+0x1f4>)
 8000fd2:	655a      	str	r2, [r3, #84]	@ 0x54
    imu->mag_x = &bno055_mag_x;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a32      	ldr	r2, [pc, #200]	@ (80010a0 <bno055_init+0x1f8>)
 8000fd8:	659a      	str	r2, [r3, #88]	@ 0x58
    imu->mag_y = &bno055_mag_y;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a31      	ldr	r2, [pc, #196]	@ (80010a4 <bno055_init+0x1fc>)
 8000fde:	65da      	str	r2, [r3, #92]	@ 0x5c
    imu->mag_z = &bno055_mag_z;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a31      	ldr	r2, [pc, #196]	@ (80010a8 <bno055_init+0x200>)
 8000fe4:	661a      	str	r2, [r3, #96]	@ 0x60
    imu->mag = &bno055_mag;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a30      	ldr	r2, [pc, #192]	@ (80010ac <bno055_init+0x204>)
 8000fea:	665a      	str	r2, [r3, #100]	@ 0x64
    imu->gravity_x = &bno055_gravity_x;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4a30      	ldr	r2, [pc, #192]	@ (80010b0 <bno055_init+0x208>)
 8000ff0:	669a      	str	r2, [r3, #104]	@ 0x68
    imu->gravity_y = &bno055_gravity_y;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4a2f      	ldr	r2, [pc, #188]	@ (80010b4 <bno055_init+0x20c>)
 8000ff6:	66da      	str	r2, [r3, #108]	@ 0x6c
    imu->gravity_z = &bno055_gravity_z;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a2f      	ldr	r2, [pc, #188]	@ (80010b8 <bno055_init+0x210>)
 8000ffc:	671a      	str	r2, [r3, #112]	@ 0x70
    imu->gravity = &bno055_gravity;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a2e      	ldr	r2, [pc, #184]	@ (80010bc <bno055_init+0x214>)
 8001002:	675a      	str	r2, [r3, #116]	@ 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a2e      	ldr	r2, [pc, #184]	@ (80010c0 <bno055_init+0x218>)
 8001008:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    imu->euler_roll = &bno055_euler_roll;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a2d      	ldr	r2, [pc, #180]	@ (80010c4 <bno055_init+0x21c>)
 8001010:	679a      	str	r2, [r3, #120]	@ 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a2c      	ldr	r2, [pc, #176]	@ (80010c8 <bno055_init+0x220>)
 8001016:	67da      	str	r2, [r3, #124]	@ 0x7c
    imu->euler = &bno055_euler;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4a2c      	ldr	r2, [pc, #176]	@ (80010cc <bno055_init+0x224>)
 800101c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4a2b      	ldr	r2, [pc, #172]	@ (80010d0 <bno055_init+0x228>)
 8001024:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a2a      	ldr	r2, [pc, #168]	@ (80010d4 <bno055_init+0x22c>)
 800102c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a29      	ldr	r2, [pc, #164]	@ (80010d8 <bno055_init+0x230>)
 8001034:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4a28      	ldr	r2, [pc, #160]	@ (80010dc <bno055_init+0x234>)
 800103c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    imu->quaternion = &bno055_quaternion;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a27      	ldr	r2, [pc, #156]	@ (80010e0 <bno055_init+0x238>)
 8001044:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    imu->acc_config = &bno055_acc_conf;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a26      	ldr	r2, [pc, #152]	@ (80010e4 <bno055_init+0x23c>)
 800104c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4a25      	ldr	r2, [pc, #148]	@ (80010e8 <bno055_init+0x240>)
 8001054:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    imu->mag_config = &bno055_mag_conf;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4a24      	ldr	r2, [pc, #144]	@ (80010ec <bno055_init+0x244>)
 800105c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    return BNO_OK;
 8001060:	2300      	movs	r3, #0
}
 8001062:	4618      	mov	r0, r3
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}
 800106a:	bf00      	nop
 800106c:	080010f1 	.word	0x080010f1
 8001070:	08001159 	.word	0x08001159
 8001074:	080011d9 	.word	0x080011d9
 8001078:	08001259 	.word	0x08001259
 800107c:	080012d9 	.word	0x080012d9
 8001080:	080013a5 	.word	0x080013a5
 8001084:	08001425 	.word	0x08001425
 8001088:	080014a5 	.word	0x080014a5
 800108c:	08001525 	.word	0x08001525
 8001090:	080015f1 	.word	0x080015f1
 8001094:	08001671 	.word	0x08001671
 8001098:	080016f1 	.word	0x080016f1
 800109c:	08001771 	.word	0x08001771
 80010a0:	0800183d 	.word	0x0800183d
 80010a4:	080018a9 	.word	0x080018a9
 80010a8:	08001915 	.word	0x08001915
 80010ac:	08001981 	.word	0x08001981
 80010b0:	08001a35 	.word	0x08001a35
 80010b4:	08001ab9 	.word	0x08001ab9
 80010b8:	08001b3d 	.word	0x08001b3d
 80010bc:	08001bc1 	.word	0x08001bc1
 80010c0:	08001c8d 	.word	0x08001c8d
 80010c4:	08001d11 	.word	0x08001d11
 80010c8:	08001d95 	.word	0x08001d95
 80010cc:	08001e19 	.word	0x08001e19
 80010d0:	08001ee5 	.word	0x08001ee5
 80010d4:	08001f55 	.word	0x08001f55
 80010d8:	08001fc5 	.word	0x08001fc5
 80010dc:	08002035 	.word	0x08002035
 80010e0:	080020a5 	.word	0x080020a5
 80010e4:	08002181 	.word	0x08002181
 80010e8:	08002251 	.word	0x08002251
 80010ec:	0800231f 	.word	0x0800231f

080010f0 <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b0af      	sub	sp, #188	@ 0xbc
 80010f4:	af2a      	add	r7, sp, #168	@ 0xa8
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 80010fe:	687c      	ldr	r4, [r7, #4]
 8001100:	2301      	movs	r3, #1
 8001102:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001104:	f107 030e 	add.w	r3, r7, #14
 8001108:	9328      	str	r3, [sp, #160]	@ 0xa0
 800110a:	2334      	movs	r3, #52	@ 0x34
 800110c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800110e:	4668      	mov	r0, sp
 8001110:	f104 0310 	add.w	r3, r4, #16
 8001114:	229c      	movs	r2, #156	@ 0x9c
 8001116:	4619      	mov	r1, r3
 8001118:	f006 f97d 	bl	8007416 <memcpy>
 800111c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001120:	f001 fa97 	bl	8002652 <bno055_read_regs>
 8001124:	4603      	mov	r3, r0
 8001126:	73fb      	strb	r3, [r7, #15]
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <bno055_temperature+0x42>
        return err;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	e00d      	b.n	800114e <bno055_temperature+0x5e>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7bdb      	ldrb	r3, [r3, #15]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <bno055_temperature+0x54>
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	b2db      	uxtb	r3, r3
 8001140:	b25b      	sxtb	r3, r3
 8001142:	e001      	b.n	8001148 <bno055_temperature+0x58>
 8001144:	7bbb      	ldrb	r3, [r7, #14]
 8001146:	b25b      	sxtb	r3, r3
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	bd90      	pop	{r4, r7, pc}
	...

08001158 <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 8001158:	b590      	push	{r4, r7, lr}
 800115a:	b0af      	sub	sp, #188	@ 0xbc
 800115c:	af2a      	add	r7, sp, #168	@ 0xa8
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001162:	687c      	ldr	r4, [r7, #4]
 8001164:	2302      	movs	r3, #2
 8001166:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800116e:	2308      	movs	r3, #8
 8001170:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001172:	4668      	mov	r0, sp
 8001174:	f104 0310 	add.w	r3, r4, #16
 8001178:	229c      	movs	r2, #156	@ 0x9c
 800117a:	4619      	mov	r1, r3
 800117c:	f006 f94b 	bl	8007416 <memcpy>
 8001180:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001184:	f001 fa65 	bl	8002652 <bno055_read_regs>
 8001188:	4603      	mov	r3, r0
 800118a:	73fb      	strb	r3, [r7, #15]
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <bno055_acc_x+0x3e>
        return err;
 8001192:	7bfb      	ldrb	r3, [r7, #15]
 8001194:	e019      	b.n	80011ca <bno055_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001196:	7b7b      	ldrb	r3, [r7, #13]
 8001198:	021b      	lsls	r3, r3, #8
 800119a:	b21a      	sxth	r2, r3
 800119c:	7b3b      	ldrb	r3, [r7, #12]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	4313      	orrs	r3, r2
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	ee07 3a90 	vmov	s15, r3
 80011a8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d102      	bne.n	80011ba <bno055_acc_x+0x62>
 80011b4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80011d4 <bno055_acc_x+0x7c>
 80011b8:	e001      	b.n	80011be <bno055_acc_x+0x66>
 80011ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80011be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80011c8:	2300      	movs	r3, #0
};
 80011ca:	4618      	mov	r0, r3
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd90      	pop	{r4, r7, pc}
 80011d2:	bf00      	nop
 80011d4:	42c80000 	.word	0x42c80000

080011d8 <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 80011d8:	b590      	push	{r4, r7, lr}
 80011da:	b0af      	sub	sp, #188	@ 0xbc
 80011dc:	af2a      	add	r7, sp, #168	@ 0xa8
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80011e2:	687c      	ldr	r4, [r7, #4]
 80011e4:	2302      	movs	r3, #2
 80011e6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	9328      	str	r3, [sp, #160]	@ 0xa0
 80011ee:	230a      	movs	r3, #10
 80011f0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80011f2:	4668      	mov	r0, sp
 80011f4:	f104 0310 	add.w	r3, r4, #16
 80011f8:	229c      	movs	r2, #156	@ 0x9c
 80011fa:	4619      	mov	r1, r3
 80011fc:	f006 f90b 	bl	8007416 <memcpy>
 8001200:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001204:	f001 fa25 	bl	8002652 <bno055_read_regs>
 8001208:	4603      	mov	r3, r0
 800120a:	73fb      	strb	r3, [r7, #15]
 800120c:	7bfb      	ldrb	r3, [r7, #15]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <bno055_acc_y+0x3e>
        return err;
 8001212:	7bfb      	ldrb	r3, [r7, #15]
 8001214:	e019      	b.n	800124a <bno055_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001216:	7b7b      	ldrb	r3, [r7, #13]
 8001218:	021b      	lsls	r3, r3, #8
 800121a:	b21a      	sxth	r2, r3
 800121c:	7b3b      	ldrb	r3, [r7, #12]
 800121e:	b21b      	sxth	r3, r3
 8001220:	4313      	orrs	r3, r2
 8001222:	b21b      	sxth	r3, r3
 8001224:	ee07 3a90 	vmov	s15, r3
 8001228:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001230:	2b00      	cmp	r3, #0
 8001232:	d102      	bne.n	800123a <bno055_acc_y+0x62>
 8001234:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001254 <bno055_acc_y+0x7c>
 8001238:	e001      	b.n	800123e <bno055_acc_y+0x66>
 800123a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800123e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001248:	2300      	movs	r3, #0
};
 800124a:	4618      	mov	r0, r3
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	bd90      	pop	{r4, r7, pc}
 8001252:	bf00      	nop
 8001254:	42c80000 	.word	0x42c80000

08001258 <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b0af      	sub	sp, #188	@ 0xbc
 800125c:	af2a      	add	r7, sp, #168	@ 0xa8
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001262:	687c      	ldr	r4, [r7, #4]
 8001264:	2302      	movs	r3, #2
 8001266:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800126e:	230c      	movs	r3, #12
 8001270:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001272:	4668      	mov	r0, sp
 8001274:	f104 0310 	add.w	r3, r4, #16
 8001278:	229c      	movs	r2, #156	@ 0x9c
 800127a:	4619      	mov	r1, r3
 800127c:	f006 f8cb 	bl	8007416 <memcpy>
 8001280:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001284:	f001 f9e5 	bl	8002652 <bno055_read_regs>
 8001288:	4603      	mov	r3, r0
 800128a:	73fb      	strb	r3, [r7, #15]
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <bno055_acc_z+0x3e>
        return err;
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	e019      	b.n	80012ca <bno055_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001296:	7b7b      	ldrb	r3, [r7, #13]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	7b3b      	ldrb	r3, [r7, #12]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	ee07 3a90 	vmov	s15, r3
 80012a8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <bno055_acc_z+0x62>
 80012b4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80012d4 <bno055_acc_z+0x7c>
 80012b8:	e001      	b.n	80012be <bno055_acc_z+0x66>
 80012ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80012be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80012c8:	2300      	movs	r3, #0
};
 80012ca:	4618      	mov	r0, r3
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd90      	pop	{r4, r7, pc}
 80012d2:	bf00      	nop
 80012d4:	42c80000 	.word	0x42c80000

080012d8 <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b0b1      	sub	sp, #196	@ 0xc4
 80012dc:	af2a      	add	r7, sp, #168	@ 0xa8
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 80012e2:	687c      	ldr	r4, [r7, #4]
 80012e4:	2306      	movs	r3, #6
 80012e6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80012e8:	f107 0308 	add.w	r3, r7, #8
 80012ec:	9328      	str	r3, [sp, #160]	@ 0xa0
 80012ee:	2308      	movs	r3, #8
 80012f0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80012f2:	4668      	mov	r0, sp
 80012f4:	f104 0310 	add.w	r3, r4, #16
 80012f8:	229c      	movs	r2, #156	@ 0x9c
 80012fa:	4619      	mov	r1, r3
 80012fc:	f006 f88b 	bl	8007416 <memcpy>
 8001300:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001304:	f001 f9a5 	bl	8002652 <bno055_read_regs>
 8001308:	4603      	mov	r3, r0
 800130a:	75fb      	strb	r3, [r7, #23]
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <bno055_acc+0x3e>
        return err;
 8001312:	7dfb      	ldrb	r3, [r7, #23]
 8001314:	e03f      	b.n	8001396 <bno055_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 800131a:	2b00      	cmp	r3, #0
 800131c:	d101      	bne.n	8001322 <bno055_acc+0x4a>
 800131e:	4b20      	ldr	r3, [pc, #128]	@ (80013a0 <bno055_acc+0xc8>)
 8001320:	e001      	b.n	8001326 <bno055_acc+0x4e>
 8001322:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001326:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001328:	7a7b      	ldrb	r3, [r7, #9]
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	b21a      	sxth	r2, r3
 800132e:	7a3b      	ldrb	r3, [r7, #8]
 8001330:	b21b      	sxth	r3, r3
 8001332:	4313      	orrs	r3, r2
 8001334:	b21b      	sxth	r3, r3
 8001336:	ee07 3a90 	vmov	s15, r3
 800133a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800133e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001342:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 800134c:	7afb      	ldrb	r3, [r7, #11]
 800134e:	021b      	lsls	r3, r3, #8
 8001350:	b21a      	sxth	r2, r3
 8001352:	7abb      	ldrb	r3, [r7, #10]
 8001354:	b21b      	sxth	r3, r3
 8001356:	4313      	orrs	r3, r2
 8001358:	b21b      	sxth	r3, r3
 800135a:	ee07 3a90 	vmov	s15, r3
 800135e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001362:	ed97 7a04 	vldr	s14, [r7, #16]
 8001366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8001370:	7b7b      	ldrb	r3, [r7, #13]
 8001372:	021b      	lsls	r3, r3, #8
 8001374:	b21a      	sxth	r2, r3
 8001376:	7b3b      	ldrb	r3, [r7, #12]
 8001378:	b21b      	sxth	r3, r3
 800137a:	4313      	orrs	r3, r2
 800137c:	b21b      	sxth	r3, r3
 800137e:	ee07 3a90 	vmov	s15, r3
 8001382:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001386:	ed97 7a04 	vldr	s14, [r7, #16]
 800138a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001394:	2300      	movs	r3, #0
};
 8001396:	4618      	mov	r0, r3
 8001398:	371c      	adds	r7, #28
 800139a:	46bd      	mov	sp, r7
 800139c:	bd90      	pop	{r4, r7, pc}
 800139e:	bf00      	nop
 80013a0:	42c80000 	.word	0x42c80000

080013a4 <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 80013a4:	b590      	push	{r4, r7, lr}
 80013a6:	b0af      	sub	sp, #188	@ 0xbc
 80013a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 80013ae:	687c      	ldr	r4, [r7, #4]
 80013b0:	2302      	movs	r3, #2
 80013b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80013b4:	f107 030c 	add.w	r3, r7, #12
 80013b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80013ba:	2328      	movs	r3, #40	@ 0x28
 80013bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80013be:	4668      	mov	r0, sp
 80013c0:	f104 0310 	add.w	r3, r4, #16
 80013c4:	229c      	movs	r2, #156	@ 0x9c
 80013c6:	4619      	mov	r1, r3
 80013c8:	f006 f825 	bl	8007416 <memcpy>
 80013cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013d0:	f001 f93f 	bl	8002652 <bno055_read_regs>
 80013d4:	4603      	mov	r3, r0
 80013d6:	73fb      	strb	r3, [r7, #15]
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <bno055_linear_acc_x+0x3e>
        return err;
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	e019      	b.n	8001416 <bno055_linear_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80013e2:	7b7b      	ldrb	r3, [r7, #13]
 80013e4:	021b      	lsls	r3, r3, #8
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	7b3b      	ldrb	r3, [r7, #12]
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d102      	bne.n	8001406 <bno055_linear_acc_x+0x62>
 8001400:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001420 <bno055_linear_acc_x+0x7c>
 8001404:	e001      	b.n	800140a <bno055_linear_acc_x+0x66>
 8001406:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800140a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001414:	2300      	movs	r3, #0
};
 8001416:	4618      	mov	r0, r3
 8001418:	3714      	adds	r7, #20
 800141a:	46bd      	mov	sp, r7
 800141c:	bd90      	pop	{r4, r7, pc}
 800141e:	bf00      	nop
 8001420:	42c80000 	.word	0x42c80000

08001424 <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b0af      	sub	sp, #188	@ 0xbc
 8001428:	af2a      	add	r7, sp, #168	@ 0xa8
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 800142e:	687c      	ldr	r4, [r7, #4]
 8001430:	2302      	movs	r3, #2
 8001432:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	9328      	str	r3, [sp, #160]	@ 0xa0
 800143a:	232a      	movs	r3, #42	@ 0x2a
 800143c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800143e:	4668      	mov	r0, sp
 8001440:	f104 0310 	add.w	r3, r4, #16
 8001444:	229c      	movs	r2, #156	@ 0x9c
 8001446:	4619      	mov	r1, r3
 8001448:	f005 ffe5 	bl	8007416 <memcpy>
 800144c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001450:	f001 f8ff 	bl	8002652 <bno055_read_regs>
 8001454:	4603      	mov	r3, r0
 8001456:	73fb      	strb	r3, [r7, #15]
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <bno055_linear_acc_y+0x3e>
        return err;
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	e019      	b.n	8001496 <bno055_linear_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001462:	7b7b      	ldrb	r3, [r7, #13]
 8001464:	021b      	lsls	r3, r3, #8
 8001466:	b21a      	sxth	r2, r3
 8001468:	7b3b      	ldrb	r3, [r7, #12]
 800146a:	b21b      	sxth	r3, r3
 800146c:	4313      	orrs	r3, r2
 800146e:	b21b      	sxth	r3, r3
 8001470:	ee07 3a90 	vmov	s15, r3
 8001474:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 800147c:	2b00      	cmp	r3, #0
 800147e:	d102      	bne.n	8001486 <bno055_linear_acc_y+0x62>
 8001480:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80014a0 <bno055_linear_acc_y+0x7c>
 8001484:	e001      	b.n	800148a <bno055_linear_acc_y+0x66>
 8001486:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800148a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001494:	2300      	movs	r3, #0
};
 8001496:	4618      	mov	r0, r3
 8001498:	3714      	adds	r7, #20
 800149a:	46bd      	mov	sp, r7
 800149c:	bd90      	pop	{r4, r7, pc}
 800149e:	bf00      	nop
 80014a0:	42c80000 	.word	0x42c80000

080014a4 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 80014a4:	b590      	push	{r4, r7, lr}
 80014a6:	b0af      	sub	sp, #188	@ 0xbc
 80014a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80014ae:	687c      	ldr	r4, [r7, #4]
 80014b0:	2302      	movs	r3, #2
 80014b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80014b4:	f107 030c 	add.w	r3, r7, #12
 80014b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80014ba:	232c      	movs	r3, #44	@ 0x2c
 80014bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80014be:	4668      	mov	r0, sp
 80014c0:	f104 0310 	add.w	r3, r4, #16
 80014c4:	229c      	movs	r2, #156	@ 0x9c
 80014c6:	4619      	mov	r1, r3
 80014c8:	f005 ffa5 	bl	8007416 <memcpy>
 80014cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014d0:	f001 f8bf 	bl	8002652 <bno055_read_regs>
 80014d4:	4603      	mov	r3, r0
 80014d6:	73fb      	strb	r3, [r7, #15]
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <bno055_linear_acc_z+0x3e>
        return err;
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	e019      	b.n	8001516 <bno055_linear_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80014e2:	7b7b      	ldrb	r3, [r7, #13]
 80014e4:	021b      	lsls	r3, r3, #8
 80014e6:	b21a      	sxth	r2, r3
 80014e8:	7b3b      	ldrb	r3, [r7, #12]
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	ee07 3a90 	vmov	s15, r3
 80014f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d102      	bne.n	8001506 <bno055_linear_acc_z+0x62>
 8001500:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001520 <bno055_linear_acc_z+0x7c>
 8001504:	e001      	b.n	800150a <bno055_linear_acc_z+0x66>
 8001506:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800150a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001514:	2300      	movs	r3, #0
};
 8001516:	4618      	mov	r0, r3
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	bd90      	pop	{r4, r7, pc}
 800151e:	bf00      	nop
 8001520:	42c80000 	.word	0x42c80000

08001524 <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b0b1      	sub	sp, #196	@ 0xc4
 8001528:	af2a      	add	r7, sp, #168	@ 0xa8
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 800152e:	687c      	ldr	r4, [r7, #4]
 8001530:	2306      	movs	r3, #6
 8001532:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	9328      	str	r3, [sp, #160]	@ 0xa0
 800153a:	2328      	movs	r3, #40	@ 0x28
 800153c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800153e:	4668      	mov	r0, sp
 8001540:	f104 0310 	add.w	r3, r4, #16
 8001544:	229c      	movs	r2, #156	@ 0x9c
 8001546:	4619      	mov	r1, r3
 8001548:	f005 ff65 	bl	8007416 <memcpy>
 800154c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001550:	f001 f87f 	bl	8002652 <bno055_read_regs>
 8001554:	4603      	mov	r3, r0
 8001556:	75fb      	strb	r3, [r7, #23]
 8001558:	7dfb      	ldrb	r3, [r7, #23]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <bno055_linear_acc+0x3e>
        return err;
 800155e:	7dfb      	ldrb	r3, [r7, #23]
 8001560:	e03f      	b.n	80015e2 <bno055_linear_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8001566:	2b00      	cmp	r3, #0
 8001568:	d101      	bne.n	800156e <bno055_linear_acc+0x4a>
 800156a:	4b20      	ldr	r3, [pc, #128]	@ (80015ec <bno055_linear_acc+0xc8>)
 800156c:	e001      	b.n	8001572 <bno055_linear_acc+0x4e>
 800156e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001572:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001574:	7a7b      	ldrb	r3, [r7, #9]
 8001576:	021b      	lsls	r3, r3, #8
 8001578:	b21a      	sxth	r2, r3
 800157a:	7a3b      	ldrb	r3, [r7, #8]
 800157c:	b21b      	sxth	r3, r3
 800157e:	4313      	orrs	r3, r2
 8001580:	b21b      	sxth	r3, r3
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800158a:	ed97 7a04 	vldr	s14, [r7, #16]
 800158e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001598:	7afb      	ldrb	r3, [r7, #11]
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	b21a      	sxth	r2, r3
 800159e:	7abb      	ldrb	r3, [r7, #10]
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	4313      	orrs	r3, r2
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	ee07 3a90 	vmov	s15, r3
 80015aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80015b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 80015bc:	7b7b      	ldrb	r3, [r7, #13]
 80015be:	021b      	lsls	r3, r3, #8
 80015c0:	b21a      	sxth	r2, r3
 80015c2:	7b3b      	ldrb	r3, [r7, #12]
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b21b      	sxth	r3, r3
 80015ca:	ee07 3a90 	vmov	s15, r3
 80015ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80015d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80015e0:	2300      	movs	r3, #0
};
 80015e2:	4618      	mov	r0, r3
 80015e4:	371c      	adds	r7, #28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd90      	pop	{r4, r7, pc}
 80015ea:	bf00      	nop
 80015ec:	42c80000 	.word	0x42c80000

080015f0 <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 80015f0:	b590      	push	{r4, r7, lr}
 80015f2:	b0af      	sub	sp, #188	@ 0xbc
 80015f4:	af2a      	add	r7, sp, #168	@ 0xa8
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 80015fa:	687c      	ldr	r4, [r7, #4]
 80015fc:	2302      	movs	r3, #2
 80015fe:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001600:	f107 030c 	add.w	r3, r7, #12
 8001604:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001606:	2314      	movs	r3, #20
 8001608:	9327      	str	r3, [sp, #156]	@ 0x9c
 800160a:	4668      	mov	r0, sp
 800160c:	f104 0310 	add.w	r3, r4, #16
 8001610:	229c      	movs	r2, #156	@ 0x9c
 8001612:	4619      	mov	r1, r3
 8001614:	f005 feff 	bl	8007416 <memcpy>
 8001618:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800161c:	f001 f819 	bl	8002652 <bno055_read_regs>
 8001620:	4603      	mov	r3, r0
 8001622:	73fb      	strb	r3, [r7, #15]
 8001624:	7bfb      	ldrb	r3, [r7, #15]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <bno055_gyro_x+0x3e>
        return err;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
 800162c:	e019      	b.n	8001662 <bno055_gyro_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800162e:	7b7b      	ldrb	r3, [r7, #13]
 8001630:	021b      	lsls	r3, r3, #8
 8001632:	b21a      	sxth	r2, r3
 8001634:	7b3b      	ldrb	r3, [r7, #12]
 8001636:	b21b      	sxth	r3, r3
 8001638:	4313      	orrs	r3, r2
 800163a:	b21b      	sxth	r3, r3
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001648:	2b00      	cmp	r3, #0
 800164a:	d102      	bne.n	8001652 <bno055_gyro_x+0x62>
 800164c:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001650:	e001      	b.n	8001656 <bno055_gyro_x+0x66>
 8001652:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800166c <bno055_gyro_x+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001660:	2300      	movs	r3, #0
};
 8001662:	4618      	mov	r0, r3
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	bd90      	pop	{r4, r7, pc}
 800166a:	bf00      	nop
 800166c:	44610000 	.word	0x44610000

08001670 <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b0af      	sub	sp, #188	@ 0xbc
 8001674:	af2a      	add	r7, sp, #168	@ 0xa8
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 800167a:	687c      	ldr	r4, [r7, #4]
 800167c:	2302      	movs	r3, #2
 800167e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001686:	2316      	movs	r3, #22
 8001688:	9327      	str	r3, [sp, #156]	@ 0x9c
 800168a:	4668      	mov	r0, sp
 800168c:	f104 0310 	add.w	r3, r4, #16
 8001690:	229c      	movs	r2, #156	@ 0x9c
 8001692:	4619      	mov	r1, r3
 8001694:	f005 febf 	bl	8007416 <memcpy>
 8001698:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800169c:	f000 ffd9 	bl	8002652 <bno055_read_regs>
 80016a0:	4603      	mov	r3, r0
 80016a2:	73fb      	strb	r3, [r7, #15]
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <bno055_gyro_y+0x3e>
        return err;
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	e019      	b.n	80016e2 <bno055_gyro_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80016ae:	7b7b      	ldrb	r3, [r7, #13]
 80016b0:	021b      	lsls	r3, r3, #8
 80016b2:	b21a      	sxth	r2, r3
 80016b4:	7b3b      	ldrb	r3, [r7, #12]
 80016b6:	b21b      	sxth	r3, r3
 80016b8:	4313      	orrs	r3, r2
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	ee07 3a90 	vmov	s15, r3
 80016c0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d102      	bne.n	80016d2 <bno055_gyro_y+0x62>
 80016cc:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80016d0:	e001      	b.n	80016d6 <bno055_gyro_y+0x66>
 80016d2:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80016ec <bno055_gyro_y+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 80016d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80016e0:	2300      	movs	r3, #0
};
 80016e2:	4618      	mov	r0, r3
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd90      	pop	{r4, r7, pc}
 80016ea:	bf00      	nop
 80016ec:	44610000 	.word	0x44610000

080016f0 <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 80016f0:	b590      	push	{r4, r7, lr}
 80016f2:	b0af      	sub	sp, #188	@ 0xbc
 80016f4:	af2a      	add	r7, sp, #168	@ 0xa8
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80016fa:	687c      	ldr	r4, [r7, #4]
 80016fc:	2302      	movs	r3, #2
 80016fe:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001700:	f107 030c 	add.w	r3, r7, #12
 8001704:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001706:	2318      	movs	r3, #24
 8001708:	9327      	str	r3, [sp, #156]	@ 0x9c
 800170a:	4668      	mov	r0, sp
 800170c:	f104 0310 	add.w	r3, r4, #16
 8001710:	229c      	movs	r2, #156	@ 0x9c
 8001712:	4619      	mov	r1, r3
 8001714:	f005 fe7f 	bl	8007416 <memcpy>
 8001718:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800171c:	f000 ff99 	bl	8002652 <bno055_read_regs>
 8001720:	4603      	mov	r3, r0
 8001722:	73fb      	strb	r3, [r7, #15]
 8001724:	7bfb      	ldrb	r3, [r7, #15]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <bno055_gyro_z+0x3e>
        return err;
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	e019      	b.n	8001762 <bno055_gyro_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800172e:	7b7b      	ldrb	r3, [r7, #13]
 8001730:	021b      	lsls	r3, r3, #8
 8001732:	b21a      	sxth	r2, r3
 8001734:	7b3b      	ldrb	r3, [r7, #12]
 8001736:	b21b      	sxth	r3, r3
 8001738:	4313      	orrs	r3, r2
 800173a:	b21b      	sxth	r3, r3
 800173c:	ee07 3a90 	vmov	s15, r3
 8001740:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001748:	2b00      	cmp	r3, #0
 800174a:	d102      	bne.n	8001752 <bno055_gyro_z+0x62>
 800174c:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001750:	e001      	b.n	8001756 <bno055_gyro_z+0x66>
 8001752:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800176c <bno055_gyro_z+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001756:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001760:	2300      	movs	r3, #0
};
 8001762:	4618      	mov	r0, r3
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	bd90      	pop	{r4, r7, pc}
 800176a:	bf00      	nop
 800176c:	44610000 	.word	0x44610000

08001770 <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 8001770:	b590      	push	{r4, r7, lr}
 8001772:	b0b1      	sub	sp, #196	@ 0xc4
 8001774:	af2a      	add	r7, sp, #168	@ 0xa8
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 800177a:	687c      	ldr	r4, [r7, #4]
 800177c:	2306      	movs	r3, #6
 800177e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001780:	f107 0308 	add.w	r3, r7, #8
 8001784:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001786:	2314      	movs	r3, #20
 8001788:	9327      	str	r3, [sp, #156]	@ 0x9c
 800178a:	4668      	mov	r0, sp
 800178c:	f104 0310 	add.w	r3, r4, #16
 8001790:	229c      	movs	r2, #156	@ 0x9c
 8001792:	4619      	mov	r1, r3
 8001794:	f005 fe3f 	bl	8007416 <memcpy>
 8001798:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800179c:	f000 ff59 	bl	8002652 <bno055_read_regs>
 80017a0:	4603      	mov	r3, r0
 80017a2:	75fb      	strb	r3, [r7, #23]
 80017a4:	7dfb      	ldrb	r3, [r7, #23]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <bno055_gyro+0x3e>
        return err;
 80017aa:	7dfb      	ldrb	r3, [r7, #23]
 80017ac:	e03f      	b.n	800182e <bno055_gyro+0xbe>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d102      	bne.n	80017bc <bno055_gyro+0x4c>
 80017b6:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80017ba:	e000      	b.n	80017be <bno055_gyro+0x4e>
 80017bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <bno055_gyro+0xc8>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80017be:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 80017c0:	7a7b      	ldrb	r3, [r7, #9]
 80017c2:	021b      	lsls	r3, r3, #8
 80017c4:	b21a      	sxth	r2, r3
 80017c6:	7a3b      	ldrb	r3, [r7, #8]
 80017c8:	b21b      	sxth	r3, r3
 80017ca:	4313      	orrs	r3, r2
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017d6:	ed97 7a04 	vldr	s14, [r7, #16]
 80017da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 80017e4:	7afb      	ldrb	r3, [r7, #11]
 80017e6:	021b      	lsls	r3, r3, #8
 80017e8:	b21a      	sxth	r2, r3
 80017ea:	7abb      	ldrb	r3, [r7, #10]
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	4313      	orrs	r3, r2
 80017f0:	b21b      	sxth	r3, r3
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017fa:	ed97 7a04 	vldr	s14, [r7, #16]
 80017fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8001808:	7b7b      	ldrb	r3, [r7, #13]
 800180a:	021b      	lsls	r3, r3, #8
 800180c:	b21a      	sxth	r2, r3
 800180e:	7b3b      	ldrb	r3, [r7, #12]
 8001810:	b21b      	sxth	r3, r3
 8001812:	4313      	orrs	r3, r2
 8001814:	b21b      	sxth	r3, r3
 8001816:	ee07 3a90 	vmov	s15, r3
 800181a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800181e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	371c      	adds	r7, #28
 8001832:	46bd      	mov	sp, r7
 8001834:	bd90      	pop	{r4, r7, pc}
 8001836:	bf00      	nop
 8001838:	44610000 	.word	0x44610000

0800183c <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 800183c:	b590      	push	{r4, r7, lr}
 800183e:	b0af      	sub	sp, #188	@ 0xbc
 8001840:	af2a      	add	r7, sp, #168	@ 0xa8
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001846:	687c      	ldr	r4, [r7, #4]
 8001848:	2302      	movs	r3, #2
 800184a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800184c:	f107 030c 	add.w	r3, r7, #12
 8001850:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001852:	230e      	movs	r3, #14
 8001854:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001856:	4668      	mov	r0, sp
 8001858:	f104 0310 	add.w	r3, r4, #16
 800185c:	229c      	movs	r2, #156	@ 0x9c
 800185e:	4619      	mov	r1, r3
 8001860:	f005 fdd9 	bl	8007416 <memcpy>
 8001864:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001868:	f000 fef3 	bl	8002652 <bno055_read_regs>
 800186c:	4603      	mov	r3, r0
 800186e:	73fb      	strb	r3, [r7, #15]
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <bno055_mag_x+0x3e>
        return err;
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	e012      	b.n	80018a0 <bno055_mag_x+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800187a:	7b7b      	ldrb	r3, [r7, #13]
 800187c:	021b      	lsls	r3, r3, #8
 800187e:	b21a      	sxth	r2, r3
 8001880:	7b3b      	ldrb	r3, [r7, #12]
 8001882:	b21b      	sxth	r3, r3
 8001884:	4313      	orrs	r3, r2
 8001886:	b21b      	sxth	r3, r3
 8001888:	ee07 3a90 	vmov	s15, r3
 800188c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001890:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001894:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd90      	pop	{r4, r7, pc}

080018a8 <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 80018a8:	b590      	push	{r4, r7, lr}
 80018aa:	b0af      	sub	sp, #188	@ 0xbc
 80018ac:	af2a      	add	r7, sp, #168	@ 0xa8
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80018b2:	687c      	ldr	r4, [r7, #4]
 80018b4:	2302      	movs	r3, #2
 80018b6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80018b8:	f107 030c 	add.w	r3, r7, #12
 80018bc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80018be:	2310      	movs	r3, #16
 80018c0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80018c2:	4668      	mov	r0, sp
 80018c4:	f104 0310 	add.w	r3, r4, #16
 80018c8:	229c      	movs	r2, #156	@ 0x9c
 80018ca:	4619      	mov	r1, r3
 80018cc:	f005 fda3 	bl	8007416 <memcpy>
 80018d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018d4:	f000 febd 	bl	8002652 <bno055_read_regs>
 80018d8:	4603      	mov	r3, r0
 80018da:	73fb      	strb	r3, [r7, #15]
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <bno055_mag_y+0x3e>
        return err;
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	e012      	b.n	800190c <bno055_mag_y+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80018e6:	7b7b      	ldrb	r3, [r7, #13]
 80018e8:	021b      	lsls	r3, r3, #8
 80018ea:	b21a      	sxth	r2, r3
 80018ec:	7b3b      	ldrb	r3, [r7, #12]
 80018ee:	b21b      	sxth	r3, r3
 80018f0:	4313      	orrs	r3, r2
 80018f2:	b21b      	sxth	r3, r3
 80018f4:	ee07 3a90 	vmov	s15, r3
 80018f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018fc:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001900:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800190a:	2300      	movs	r3, #0
}
 800190c:	4618      	mov	r0, r3
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	bd90      	pop	{r4, r7, pc}

08001914 <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	b0af      	sub	sp, #188	@ 0xbc
 8001918:	af2a      	add	r7, sp, #168	@ 0xa8
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800191e:	687c      	ldr	r4, [r7, #4]
 8001920:	2302      	movs	r3, #2
 8001922:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	9328      	str	r3, [sp, #160]	@ 0xa0
 800192a:	2312      	movs	r3, #18
 800192c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800192e:	4668      	mov	r0, sp
 8001930:	f104 0310 	add.w	r3, r4, #16
 8001934:	229c      	movs	r2, #156	@ 0x9c
 8001936:	4619      	mov	r1, r3
 8001938:	f005 fd6d 	bl	8007416 <memcpy>
 800193c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001940:	f000 fe87 	bl	8002652 <bno055_read_regs>
 8001944:	4603      	mov	r3, r0
 8001946:	73fb      	strb	r3, [r7, #15]
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <bno055_mag_z+0x3e>
        return err;
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	e012      	b.n	8001978 <bno055_mag_z+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001952:	7b7b      	ldrb	r3, [r7, #13]
 8001954:	021b      	lsls	r3, r3, #8
 8001956:	b21a      	sxth	r2, r3
 8001958:	7b3b      	ldrb	r3, [r7, #12]
 800195a:	b21b      	sxth	r3, r3
 800195c:	4313      	orrs	r3, r2
 800195e:	b21b      	sxth	r3, r3
 8001960:	ee07 3a90 	vmov	s15, r3
 8001964:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001968:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800196c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	bd90      	pop	{r4, r7, pc}

08001980 <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b0af      	sub	sp, #188	@ 0xbc
 8001984:	af2a      	add	r7, sp, #168	@ 0xa8
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 800198a:	687c      	ldr	r4, [r7, #4]
 800198c:	2306      	movs	r3, #6
 800198e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001990:	f107 0308 	add.w	r3, r7, #8
 8001994:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001996:	230e      	movs	r3, #14
 8001998:	9327      	str	r3, [sp, #156]	@ 0x9c
 800199a:	4668      	mov	r0, sp
 800199c:	f104 0310 	add.w	r3, r4, #16
 80019a0:	229c      	movs	r2, #156	@ 0x9c
 80019a2:	4619      	mov	r1, r3
 80019a4:	f005 fd37 	bl	8007416 <memcpy>
 80019a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019ac:	f000 fe51 	bl	8002652 <bno055_read_regs>
 80019b0:	4603      	mov	r3, r0
 80019b2:	73fb      	strb	r3, [r7, #15]
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <bno055_mag+0x3e>
        return err;
 80019ba:	7bfb      	ldrb	r3, [r7, #15]
 80019bc:	e036      	b.n	8001a2c <bno055_mag+0xac>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80019be:	7a7b      	ldrb	r3, [r7, #9]
 80019c0:	021b      	lsls	r3, r3, #8
 80019c2:	b21a      	sxth	r2, r3
 80019c4:	7a3b      	ldrb	r3, [r7, #8]
 80019c6:	b21b      	sxth	r3, r3
 80019c8:	4313      	orrs	r3, r2
 80019ca:	b21b      	sxth	r3, r3
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80019d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 80019e2:	7afb      	ldrb	r3, [r7, #11]
 80019e4:	021b      	lsls	r3, r3, #8
 80019e6:	b21a      	sxth	r2, r3
 80019e8:	7abb      	ldrb	r3, [r7, #10]
 80019ea:	b21b      	sxth	r3, r3
 80019ec:	4313      	orrs	r3, r2
 80019ee:	b21b      	sxth	r3, r3
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f8:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80019fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 8001a06:	7b7b      	ldrb	r3, [r7, #13]
 8001a08:	021b      	lsls	r3, r3, #8
 8001a0a:	b21a      	sxth	r2, r3
 8001a0c:	7b3b      	ldrb	r3, [r7, #12]
 8001a0e:	b21b      	sxth	r3, r3
 8001a10:	4313      	orrs	r3, r2
 8001a12:	b21b      	sxth	r3, r3
 8001a14:	ee07 3a90 	vmov	s15, r3
 8001a18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a1c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001a20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001a2a:	2300      	movs	r3, #0
};
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd90      	pop	{r4, r7, pc}

08001a34 <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 8001a34:	b590      	push	{r4, r7, lr}
 8001a36:	b0b1      	sub	sp, #196	@ 0xc4
 8001a38:	af2a      	add	r7, sp, #168	@ 0xa8
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001a3e:	687c      	ldr	r4, [r7, #4]
 8001a40:	2302      	movs	r3, #2
 8001a42:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001a44:	f107 030c 	add.w	r3, r7, #12
 8001a48:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001a4a:	232e      	movs	r3, #46	@ 0x2e
 8001a4c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001a4e:	4668      	mov	r0, sp
 8001a50:	f104 0310 	add.w	r3, r4, #16
 8001a54:	229c      	movs	r2, #156	@ 0x9c
 8001a56:	4619      	mov	r1, r3
 8001a58:	f005 fcdd 	bl	8007416 <memcpy>
 8001a5c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a60:	f000 fdf7 	bl	8002652 <bno055_read_regs>
 8001a64:	4603      	mov	r3, r0
 8001a66:	75fb      	strb	r3, [r7, #23]
 8001a68:	7dfb      	ldrb	r3, [r7, #23]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <bno055_gravity_x+0x3e>
        return err;
 8001a6e:	7dfb      	ldrb	r3, [r7, #23]
 8001a70:	e01b      	b.n	8001aaa <bno055_gravity_x+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <bno055_gravity_x+0x4a>
 8001a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <bno055_gravity_x+0x80>)
 8001a7c:	e001      	b.n	8001a82 <bno055_gravity_x+0x4e>
 8001a7e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001a82:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001a84:	7b7b      	ldrb	r3, [r7, #13]
 8001a86:	021b      	lsls	r3, r3, #8
 8001a88:	b21a      	sxth	r2, r3
 8001a8a:	7b3b      	ldrb	r3, [r7, #12]
 8001a8c:	b21b      	sxth	r3, r3
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	b21b      	sxth	r3, r3
 8001a92:	ee07 3a90 	vmov	s15, r3
 8001a96:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a9a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	371c      	adds	r7, #28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd90      	pop	{r4, r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	42c80000 	.word	0x42c80000

08001ab8 <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 8001ab8:	b590      	push	{r4, r7, lr}
 8001aba:	b0b1      	sub	sp, #196	@ 0xc4
 8001abc:	af2a      	add	r7, sp, #168	@ 0xa8
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001ac2:	687c      	ldr	r4, [r7, #4]
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001ac8:	f107 030c 	add.w	r3, r7, #12
 8001acc:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001ace:	2330      	movs	r3, #48	@ 0x30
 8001ad0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001ad2:	4668      	mov	r0, sp
 8001ad4:	f104 0310 	add.w	r3, r4, #16
 8001ad8:	229c      	movs	r2, #156	@ 0x9c
 8001ada:	4619      	mov	r1, r3
 8001adc:	f005 fc9b 	bl	8007416 <memcpy>
 8001ae0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ae4:	f000 fdb5 	bl	8002652 <bno055_read_regs>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	75fb      	strb	r3, [r7, #23]
 8001aec:	7dfb      	ldrb	r3, [r7, #23]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <bno055_gravity_y+0x3e>
        return err;
 8001af2:	7dfb      	ldrb	r3, [r7, #23]
 8001af4:	e01b      	b.n	8001b2e <bno055_gravity_y+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <bno055_gravity_y+0x4a>
 8001afe:	4b0e      	ldr	r3, [pc, #56]	@ (8001b38 <bno055_gravity_y+0x80>)
 8001b00:	e001      	b.n	8001b06 <bno055_gravity_y+0x4e>
 8001b02:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001b06:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001b08:	7b7b      	ldrb	r3, [r7, #13]
 8001b0a:	021b      	lsls	r3, r3, #8
 8001b0c:	b21a      	sxth	r2, r3
 8001b0e:	7b3b      	ldrb	r3, [r7, #12]
 8001b10:	b21b      	sxth	r3, r3
 8001b12:	4313      	orrs	r3, r2
 8001b14:	b21b      	sxth	r3, r3
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b1e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	371c      	adds	r7, #28
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd90      	pop	{r4, r7, pc}
 8001b36:	bf00      	nop
 8001b38:	42c80000 	.word	0x42c80000

08001b3c <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 8001b3c:	b590      	push	{r4, r7, lr}
 8001b3e:	b0b1      	sub	sp, #196	@ 0xc4
 8001b40:	af2a      	add	r7, sp, #168	@ 0xa8
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001b46:	687c      	ldr	r4, [r7, #4]
 8001b48:	2302      	movs	r3, #2
 8001b4a:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001b52:	2332      	movs	r3, #50	@ 0x32
 8001b54:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001b56:	4668      	mov	r0, sp
 8001b58:	f104 0310 	add.w	r3, r4, #16
 8001b5c:	229c      	movs	r2, #156	@ 0x9c
 8001b5e:	4619      	mov	r1, r3
 8001b60:	f005 fc59 	bl	8007416 <memcpy>
 8001b64:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b68:	f000 fd73 	bl	8002652 <bno055_read_regs>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	75fb      	strb	r3, [r7, #23]
 8001b70:	7dfb      	ldrb	r3, [r7, #23]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <bno055_gravity_z+0x3e>
        return err;
 8001b76:	7dfb      	ldrb	r3, [r7, #23]
 8001b78:	e01b      	b.n	8001bb2 <bno055_gravity_z+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <bno055_gravity_z+0x4a>
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <bno055_gravity_z+0x80>)
 8001b84:	e001      	b.n	8001b8a <bno055_gravity_z+0x4e>
 8001b86:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001b8a:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001b8c:	7b7b      	ldrb	r3, [r7, #13]
 8001b8e:	021b      	lsls	r3, r3, #8
 8001b90:	b21a      	sxth	r2, r3
 8001b92:	7b3b      	ldrb	r3, [r7, #12]
 8001b94:	b21b      	sxth	r3, r3
 8001b96:	4313      	orrs	r3, r2
 8001b98:	b21b      	sxth	r3, r3
 8001b9a:	ee07 3a90 	vmov	s15, r3
 8001b9e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ba2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ba6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	371c      	adds	r7, #28
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd90      	pop	{r4, r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	42c80000 	.word	0x42c80000

08001bc0 <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 8001bc0:	b590      	push	{r4, r7, lr}
 8001bc2:	b0b1      	sub	sp, #196	@ 0xc4
 8001bc4:	af2a      	add	r7, sp, #168	@ 0xa8
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001bca:	687c      	ldr	r4, [r7, #4]
 8001bcc:	2306      	movs	r3, #6
 8001bce:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001bd0:	f107 0308 	add.w	r3, r7, #8
 8001bd4:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001bd6:	232e      	movs	r3, #46	@ 0x2e
 8001bd8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001bda:	4668      	mov	r0, sp
 8001bdc:	f104 0310 	add.w	r3, r4, #16
 8001be0:	229c      	movs	r2, #156	@ 0x9c
 8001be2:	4619      	mov	r1, r3
 8001be4:	f005 fc17 	bl	8007416 <memcpy>
 8001be8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bec:	f000 fd31 	bl	8002652 <bno055_read_regs>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	75fb      	strb	r3, [r7, #23]
 8001bf4:	7dfb      	ldrb	r3, [r7, #23]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <bno055_gravity+0x3e>
        return err;
 8001bfa:	7dfb      	ldrb	r3, [r7, #23]
 8001bfc:	e03f      	b.n	8001c7e <bno055_gravity+0xbe>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d101      	bne.n	8001c0a <bno055_gravity+0x4a>
 8001c06:	4b20      	ldr	r3, [pc, #128]	@ (8001c88 <bno055_gravity+0xc8>)
 8001c08:	e001      	b.n	8001c0e <bno055_gravity+0x4e>
 8001c0a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001c0e:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001c10:	7a7b      	ldrb	r3, [r7, #9]
 8001c12:	021b      	lsls	r3, r3, #8
 8001c14:	b21a      	sxth	r2, r3
 8001c16:	7a3b      	ldrb	r3, [r7, #8]
 8001c18:	b21b      	sxth	r3, r3
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	b21b      	sxth	r3, r3
 8001c1e:	ee07 3a90 	vmov	s15, r3
 8001c22:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c26:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001c34:	7afb      	ldrb	r3, [r7, #11]
 8001c36:	021b      	lsls	r3, r3, #8
 8001c38:	b21a      	sxth	r2, r3
 8001c3a:	7abb      	ldrb	r3, [r7, #10]
 8001c3c:	b21b      	sxth	r3, r3
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	b21b      	sxth	r3, r3
 8001c42:	ee07 3a90 	vmov	s15, r3
 8001c46:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c4a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 8001c58:	7b7b      	ldrb	r3, [r7, #13]
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	b21a      	sxth	r2, r3
 8001c5e:	7b3b      	ldrb	r3, [r7, #12]
 8001c60:	b21b      	sxth	r3, r3
 8001c62:	4313      	orrs	r3, r2
 8001c64:	b21b      	sxth	r3, r3
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c6e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	371c      	adds	r7, #28
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd90      	pop	{r4, r7, pc}
 8001c86:	bf00      	nop
 8001c88:	42c80000 	.word	0x42c80000

08001c8c <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b0b1      	sub	sp, #196	@ 0xc4
 8001c90:	af2a      	add	r7, sp, #168	@ 0xa8
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 8001c96:	687c      	ldr	r4, [r7, #4]
 8001c98:	2302      	movs	r3, #2
 8001c9a:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001c9c:	f107 030c 	add.w	r3, r7, #12
 8001ca0:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001ca2:	231a      	movs	r3, #26
 8001ca4:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001ca6:	4668      	mov	r0, sp
 8001ca8:	f104 0310 	add.w	r3, r4, #16
 8001cac:	229c      	movs	r2, #156	@ 0x9c
 8001cae:	4619      	mov	r1, r3
 8001cb0:	f005 fbb1 	bl	8007416 <memcpy>
 8001cb4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cb8:	f000 fccb 	bl	8002652 <bno055_read_regs>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	75fb      	strb	r3, [r7, #23]
 8001cc0:	7dfb      	ldrb	r3, [r7, #23]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <bno055_euler_yaw+0x3e>
        BNO_OK) {
        return err;
 8001cc6:	7dfb      	ldrb	r3, [r7, #23]
 8001cc8:	e01b      	b.n	8001d02 <bno055_euler_yaw+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d102      	bne.n	8001cd8 <bno055_euler_yaw+0x4c>
 8001cd2:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001cd6:	e000      	b.n	8001cda <bno055_euler_yaw+0x4e>
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d0c <bno055_euler_yaw+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001cda:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001cdc:	7b7b      	ldrb	r3, [r7, #13]
 8001cde:	021b      	lsls	r3, r3, #8
 8001ce0:	b21a      	sxth	r2, r3
 8001ce2:	7b3b      	ldrb	r3, [r7, #12]
 8001ce4:	b21b      	sxth	r3, r3
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	b21b      	sxth	r3, r3
 8001cea:	ee07 3a90 	vmov	s15, r3
 8001cee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cf2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	371c      	adds	r7, #28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd90      	pop	{r4, r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	44610000 	.word	0x44610000

08001d10 <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 8001d10:	b590      	push	{r4, r7, lr}
 8001d12:	b0b1      	sub	sp, #196	@ 0xc4
 8001d14:	af2a      	add	r7, sp, #168	@ 0xa8
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 8001d1a:	687c      	ldr	r4, [r7, #4]
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001d20:	f107 030c 	add.w	r3, r7, #12
 8001d24:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001d26:	231c      	movs	r3, #28
 8001d28:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001d2a:	4668      	mov	r0, sp
 8001d2c:	f104 0310 	add.w	r3, r4, #16
 8001d30:	229c      	movs	r2, #156	@ 0x9c
 8001d32:	4619      	mov	r1, r3
 8001d34:	f005 fb6f 	bl	8007416 <memcpy>
 8001d38:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d3c:	f000 fc89 	bl	8002652 <bno055_read_regs>
 8001d40:	4603      	mov	r3, r0
 8001d42:	75fb      	strb	r3, [r7, #23]
 8001d44:	7dfb      	ldrb	r3, [r7, #23]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <bno055_euler_roll+0x3e>
        return err;
 8001d4a:	7dfb      	ldrb	r3, [r7, #23]
 8001d4c:	e01b      	b.n	8001d86 <bno055_euler_roll+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d102      	bne.n	8001d5c <bno055_euler_roll+0x4c>
 8001d56:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001d5a:	e000      	b.n	8001d5e <bno055_euler_roll+0x4e>
 8001d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d90 <bno055_euler_roll+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001d5e:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001d60:	7b7b      	ldrb	r3, [r7, #13]
 8001d62:	021b      	lsls	r3, r3, #8
 8001d64:	b21a      	sxth	r2, r3
 8001d66:	7b3b      	ldrb	r3, [r7, #12]
 8001d68:	b21b      	sxth	r3, r3
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	b21b      	sxth	r3, r3
 8001d6e:	ee07 3a90 	vmov	s15, r3
 8001d72:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d76:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	371c      	adds	r7, #28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd90      	pop	{r4, r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	44610000 	.word	0x44610000

08001d94 <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001d94:	b590      	push	{r4, r7, lr}
 8001d96:	b0b1      	sub	sp, #196	@ 0xc4
 8001d98:	af2a      	add	r7, sp, #168	@ 0xa8
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 8001d9e:	687c      	ldr	r4, [r7, #4]
 8001da0:	2302      	movs	r3, #2
 8001da2:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001da4:	f107 030c 	add.w	r3, r7, #12
 8001da8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001daa:	231e      	movs	r3, #30
 8001dac:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001dae:	4668      	mov	r0, sp
 8001db0:	f104 0310 	add.w	r3, r4, #16
 8001db4:	229c      	movs	r2, #156	@ 0x9c
 8001db6:	4619      	mov	r1, r3
 8001db8:	f005 fb2d 	bl	8007416 <memcpy>
 8001dbc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001dc0:	f000 fc47 	bl	8002652 <bno055_read_regs>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	75fb      	strb	r3, [r7, #23]
 8001dc8:	7dfb      	ldrb	r3, [r7, #23]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <bno055_euler_pitch+0x3e>
        return err;
 8001dce:	7dfb      	ldrb	r3, [r7, #23]
 8001dd0:	e01b      	b.n	8001e0a <bno055_euler_pitch+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d102      	bne.n	8001de0 <bno055_euler_pitch+0x4c>
 8001dda:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001dde:	e000      	b.n	8001de2 <bno055_euler_pitch+0x4e>
 8001de0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <bno055_euler_pitch+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001de2:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001de4:	7b7b      	ldrb	r3, [r7, #13]
 8001de6:	021b      	lsls	r3, r3, #8
 8001de8:	b21a      	sxth	r2, r3
 8001dea:	7b3b      	ldrb	r3, [r7, #12]
 8001dec:	b21b      	sxth	r3, r3
 8001dee:	4313      	orrs	r3, r2
 8001df0:	b21b      	sxth	r3, r3
 8001df2:	ee07 3a90 	vmov	s15, r3
 8001df6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001dfa:	ed97 7a04 	vldr	s14, [r7, #16]
 8001dfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	371c      	adds	r7, #28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd90      	pop	{r4, r7, pc}
 8001e12:	bf00      	nop
 8001e14:	44610000 	.word	0x44610000

08001e18 <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 8001e18:	b590      	push	{r4, r7, lr}
 8001e1a:	b0b1      	sub	sp, #196	@ 0xc4
 8001e1c:	af2a      	add	r7, sp, #168	@ 0xa8
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 8001e22:	687c      	ldr	r4, [r7, #4]
 8001e24:	2306      	movs	r3, #6
 8001e26:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001e28:	f107 0308 	add.w	r3, r7, #8
 8001e2c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001e2e:	231a      	movs	r3, #26
 8001e30:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001e32:	4668      	mov	r0, sp
 8001e34:	f104 0310 	add.w	r3, r4, #16
 8001e38:	229c      	movs	r2, #156	@ 0x9c
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f005 faeb 	bl	8007416 <memcpy>
 8001e40:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e44:	f000 fc05 	bl	8002652 <bno055_read_regs>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	75fb      	strb	r3, [r7, #23]
 8001e4c:	7dfb      	ldrb	r3, [r7, #23]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <bno055_euler+0x3e>
        BNO_OK) {
        return err;
 8001e52:	7dfb      	ldrb	r3, [r7, #23]
 8001e54:	e03f      	b.n	8001ed6 <bno055_euler+0xbe>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d102      	bne.n	8001e64 <bno055_euler+0x4c>
 8001e5e:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001e62:	e000      	b.n	8001e66 <bno055_euler+0x4e>
 8001e64:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee0 <bno055_euler+0xc8>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001e66:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001e68:	7a7b      	ldrb	r3, [r7, #9]
 8001e6a:	021b      	lsls	r3, r3, #8
 8001e6c:	b21a      	sxth	r2, r3
 8001e6e:	7a3b      	ldrb	r3, [r7, #8]
 8001e70:	b21b      	sxth	r3, r3
 8001e72:	4313      	orrs	r3, r2
 8001e74:	b21b      	sxth	r3, r3
 8001e76:	ee07 3a90 	vmov	s15, r3
 8001e7a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 8001e8c:	7afb      	ldrb	r3, [r7, #11]
 8001e8e:	021b      	lsls	r3, r3, #8
 8001e90:	b21a      	sxth	r2, r3
 8001e92:	7abb      	ldrb	r3, [r7, #10]
 8001e94:	b21b      	sxth	r3, r3
 8001e96:	4313      	orrs	r3, r2
 8001e98:	b21b      	sxth	r3, r3
 8001e9a:	ee07 3a90 	vmov	s15, r3
 8001e9e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ea2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ea6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 8001eb0:	7b7b      	ldrb	r3, [r7, #13]
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	b21a      	sxth	r2, r3
 8001eb6:	7b3b      	ldrb	r3, [r7, #12]
 8001eb8:	b21b      	sxth	r3, r3
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	b21b      	sxth	r3, r3
 8001ebe:	ee07 3a90 	vmov	s15, r3
 8001ec2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ec6:	ed97 7a04 	vldr	s14, [r7, #16]
 8001eca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	371c      	adds	r7, #28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd90      	pop	{r4, r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	44610000 	.word	0x44610000

08001ee4 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 8001ee4:	b590      	push	{r4, r7, lr}
 8001ee6:	b0af      	sub	sp, #188	@ 0xbc
 8001ee8:	af2a      	add	r7, sp, #168	@ 0xa8
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 8001eee:	687c      	ldr	r4, [r7, #4]
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001ef4:	f107 030c 	add.w	r3, r7, #12
 8001ef8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001efa:	2320      	movs	r3, #32
 8001efc:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001efe:	4668      	mov	r0, sp
 8001f00:	f104 0310 	add.w	r3, r4, #16
 8001f04:	229c      	movs	r2, #156	@ 0x9c
 8001f06:	4619      	mov	r1, r3
 8001f08:	f005 fa85 	bl	8007416 <memcpy>
 8001f0c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f10:	f000 fb9f 	bl	8002652 <bno055_read_regs>
 8001f14:	4603      	mov	r3, r0
 8001f16:	73fb      	strb	r3, [r7, #15]
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <bno055_quaternion_w+0x3e>
        return err;
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
 8001f20:	e012      	b.n	8001f48 <bno055_quaternion_w+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001f22:	7b7b      	ldrb	r3, [r7, #13]
 8001f24:	021b      	lsls	r3, r3, #8
 8001f26:	b21a      	sxth	r2, r3
 8001f28:	7b3b      	ldrb	r3, [r7, #12]
 8001f2a:	b21b      	sxth	r3, r3
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	b21b      	sxth	r3, r3
 8001f30:	ee07 3a90 	vmov	s15, r3
 8001f34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f38:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001f50 <bno055_quaternion_w+0x6c>
 8001f3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3714      	adds	r7, #20
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd90      	pop	{r4, r7, pc}
 8001f50:	46800000 	.word	0x46800000

08001f54 <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8001f54:	b590      	push	{r4, r7, lr}
 8001f56:	b0af      	sub	sp, #188	@ 0xbc
 8001f58:	af2a      	add	r7, sp, #168	@ 0xa8
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001f5e:	687c      	ldr	r4, [r7, #4]
 8001f60:	2302      	movs	r3, #2
 8001f62:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001f64:	f107 030c 	add.w	r3, r7, #12
 8001f68:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001f6a:	2322      	movs	r3, #34	@ 0x22
 8001f6c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001f6e:	4668      	mov	r0, sp
 8001f70:	f104 0310 	add.w	r3, r4, #16
 8001f74:	229c      	movs	r2, #156	@ 0x9c
 8001f76:	4619      	mov	r1, r3
 8001f78:	f005 fa4d 	bl	8007416 <memcpy>
 8001f7c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f80:	f000 fb67 	bl	8002652 <bno055_read_regs>
 8001f84:	4603      	mov	r3, r0
 8001f86:	73fb      	strb	r3, [r7, #15]
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <bno055_quaternion_x+0x3e>
        return err;
 8001f8e:	7bfb      	ldrb	r3, [r7, #15]
 8001f90:	e012      	b.n	8001fb8 <bno055_quaternion_x+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001f92:	7b7b      	ldrb	r3, [r7, #13]
 8001f94:	021b      	lsls	r3, r3, #8
 8001f96:	b21a      	sxth	r2, r3
 8001f98:	7b3b      	ldrb	r3, [r7, #12]
 8001f9a:	b21b      	sxth	r3, r3
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	b21b      	sxth	r3, r3
 8001fa0:	ee07 3a90 	vmov	s15, r3
 8001fa4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fa8:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001fc0 <bno055_quaternion_x+0x6c>
 8001fac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd90      	pop	{r4, r7, pc}
 8001fc0:	46800000 	.word	0x46800000

08001fc4 <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 8001fc4:	b590      	push	{r4, r7, lr}
 8001fc6:	b0af      	sub	sp, #188	@ 0xbc
 8001fc8:	af2a      	add	r7, sp, #168	@ 0xa8
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001fce:	687c      	ldr	r4, [r7, #4]
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001fd4:	f107 030c 	add.w	r3, r7, #12
 8001fd8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001fda:	2324      	movs	r3, #36	@ 0x24
 8001fdc:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001fde:	4668      	mov	r0, sp
 8001fe0:	f104 0310 	add.w	r3, r4, #16
 8001fe4:	229c      	movs	r2, #156	@ 0x9c
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f005 fa15 	bl	8007416 <memcpy>
 8001fec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ff0:	f000 fb2f 	bl	8002652 <bno055_read_regs>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	73fb      	strb	r3, [r7, #15]
 8001ff8:	7bfb      	ldrb	r3, [r7, #15]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <bno055_quaternion_y+0x3e>
        return err;
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	e012      	b.n	8002028 <bno055_quaternion_y+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002002:	7b7b      	ldrb	r3, [r7, #13]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	b21a      	sxth	r2, r3
 8002008:	7b3b      	ldrb	r3, [r7, #12]
 800200a:	b21b      	sxth	r3, r3
 800200c:	4313      	orrs	r3, r2
 800200e:	b21b      	sxth	r3, r3
 8002010:	ee07 3a90 	vmov	s15, r3
 8002014:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002018:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8002030 <bno055_quaternion_y+0x6c>
 800201c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	bd90      	pop	{r4, r7, pc}
 8002030:	46800000 	.word	0x46800000

08002034 <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8002034:	b590      	push	{r4, r7, lr}
 8002036:	b0af      	sub	sp, #188	@ 0xbc
 8002038:	af2a      	add	r7, sp, #168	@ 0xa8
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800203e:	687c      	ldr	r4, [r7, #4]
 8002040:	2302      	movs	r3, #2
 8002042:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002044:	f107 030c 	add.w	r3, r7, #12
 8002048:	9328      	str	r3, [sp, #160]	@ 0xa0
 800204a:	2326      	movs	r3, #38	@ 0x26
 800204c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800204e:	4668      	mov	r0, sp
 8002050:	f104 0310 	add.w	r3, r4, #16
 8002054:	229c      	movs	r2, #156	@ 0x9c
 8002056:	4619      	mov	r1, r3
 8002058:	f005 f9dd 	bl	8007416 <memcpy>
 800205c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002060:	f000 faf7 	bl	8002652 <bno055_read_regs>
 8002064:	4603      	mov	r3, r0
 8002066:	73fb      	strb	r3, [r7, #15]
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <bno055_quaternion_z+0x3e>
        return err;
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	e012      	b.n	8002098 <bno055_quaternion_z+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002072:	7b7b      	ldrb	r3, [r7, #13]
 8002074:	021b      	lsls	r3, r3, #8
 8002076:	b21a      	sxth	r2, r3
 8002078:	7b3b      	ldrb	r3, [r7, #12]
 800207a:	b21b      	sxth	r3, r3
 800207c:	4313      	orrs	r3, r2
 800207e:	b21b      	sxth	r3, r3
 8002080:	ee07 3a90 	vmov	s15, r3
 8002084:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002088:	eddf 6a05 	vldr	s13, [pc, #20]	@ 80020a0 <bno055_quaternion_z+0x6c>
 800208c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	bd90      	pop	{r4, r7, pc}
 80020a0:	46800000 	.word	0x46800000

080020a4 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	b0b1      	sub	sp, #196	@ 0xc4
 80020a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 80020ae:	687c      	ldr	r4, [r7, #4]
 80020b0:	2308      	movs	r3, #8
 80020b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80020b4:	f107 030c 	add.w	r3, r7, #12
 80020b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80020ba:	2320      	movs	r3, #32
 80020bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80020be:	4668      	mov	r0, sp
 80020c0:	f104 0310 	add.w	r3, r4, #16
 80020c4:	229c      	movs	r2, #156	@ 0x9c
 80020c6:	4619      	mov	r1, r3
 80020c8:	f005 f9a5 	bl	8007416 <memcpy>
 80020cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020d0:	f000 fabf 	bl	8002652 <bno055_read_regs>
 80020d4:	4603      	mov	r3, r0
 80020d6:	75fb      	strb	r3, [r7, #23]
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <bno055_quaternion+0x3e>
        return err;
 80020de:	7dfb      	ldrb	r3, [r7, #23]
 80020e0:	e048      	b.n	8002174 <bno055_quaternion+0xd0>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80020e2:	7b7b      	ldrb	r3, [r7, #13]
 80020e4:	021b      	lsls	r3, r3, #8
 80020e6:	b21a      	sxth	r2, r3
 80020e8:	7b3b      	ldrb	r3, [r7, #12]
 80020ea:	b21b      	sxth	r3, r3
 80020ec:	4313      	orrs	r3, r2
 80020ee:	b21b      	sxth	r3, r3
 80020f0:	ee07 3a90 	vmov	s15, r3
 80020f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020f8:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800217c <bno055_quaternion+0xd8>
 80020fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	021b      	lsls	r3, r3, #8
 800210a:	b21a      	sxth	r2, r3
 800210c:	7bbb      	ldrb	r3, [r7, #14]
 800210e:	b21b      	sxth	r3, r3
 8002110:	4313      	orrs	r3, r2
 8002112:	b21b      	sxth	r3, r3
 8002114:	ee07 3a90 	vmov	s15, r3
 8002118:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800211c:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800217c <bno055_quaternion+0xd8>
 8002120:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 800212a:	7c7b      	ldrb	r3, [r7, #17]
 800212c:	021b      	lsls	r3, r3, #8
 800212e:	b21a      	sxth	r2, r3
 8002130:	7c3b      	ldrb	r3, [r7, #16]
 8002132:	b21b      	sxth	r3, r3
 8002134:	4313      	orrs	r3, r2
 8002136:	b21b      	sxth	r3, r3
 8002138:	ee07 3a90 	vmov	s15, r3
 800213c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002140:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800217c <bno055_quaternion+0xd8>
 8002144:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 800214e:	7cfb      	ldrb	r3, [r7, #19]
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	b21a      	sxth	r2, r3
 8002154:	7cbb      	ldrb	r3, [r7, #18]
 8002156:	b21b      	sxth	r3, r3
 8002158:	4313      	orrs	r3, r2
 800215a:	b21b      	sxth	r3, r3
 800215c:	ee07 3a90 	vmov	s15, r3
 8002160:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002164:	eddf 6a05 	vldr	s13, [pc, #20]	@ 800217c <bno055_quaternion+0xd8>
 8002168:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	371c      	adds	r7, #28
 8002178:	46bd      	mov	sp, r7
 800217a:	bd90      	pop	{r4, r7, pc}
 800217c:	46800000 	.word	0x46800000

08002180 <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 8002180:	b590      	push	{r4, r7, lr}
 8002182:	b0af      	sub	sp, #188	@ 0xbc
 8002184:	af2a      	add	r7, sp, #168	@ 0xa8
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	4608      	mov	r0, r1
 800218a:	4611      	mov	r1, r2
 800218c:	461a      	mov	r2, r3
 800218e:	4603      	mov	r3, r0
 8002190:	70fb      	strb	r3, [r7, #3]
 8002192:	460b      	mov	r3, r1
 8002194:	70bb      	strb	r3, [r7, #2]
 8002196:	4613      	mov	r3, r2
 8002198:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 800219a:	2101      	movs	r1, #1
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f000 fabc 	bl	800271a <bno055_set_page>
 80021a2:	4603      	mov	r3, r0
 80021a4:	73fb      	strb	r3, [r7, #15]
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <bno055_acc_conf+0x30>
        return err;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
 80021ae:	e04b      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80021b0:	2100      	movs	r1, #0
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f91b 	bl	80023ee <bno055_set_opmode>
 80021b8:	4603      	mov	r3, r0
 80021ba:	73fb      	strb	r3, [r7, #15]
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <bno055_acc_conf+0x46>
        return err;
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	e040      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80021c6:	200c      	movs	r0, #12
 80021c8:	f001 fa04 	bl	80035d4 <HAL_Delay>
    u8 config = range | bandwidth | mode;
 80021cc:	78fa      	ldrb	r2, [r7, #3]
 80021ce:	78bb      	ldrb	r3, [r7, #2]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	787b      	ldrb	r3, [r7, #1]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 80021dc:	687c      	ldr	r4, [r7, #4]
 80021de:	2301      	movs	r3, #1
 80021e0:	9329      	str	r3, [sp, #164]	@ 0xa4
 80021e2:	f107 030e 	add.w	r3, r7, #14
 80021e6:	9328      	str	r3, [sp, #160]	@ 0xa0
 80021e8:	2308      	movs	r3, #8
 80021ea:	9327      	str	r3, [sp, #156]	@ 0x9c
 80021ec:	4668      	mov	r0, sp
 80021ee:	f104 0310 	add.w	r3, r4, #16
 80021f2:	229c      	movs	r2, #156	@ 0x9c
 80021f4:	4619      	mov	r1, r3
 80021f6:	f005 f90e 	bl	8007416 <memcpy>
 80021fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80021fe:	f000 fa5e 	bl	80026be <bno055_write_regs>
 8002202:	4603      	mov	r3, r0
 8002204:	73fb      	strb	r3, [r7, #15]
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <bno055_acc_conf+0x90>
        return err;
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	e01b      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	791b      	ldrb	r3, [r3, #4]
 8002214:	4619      	mov	r1, r3
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f8e9 	bl	80023ee <bno055_set_opmode>
 800221c:	4603      	mov	r3, r0
 800221e:	73fb      	strb	r3, [r7, #15]
 8002220:	7bfb      	ldrb	r3, [r7, #15]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <bno055_acc_conf+0xaa>
        return err;
 8002226:	7bfb      	ldrb	r3, [r7, #15]
 8002228:	e00e      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800222a:	2018      	movs	r0, #24
 800222c:	f001 f9d2 	bl	80035d4 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002230:	2100      	movs	r1, #0
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 fa71 	bl	800271a <bno055_set_page>
 8002238:	4603      	mov	r3, r0
 800223a:	73fb      	strb	r3, [r7, #15]
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <bno055_acc_conf+0xc6>
        return err;
 8002242:	7bfb      	ldrb	r3, [r7, #15]
 8002244:	e000      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	bd90      	pop	{r4, r7, pc}

08002250 <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 8002250:	b590      	push	{r4, r7, lr}
 8002252:	b0af      	sub	sp, #188	@ 0xbc
 8002254:	af2a      	add	r7, sp, #168	@ 0xa8
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	4608      	mov	r0, r1
 800225a:	4611      	mov	r1, r2
 800225c:	461a      	mov	r2, r3
 800225e:	4603      	mov	r3, r0
 8002260:	70fb      	strb	r3, [r7, #3]
 8002262:	460b      	mov	r3, r1
 8002264:	70bb      	strb	r3, [r7, #2]
 8002266:	4613      	mov	r3, r2
 8002268:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 800226a:	2101      	movs	r1, #1
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f000 fa54 	bl	800271a <bno055_set_page>
 8002272:	4603      	mov	r3, r0
 8002274:	73fb      	strb	r3, [r7, #15]
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <bno055_gyr_conf+0x30>
        return err;
 800227c:	7bfb      	ldrb	r3, [r7, #15]
 800227e:	e04a      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002280:	2100      	movs	r1, #0
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f8b3 	bl	80023ee <bno055_set_opmode>
 8002288:	4603      	mov	r3, r0
 800228a:	73fb      	strb	r3, [r7, #15]
 800228c:	7bfb      	ldrb	r3, [r7, #15]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <bno055_gyr_conf+0x46>
        return err;
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	e03f      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8002296:	200c      	movs	r0, #12
 8002298:	f001 f99c 	bl	80035d4 <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 800229c:	78fa      	ldrb	r2, [r7, #3]
 800229e:	78bb      	ldrb	r3, [r7, #2]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	733b      	strb	r3, [r7, #12]
 80022a6:	787b      	ldrb	r3, [r7, #1]
 80022a8:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 80022aa:	687c      	ldr	r4, [r7, #4]
 80022ac:	2302      	movs	r3, #2
 80022ae:	9329      	str	r3, [sp, #164]	@ 0xa4
 80022b0:	f107 030c 	add.w	r3, r7, #12
 80022b4:	9328      	str	r3, [sp, #160]	@ 0xa0
 80022b6:	230a      	movs	r3, #10
 80022b8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80022ba:	4668      	mov	r0, sp
 80022bc:	f104 0310 	add.w	r3, r4, #16
 80022c0:	229c      	movs	r2, #156	@ 0x9c
 80022c2:	4619      	mov	r1, r3
 80022c4:	f005 f8a7 	bl	8007416 <memcpy>
 80022c8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80022cc:	f000 f9f7 	bl	80026be <bno055_write_regs>
 80022d0:	4603      	mov	r3, r0
 80022d2:	73fb      	strb	r3, [r7, #15]
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 80022da:	7bfb      	ldrb	r3, [r7, #15]
 80022dc:	e01b      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	791b      	ldrb	r3, [r3, #4]
 80022e2:	4619      	mov	r1, r3
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f000 f882 	bl	80023ee <bno055_set_opmode>
 80022ea:	4603      	mov	r3, r0
 80022ec:	73fb      	strb	r3, [r7, #15]
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <bno055_gyr_conf+0xa8>
        return err;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	e00e      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80022f8:	2018      	movs	r0, #24
 80022fa:	f001 f96b 	bl	80035d4 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80022fe:	2100      	movs	r1, #0
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f000 fa0a 	bl	800271a <bno055_set_page>
 8002306:	4603      	mov	r3, r0
 8002308:	73fb      	strb	r3, [r7, #15]
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <bno055_gyr_conf+0xc4>
        return err;
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	e000      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3714      	adds	r7, #20
 800231a:	46bd      	mov	sp, r7
 800231c:	bd90      	pop	{r4, r7, pc}

0800231e <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 800231e:	b590      	push	{r4, r7, lr}
 8002320:	b0af      	sub	sp, #188	@ 0xbc
 8002322:	af2a      	add	r7, sp, #168	@ 0xa8
 8002324:	6078      	str	r0, [r7, #4]
 8002326:	4608      	mov	r0, r1
 8002328:	4611      	mov	r1, r2
 800232a:	461a      	mov	r2, r3
 800232c:	4603      	mov	r3, r0
 800232e:	70fb      	strb	r3, [r7, #3]
 8002330:	460b      	mov	r3, r1
 8002332:	70bb      	strb	r3, [r7, #2]
 8002334:	4613      	mov	r3, r2
 8002336:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8002338:	2101      	movs	r1, #1
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 f9ed 	bl	800271a <bno055_set_page>
 8002340:	4603      	mov	r3, r0
 8002342:	73fb      	strb	r3, [r7, #15]
 8002344:	7bfb      	ldrb	r3, [r7, #15]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <bno055_mag_conf+0x30>
        return err;
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	e04b      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 800234e:	2100      	movs	r1, #0
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 f84c 	bl	80023ee <bno055_set_opmode>
 8002356:	4603      	mov	r3, r0
 8002358:	73fb      	strb	r3, [r7, #15]
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <bno055_mag_conf+0x46>
        return err;
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	e040      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8002364:	200c      	movs	r0, #12
 8002366:	f001 f935 	bl	80035d4 <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	78bb      	ldrb	r3, [r7, #2]
 800236e:	4313      	orrs	r3, r2
 8002370:	b2da      	uxtb	r2, r3
 8002372:	787b      	ldrb	r3, [r7, #1]
 8002374:	4313      	orrs	r3, r2
 8002376:	b2db      	uxtb	r3, r3
 8002378:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 800237a:	687c      	ldr	r4, [r7, #4]
 800237c:	2301      	movs	r3, #1
 800237e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002380:	f107 030e 	add.w	r3, r7, #14
 8002384:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002386:	2309      	movs	r3, #9
 8002388:	9327      	str	r3, [sp, #156]	@ 0x9c
 800238a:	4668      	mov	r0, sp
 800238c:	f104 0310 	add.w	r3, r4, #16
 8002390:	229c      	movs	r2, #156	@ 0x9c
 8002392:	4619      	mov	r1, r3
 8002394:	f005 f83f 	bl	8007416 <memcpy>
 8002398:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800239c:	f000 f98f 	bl	80026be <bno055_write_regs>
 80023a0:	4603      	mov	r3, r0
 80023a2:	73fb      	strb	r3, [r7, #15]
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <bno055_mag_conf+0x90>
        return err;
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	e01b      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	791b      	ldrb	r3, [r3, #4]
 80023b2:	4619      	mov	r1, r3
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 f81a 	bl	80023ee <bno055_set_opmode>
 80023ba:	4603      	mov	r3, r0
 80023bc:	73fb      	strb	r3, [r7, #15]
 80023be:	7bfb      	ldrb	r3, [r7, #15]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <bno055_mag_conf+0xaa>
        return err;
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	e00e      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80023c8:	2018      	movs	r0, #24
 80023ca:	f001 f903 	bl	80035d4 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80023ce:	2100      	movs	r1, #0
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f000 f9a2 	bl	800271a <bno055_set_page>
 80023d6:	4603      	mov	r3, r0
 80023d8:	73fb      	strb	r3, [r7, #15]
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <bno055_mag_conf+0xc6>
        return err;
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
 80023e2:	e000      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd90      	pop	{r4, r7, pc}

080023ee <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 80023ee:	b590      	push	{r4, r7, lr}
 80023f0:	b0af      	sub	sp, #188	@ 0xbc
 80023f2:	af2a      	add	r7, sp, #168	@ 0xa8
 80023f4:	6078      	str	r0, [r7, #4]
 80023f6:	460b      	mov	r3, r1
 80023f8:	70fb      	strb	r3, [r7, #3]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 80023fa:	687c      	ldr	r4, [r7, #4]
 80023fc:	2301      	movs	r3, #1
 80023fe:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002400:	1cfb      	adds	r3, r7, #3
 8002402:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002404:	233d      	movs	r3, #61	@ 0x3d
 8002406:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002408:	4668      	mov	r0, sp
 800240a:	f104 0310 	add.w	r3, r4, #16
 800240e:	229c      	movs	r2, #156	@ 0x9c
 8002410:	4619      	mov	r1, r3
 8002412:	f005 f800 	bl	8007416 <memcpy>
 8002416:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800241a:	f000 f950 	bl	80026be <bno055_write_regs>
 800241e:	4603      	mov	r3, r0
 8002420:	73fb      	strb	r3, [r7, #15]
 8002422:	7bfb      	ldrb	r3, [r7, #15]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <bno055_set_opmode+0x3e>
        BNO_OK) {
        return err;
 8002428:	7bfb      	ldrb	r3, [r7, #15]
 800242a:	e003      	b.n	8002434 <bno055_set_opmode+0x46>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800242c:	2018      	movs	r0, #24
 800242e:	f001 f8d1 	bl	80035d4 <HAL_Delay>
    return BNO_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	bd90      	pop	{r4, r7, pc}

0800243c <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 800243c:	b590      	push	{r4, r7, lr}
 800243e:	b0af      	sub	sp, #188	@ 0xbc
 8002440:	af2a      	add	r7, sp, #168	@ 0xa8
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	4608      	mov	r0, r1
 8002446:	4611      	mov	r1, r2
 8002448:	461a      	mov	r2, r3
 800244a:	4603      	mov	r3, r0
 800244c:	70fb      	strb	r3, [r7, #3]
 800244e:	460b      	mov	r3, r1
 8002450:	70bb      	strb	r3, [r7, #2]
 8002452:	4613      	mov	r3, r2
 8002454:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002456:	2100      	movs	r1, #0
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ffc8 	bl	80023ee <bno055_set_opmode>
 800245e:	4603      	mov	r3, r0
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	7bfb      	ldrb	r3, [r7, #15]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <bno055_set_unit+0x30>
        return err;
 8002468:	7bfb      	ldrb	r3, [r7, #15]
 800246a:	e04b      	b.n	8002504 <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 800246c:	2100      	movs	r1, #0
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f953 	bl	800271a <bno055_set_page>
 8002474:	4603      	mov	r3, r0
 8002476:	73fb      	strb	r3, [r7, #15]
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <bno055_set_unit+0x46>
        return err;
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	e040      	b.n	8002504 <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 8002482:	78fa      	ldrb	r2, [r7, #3]
 8002484:	78bb      	ldrb	r3, [r7, #2]
 8002486:	4313      	orrs	r3, r2
 8002488:	b2da      	uxtb	r2, r3
 800248a:	787b      	ldrb	r3, [r7, #1]
 800248c:	4313      	orrs	r3, r2
 800248e:	b2da      	uxtb	r2, r3
 8002490:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002494:	4313      	orrs	r3, r2
 8002496:	b2db      	uxtb	r3, r3
 8002498:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 800249a:	687c      	ldr	r4, [r7, #4]
 800249c:	2301      	movs	r3, #1
 800249e:	9329      	str	r3, [sp, #164]	@ 0xa4
 80024a0:	f107 030e 	add.w	r3, r7, #14
 80024a4:	9328      	str	r3, [sp, #160]	@ 0xa0
 80024a6:	233b      	movs	r3, #59	@ 0x3b
 80024a8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80024aa:	4668      	mov	r0, sp
 80024ac:	f104 0310 	add.w	r3, r4, #16
 80024b0:	229c      	movs	r2, #156	@ 0x9c
 80024b2:	4619      	mov	r1, r3
 80024b4:	f004 ffaf 	bl	8007416 <memcpy>
 80024b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80024bc:	f000 f8ff 	bl	80026be <bno055_write_regs>
 80024c0:	4603      	mov	r3, r0
 80024c2:	73fb      	strb	r3, [r7, #15]
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <bno055_set_unit+0x92>
        return err;
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	e01a      	b.n	8002504 <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	78ba      	ldrb	r2, [r7, #2]
 80024d2:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	787a      	ldrb	r2, [r7, #1]
 80024d8:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80024e0:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	791b      	ldrb	r3, [r3, #4]
 80024ec:	4619      	mov	r1, r3
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7ff ff7d 	bl	80023ee <bno055_set_opmode>
 80024f4:	4603      	mov	r3, r0
 80024f6:	73fb      	strb	r3, [r7, #15]
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <bno055_set_unit+0xc6>
        return err;
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
 8002500:	e000      	b.n	8002504 <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	bd90      	pop	{r4, r7, pc}

0800250c <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 800250c:	b590      	push	{r4, r7, lr}
 800250e:	b0af      	sub	sp, #188	@ 0xbc
 8002510:	af2a      	add	r7, sp, #168	@ 0xa8
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 800251e:	2304      	movs	r3, #4
 8002520:	e04d      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8002522:	2100      	movs	r1, #0
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff ff62 	bl	80023ee <bno055_set_opmode>
 800252a:	4603      	mov	r3, r0
 800252c:	73fb      	strb	r3, [r7, #15]
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <bno055_set_pwr_mode+0x2c>
        return err;
 8002534:	7bfb      	ldrb	r3, [r7, #15]
 8002536:	e042      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002538:	2100      	movs	r1, #0
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f8ed 	bl	800271a <bno055_set_page>
 8002540:	4603      	mov	r3, r0
 8002542:	73fb      	strb	r3, [r7, #15]
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <bno055_set_pwr_mode+0x42>
        return err;
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	e037      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 800254e:	687c      	ldr	r4, [r7, #4]
 8002550:	2301      	movs	r3, #1
 8002552:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002554:	1cfb      	adds	r3, r7, #3
 8002556:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002558:	233e      	movs	r3, #62	@ 0x3e
 800255a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800255c:	4668      	mov	r0, sp
 800255e:	f104 0310 	add.w	r3, r4, #16
 8002562:	229c      	movs	r2, #156	@ 0x9c
 8002564:	4619      	mov	r1, r3
 8002566:	f004 ff56 	bl	8007416 <memcpy>
 800256a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800256e:	f000 f8a6 	bl	80026be <bno055_write_regs>
 8002572:	4603      	mov	r3, r0
 8002574:	73fb      	strb	r3, [r7, #15]
 8002576:	7bfb      	ldrb	r3, [r7, #15]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 800257c:	7bfb      	ldrb	r3, [r7, #15]
 800257e:	e01e      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 8002580:	78fa      	ldrb	r2, [r7, #3]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002586:	2100      	movs	r1, #0
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 f8c6 	bl	800271a <bno055_set_page>
 800258e:	4603      	mov	r3, r0
 8002590:	73fb      	strb	r3, [r7, #15]
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <bno055_set_pwr_mode+0x90>
        return err;
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	e010      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	791b      	ldrb	r3, [r3, #4]
 80025a0:	4619      	mov	r1, r3
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7ff ff23 	bl	80023ee <bno055_set_opmode>
 80025a8:	4603      	mov	r3, r0
 80025aa:	73fb      	strb	r3, [r7, #15]
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <bno055_set_pwr_mode+0xaa>
        return err;
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	e003      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 80025b6:	2002      	movs	r0, #2
 80025b8:	f001 f80c 	bl	80035d4 <HAL_Delay>
    return BNO_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3714      	adds	r7, #20
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd90      	pop	{r4, r7, pc}

080025c6 <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 80025c6:	b590      	push	{r4, r7, lr}
 80025c8:	b0af      	sub	sp, #188	@ 0xbc
 80025ca:	af2a      	add	r7, sp, #168	@ 0xa8
 80025cc:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 80025ce:	2320      	movs	r3, #32
 80025d0:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 80025d2:	687c      	ldr	r4, [r7, #4]
 80025d4:	2301      	movs	r3, #1
 80025d6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80025d8:	f107 030f 	add.w	r3, r7, #15
 80025dc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80025de:	233f      	movs	r3, #63	@ 0x3f
 80025e0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80025e2:	4668      	mov	r0, sp
 80025e4:	f104 0310 	add.w	r3, r4, #16
 80025e8:	229c      	movs	r2, #156	@ 0x9c
 80025ea:	4619      	mov	r1, r3
 80025ec:	f004 ff13 	bl	8007416 <memcpy>
 80025f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80025f4:	f000 f863 	bl	80026be <bno055_write_regs>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <bno055_reset+0x3e>
    }
    return BNO_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	bd90      	pop	{r4, r7, pc}

0800260c <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 800260c:	b590      	push	{r4, r7, lr}
 800260e:	b0af      	sub	sp, #188	@ 0xbc
 8002610:	af2a      	add	r7, sp, #168	@ 0xa8
 8002612:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 8002614:	2300      	movs	r3, #0
 8002616:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8002618:	687c      	ldr	r4, [r7, #4]
 800261a:	2301      	movs	r3, #1
 800261c:	9329      	str	r3, [sp, #164]	@ 0xa4
 800261e:	f107 030f 	add.w	r3, r7, #15
 8002622:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002624:	233f      	movs	r3, #63	@ 0x3f
 8002626:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002628:	4668      	mov	r0, sp
 800262a:	f104 0310 	add.w	r3, r4, #16
 800262e:	229c      	movs	r2, #156	@ 0x9c
 8002630:	4619      	mov	r1, r3
 8002632:	f004 fef0 	bl	8007416 <memcpy>
 8002636:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800263a:	f000 f840 	bl	80026be <bno055_write_regs>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <bno055_on+0x3c>
        return BNO_ERR_I2C;
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <bno055_on+0x3e>
    }
    return BNO_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	bd90      	pop	{r4, r7, pc}

08002652 <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 8002652:	b084      	sub	sp, #16
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af02      	add	r7, sp, #8
 800265a:	f107 0c10 	add.w	ip, r7, #16
 800265e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 8002662:	6938      	ldr	r0, [r7, #16]
 8002664:	7dbb      	ldrb	r3, [r7, #22]
 8002666:	4619      	mov	r1, r3
 8002668:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 800266c:	f04f 33ff 	mov.w	r3, #4294967295
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	2301      	movs	r3, #1
 8002674:	f001 ff8c 	bl	8004590 <HAL_I2C_Master_Transmit>
 8002678:	4603      	mov	r3, r0
 800267a:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 800267c:	79fb      	ldrb	r3, [r7, #7]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 8002682:	2301      	movs	r3, #1
 8002684:	e014      	b.n	80026b0 <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 8002686:	6938      	ldr	r0, [r7, #16]
 8002688:	7dbb      	ldrb	r3, [r7, #22]
 800268a:	4619      	mov	r1, r3
 800268c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002690:	b29b      	uxth	r3, r3
 8002692:	f04f 32ff 	mov.w	r2, #4294967295
 8002696:	9200      	str	r2, [sp, #0]
 8002698:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800269c:	f002 f876 	bl	800478c <HAL_I2C_Master_Receive>
 80026a0:	4603      	mov	r3, r0
 80026a2:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e000      	b.n	80026b0 <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026ba:	b004      	add	sp, #16
 80026bc:	4770      	bx	lr

080026be <bno055_write_regs>:

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 80026be:	b084      	sub	sp, #16
 80026c0:	b5b0      	push	{r4, r5, r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af04      	add	r7, sp, #16
 80026c6:	f107 0418 	add.w	r4, r7, #24
 80026ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 80026ce:	69b8      	ldr	r0, [r7, #24]
 80026d0:	7fbb      	ldrb	r3, [r7, #30]
 80026d2:	461d      	mov	r5, r3
 80026d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026d8:	b29a      	uxth	r2, r3
 80026da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80026de:	b299      	uxth	r1, r3
 80026e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	f04f 34ff 	mov.w	r4, #4294967295
 80026ea:	9402      	str	r4, [sp, #8]
 80026ec:	9301      	str	r3, [sp, #4]
 80026ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	460b      	mov	r3, r1
 80026f6:	4629      	mov	r1, r5
 80026f8:	f002 fa7a 	bl	8004bf0 <HAL_I2C_Mem_Write>
 80026fc:	4603      	mov	r3, r0
 80026fe:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <bno055_write_regs+0x4c>
        return BNO_ERR_I2C;
 8002706:	2301      	movs	r3, #1
 8002708:	e000      	b.n	800270c <bno055_write_regs+0x4e>
    }
    return BNO_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002716:	b004      	add	sp, #16
 8002718:	4770      	bx	lr

0800271a <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 800271a:	b590      	push	{r4, r7, lr}
 800271c:	b0af      	sub	sp, #188	@ 0xbc
 800271e:	af2a      	add	r7, sp, #168	@ 0xa8
 8002720:	6078      	str	r0, [r7, #4]
 8002722:	460b      	mov	r3, r1
 8002724:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	7b5a      	ldrb	r2, [r3, #13]
 800272a:	78fb      	ldrb	r3, [r7, #3]
 800272c:	429a      	cmp	r2, r3
 800272e:	d001      	beq.n	8002734 <bno055_set_page+0x1a>
        return BNO_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	e024      	b.n	800277e <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 8002734:	78fb      	ldrb	r3, [r7, #3]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d901      	bls.n	800273e <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 800273a:	2302      	movs	r3, #2
 800273c:	e01f      	b.n	800277e <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 800273e:	687c      	ldr	r4, [r7, #4]
 8002740:	2301      	movs	r3, #1
 8002742:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002744:	1cfb      	adds	r3, r7, #3
 8002746:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002748:	2307      	movs	r3, #7
 800274a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800274c:	4668      	mov	r0, sp
 800274e:	f104 0310 	add.w	r3, r4, #16
 8002752:	229c      	movs	r2, #156	@ 0x9c
 8002754:	4619      	mov	r1, r3
 8002756:	f004 fe5e 	bl	8007416 <memcpy>
 800275a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800275e:	f7ff ffae 	bl	80026be <bno055_write_regs>
 8002762:	4603      	mov	r3, r0
 8002764:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8002766:	7bfb      	ldrb	r3, [r7, #15]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <bno055_set_page+0x56>
        return err;
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	e006      	b.n	800277e <bno055_set_page+0x64>
    }
    imu->_page = page;
 8002770:	78fa      	ldrb	r2, [r7, #3]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 8002776:	2002      	movs	r0, #2
 8002778:	f000 ff2c 	bl	80035d4 <HAL_Delay>
    return BNO_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	bd90      	pop	{r4, r7, pc}
	...

08002788 <bno055_err_str>:

char* bno055_err_str(const error_bno err) {
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	71fb      	strb	r3, [r7, #7]
    switch (err) {
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	2b06      	cmp	r3, #6
 8002796:	d81f      	bhi.n	80027d8 <bno055_err_str+0x50>
 8002798:	a201      	add	r2, pc, #4	@ (adr r2, 80027a0 <bno055_err_str+0x18>)
 800279a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800279e:	bf00      	nop
 80027a0:	080027bd 	.word	0x080027bd
 80027a4:	080027c1 	.word	0x080027c1
 80027a8:	080027c5 	.word	0x080027c5
 80027ac:	080027d1 	.word	0x080027d1
 80027b0:	080027c9 	.word	0x080027c9
 80027b4:	080027cd 	.word	0x080027cd
 80027b8:	080027d5 	.word	0x080027d5
        case BNO_OK:
            return "[BNO] Ok!";
 80027bc:	4b0a      	ldr	r3, [pc, #40]	@ (80027e8 <bno055_err_str+0x60>)
 80027be:	e00c      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_I2C:
            return "[BNO] I2C error!";
 80027c0:	4b0a      	ldr	r3, [pc, #40]	@ (80027ec <bno055_err_str+0x64>)
 80027c2:	e00a      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_PAGE_TOO_HIGH:
            return "[BNO] Page setting to high.";
 80027c4:	4b0a      	ldr	r3, [pc, #40]	@ (80027f0 <bno055_err_str+0x68>)
 80027c6:	e008      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_NULL_PTR:
            return "[BNO] BNO struct is nullpointer.";
 80027c8:	4b0a      	ldr	r3, [pc, #40]	@ (80027f4 <bno055_err_str+0x6c>)
 80027ca:	e006      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_AXIS_REMAP:
            return "[BNO] Axis remap error!";
 80027cc:	4b0a      	ldr	r3, [pc, #40]	@ (80027f8 <bno055_err_str+0x70>)
 80027ce:	e004      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_SETTING_PAGE:
            return "[BNO] TODO";
 80027d0:	4b0a      	ldr	r3, [pc, #40]	@ (80027fc <bno055_err_str+0x74>)
 80027d2:	e002      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_WRONG_CHIP_ID:
            return "[BNO] Wrong Chip ID.";
 80027d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002800 <bno055_err_str+0x78>)
 80027d6:	e000      	b.n	80027da <bno055_err_str+0x52>
    }
    return "[BNO] Ok!";
 80027d8:	4b03      	ldr	r3, [pc, #12]	@ (80027e8 <bno055_err_str+0x60>)
}
 80027da:	4618      	mov	r0, r3
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	08008ef8 	.word	0x08008ef8
 80027ec:	08008f04 	.word	0x08008f04
 80027f0:	08008f18 	.word	0x08008f18
 80027f4:	08008f34 	.word	0x08008f34
 80027f8:	08008f58 	.word	0x08008f58
 80027fc:	08008f70 	.word	0x08008f70
 8002800:	08008f7c 	.word	0x08008f7c

08002804 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800280c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002810:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d013      	beq.n	8002844 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800281c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002820:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002824:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00b      	beq.n	8002844 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800282c:	e000      	b.n	8002830 <ITM_SendChar+0x2c>
    {
      __NOP();
 800282e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002830:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0f9      	beq.n	800282e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800283a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002844:	687b      	ldr	r3, [r7, #4]
}
 8002846:	4618      	mov	r0, r3
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
	...

08002854 <ADC_Select_CH0>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ADC_Select_CH0 (void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800285a:	463b      	mov	r3, r7
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	609a      	str	r2, [r3, #8]
 8002864:	60da      	str	r2, [r3, #12]

	  sConfig.Channel = ADC_CHANNEL_0;
 8002866:	2300      	movs	r3, #0
 8002868:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 800286a:	2301      	movs	r3, #1
 800286c:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800286e:	2302      	movs	r3, #2
 8002870:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002872:	463b      	mov	r3, r7
 8002874:	4619      	mov	r1, r3
 8002876:	4806      	ldr	r0, [pc, #24]	@ (8002890 <ADC_Select_CH0+0x3c>)
 8002878:	f001 f894 	bl	80039a4 <HAL_ADC_ConfigChannel>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <ADC_Select_CH0+0x32>
	  {
	    Error_Handler();
 8002882:	f000 fc1d 	bl	80030c0 <Error_Handler>
	  }
}
 8002886:	bf00      	nop
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	200001f8 	.word	0x200001f8

08002894 <ADC_Select_CH1>:

void ADC_Select_CH1 (void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800289a:	463b      	mov	r3, r7
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	605a      	str	r2, [r3, #4]
 80028a2:	609a      	str	r2, [r3, #8]
 80028a4:	60da      	str	r2, [r3, #12]

	  sConfig.Channel = ADC_CHANNEL_1;
 80028a6:	2301      	movs	r3, #1
 80028a8:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 80028aa:	2301      	movs	r3, #1
 80028ac:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80028ae:	2302      	movs	r3, #2
 80028b0:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028b2:	463b      	mov	r3, r7
 80028b4:	4619      	mov	r1, r3
 80028b6:	4806      	ldr	r0, [pc, #24]	@ (80028d0 <ADC_Select_CH1+0x3c>)
 80028b8:	f001 f874 	bl	80039a4 <HAL_ADC_ConfigChannel>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <ADC_Select_CH1+0x32>
	  {
	    Error_Handler();
 80028c2:	f000 fbfd 	bl	80030c0 <Error_Handler>
	  }
}
 80028c6:	bf00      	nop
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	200001f8 	.word	0x200001f8

080028d4 <ADC_Select_CH4>:

void ADC_Select_CH4 (void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80028da:	463b      	mov	r3, r7
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	60da      	str	r2, [r3, #12]

	  sConfig.Channel = ADC_CHANNEL_4;
 80028e6:	2304      	movs	r3, #4
 80028e8:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 80028ea:	2301      	movs	r3, #1
 80028ec:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80028ee:	2302      	movs	r3, #2
 80028f0:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028f2:	463b      	mov	r3, r7
 80028f4:	4619      	mov	r1, r3
 80028f6:	4806      	ldr	r0, [pc, #24]	@ (8002910 <ADC_Select_CH4+0x3c>)
 80028f8:	f001 f854 	bl	80039a4 <HAL_ADC_ConfigChannel>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <ADC_Select_CH4+0x32>
	  {
		Error_Handler();
 8002902:	f000 fbdd 	bl	80030c0 <Error_Handler>
	  }
}
 8002906:	bf00      	nop
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200001f8 	.word	0x200001f8

08002914 <remap_val>:


float remap_val(float value, float in_min, float in_max, float out_min, float out_max)
{
 8002914:	b480      	push	{r7}
 8002916:	b087      	sub	sp, #28
 8002918:	af00      	add	r7, sp, #0
 800291a:	ed87 0a05 	vstr	s0, [r7, #20]
 800291e:	edc7 0a04 	vstr	s1, [r7, #16]
 8002922:	ed87 1a03 	vstr	s2, [r7, #12]
 8002926:	edc7 1a02 	vstr	s3, [r7, #8]
 800292a:	ed87 2a01 	vstr	s4, [r7, #4]
	return (value - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800292e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002932:	edd7 7a04 	vldr	s15, [r7, #16]
 8002936:	ee37 7a67 	vsub.f32	s14, s14, s15
 800293a:	edd7 6a01 	vldr	s13, [r7, #4]
 800293e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002942:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002946:	ee67 6a27 	vmul.f32	s13, s14, s15
 800294a:	ed97 7a03 	vldr	s14, [r7, #12]
 800294e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002952:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800295a:	edd7 7a02 	vldr	s15, [r7, #8]
 800295e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002962:	eeb0 0a67 	vmov.f32	s0, s15
 8002966:	371c      	adds	r7, #28
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002974:	b0b7      	sub	sp, #220	@ 0xdc
 8002976:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002978:	f000 fdba 	bl	80034f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800297c:	f000 fa18 	bl	8002db0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002980:	f000 fb12 	bl	8002fa8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002984:	f000 fae6 	bl	8002f54 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8002988:	f000 fa7c 	bl	8002e84 <MX_ADC1_Init>
  MX_I2C1_Init();
 800298c:	f000 fab4 	bl	8002ef8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */


  bno = (bno055_t)
 8002990:	4ba0      	ldr	r3, [pc, #640]	@ (8002c14 <main+0x2a4>)
 8002992:	4618      	mov	r0, r3
 8002994:	23ac      	movs	r3, #172	@ 0xac
 8002996:	461a      	mov	r2, r3
 8002998:	2100      	movs	r1, #0
 800299a:	f004 fcbd 	bl	8007318 <memset>
 800299e:	4b9d      	ldr	r3, [pc, #628]	@ (8002c14 <main+0x2a4>)
 80029a0:	4a9d      	ldr	r2, [pc, #628]	@ (8002c18 <main+0x2a8>)
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	4b9b      	ldr	r3, [pc, #620]	@ (8002c14 <main+0x2a4>)
 80029a6:	2208      	movs	r2, #8
 80029a8:	711a      	strb	r2, [r3, #4]
 80029aa:	4b9a      	ldr	r3, [pc, #616]	@ (8002c14 <main+0x2a4>)
 80029ac:	2229      	movs	r2, #41	@ 0x29
 80029ae:	719a      	strb	r2, [r3, #6]
  {
	.i2c = &hi2c1, .addr = BNO_ADDR, .mode = BNO_MODE_IMU, ._temp_unit = 0,
	// .ptr = &bno,
  };
	HAL_Delay(1000);
 80029b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80029b4:	f000 fe0e 	bl	80035d4 <HAL_Delay>

	if ((err = bno055_init(&bno)) == BNO_OK)
 80029b8:	4896      	ldr	r0, [pc, #600]	@ (8002c14 <main+0x2a4>)
 80029ba:	f7fe fa75 	bl	8000ea8 <bno055_init>
 80029be:	4603      	mov	r3, r0
 80029c0:	461a      	mov	r2, r3
 80029c2:	4b96      	ldr	r3, [pc, #600]	@ (8002c1c <main+0x2ac>)
 80029c4:	701a      	strb	r2, [r3, #0]
 80029c6:	4b95      	ldr	r3, [pc, #596]	@ (8002c1c <main+0x2ac>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d106      	bne.n	80029dc <main+0x6c>
	{
		printf("[+] BNO055 init success\r\n");
 80029ce:	4894      	ldr	r0, [pc, #592]	@ (8002c20 <main+0x2b0>)
 80029d0:	f004 fbc2 	bl	8007158 <puts>
		HAL_Delay(100);
 80029d4:	2064      	movs	r0, #100	@ 0x64
 80029d6:	f000 fdfd 	bl	80035d4 <HAL_Delay>
 80029da:	e00d      	b.n	80029f8 <main+0x88>
	}
	else
	{
		printf("[!] BNO055 init failed\r\n");
 80029dc:	4891      	ldr	r0, [pc, #580]	@ (8002c24 <main+0x2b4>)
 80029de:	f004 fbbb 	bl	8007158 <puts>
		printf("%s\n", bno055_err_str(err));
 80029e2:	4b8e      	ldr	r3, [pc, #568]	@ (8002c1c <main+0x2ac>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff fece 	bl	8002788 <bno055_err_str>
 80029ec:	4603      	mov	r3, r0
 80029ee:	4618      	mov	r0, r3
 80029f0:	f004 fbb2 	bl	8007158 <puts>
		Error_Handler();
 80029f4:	f000 fb64 	bl	80030c0 <Error_Handler>
	}
		HAL_Delay(100);
 80029f8:	2064      	movs	r0, #100	@ 0x64
 80029fa:	f000 fdeb 	bl	80035d4 <HAL_Delay>
		err = bno055_set_unit(&bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS, BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG);
 80029fe:	2300      	movs	r3, #0
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	2300      	movs	r3, #0
 8002a04:	2200      	movs	r2, #0
 8002a06:	2100      	movs	r1, #0
 8002a08:	4882      	ldr	r0, [pc, #520]	@ (8002c14 <main+0x2a4>)
 8002a0a:	f7ff fd17 	bl	800243c <bno055_set_unit>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	461a      	mov	r2, r3
 8002a12:	4b82      	ldr	r3, [pc, #520]	@ (8002c1c <main+0x2ac>)
 8002a14:	701a      	strb	r2, [r3, #0]
	if (err != BNO_OK)
 8002a16:	4b81      	ldr	r3, [pc, #516]	@ (8002c1c <main+0x2ac>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d006      	beq.n	8002a2c <main+0xbc>
	{
		printf("[BNO] Failed to set units. Err: %d\r\n", err);
 8002a1e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c1c <main+0x2ac>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	4619      	mov	r1, r3
 8002a24:	4880      	ldr	r0, [pc, #512]	@ (8002c28 <main+0x2b8>)
 8002a26:	f004 fb2f 	bl	8007088 <iprintf>
 8002a2a:	e002      	b.n	8002a32 <main+0xc2>
	}
	else
	{
		printf("[BNO] Unit selection success\r\n");
 8002a2c:	487f      	ldr	r0, [pc, #508]	@ (8002c2c <main+0x2bc>)
 8002a2e:	f004 fb93 	bl	8007158 <puts>
	}

	HAL_Delay(1000);
 8002a32:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a36:	f000 fdcd 	bl	80035d4 <HAL_Delay>
	bno055_euler_t eul = {0, 0, 0};
 8002a3a:	f04f 0300 	mov.w	r3, #0
 8002a3e:	603b      	str	r3, [r7, #0]
 8002a40:	f04f 0300 	mov.w	r3, #0
 8002a44:	607b      	str	r3, [r7, #4]
 8002a46:	f04f 0300 	mov.w	r3, #0
 8002a4a:	60bb      	str	r3, [r7, #8]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  bno.euler(&bno, &eul);
 8002a4c:	4b71      	ldr	r3, [pc, #452]	@ (8002c14 <main+0x2a4>)
 8002a4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a52:	463a      	mov	r2, r7
 8002a54:	4611      	mov	r1, r2
 8002a56:	486f      	ldr	r0, [pc, #444]	@ (8002c14 <main+0x2a4>)
 8002a58:	4798      	blx	r3
	  new_yaw = (int)eul.yaw;
 8002a5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a62:	ee17 2a90 	vmov	r2, s15
 8002a66:	4b72      	ldr	r3, [pc, #456]	@ (8002c30 <main+0x2c0>)
 8002a68:	601a      	str	r2, [r3, #0]
	  new_yaw = (new_yaw + 180) % 360;
 8002a6a:	4b71      	ldr	r3, [pc, #452]	@ (8002c30 <main+0x2c0>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f103 02b4 	add.w	r2, r3, #180	@ 0xb4
 8002a72:	08d3      	lsrs	r3, r2, #3
 8002a74:	496f      	ldr	r1, [pc, #444]	@ (8002c34 <main+0x2c4>)
 8002a76:	fba1 1303 	umull	r1, r3, r1, r3
 8002a7a:	089b      	lsrs	r3, r3, #2
 8002a7c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8002a80:	fb01 f303 	mul.w	r3, r1, r3
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	4a6a      	ldr	r2, [pc, #424]	@ (8002c30 <main+0x2c0>)
 8002a88:	6013      	str	r3, [r2, #0]

	  ADC_Select_CH0();
 8002a8a:	f7ff fee3 	bl	8002854 <ADC_Select_CH0>
	  HAL_ADC_Start(&hadc1);
 8002a8e:	486a      	ldr	r0, [pc, #424]	@ (8002c38 <main+0x2c8>)
 8002a90:	f000 fe08 	bl	80036a4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8002a94:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002a98:	4867      	ldr	r0, [pc, #412]	@ (8002c38 <main+0x2c8>)
 8002a9a:	f000 feea 	bl	8003872 <HAL_ADC_PollForConversion>
	  pot_one = HAL_ADC_GetValue(&hadc1);
 8002a9e:	4866      	ldr	r0, [pc, #408]	@ (8002c38 <main+0x2c8>)
 8002aa0:	f000 ff72 	bl	8003988 <HAL_ADC_GetValue>
 8002aa4:	ee07 0a90 	vmov	s15, r0
 8002aa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aac:	4b63      	ldr	r3, [pc, #396]	@ (8002c3c <main+0x2cc>)
 8002aae:	edc3 7a00 	vstr	s15, [r3]
	  kp = pot_one / 200;
 8002ab2:	4b62      	ldr	r3, [pc, #392]	@ (8002c3c <main+0x2cc>)
 8002ab4:	ed93 7a00 	vldr	s14, [r3]
 8002ab8:	eddf 6a61 	vldr	s13, [pc, #388]	@ 8002c40 <main+0x2d0>
 8002abc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ac0:	4b60      	ldr	r3, [pc, #384]	@ (8002c44 <main+0x2d4>)
 8002ac2:	edc3 7a00 	vstr	s15, [r3]
	  HAL_ADC_Stop(&hadc1);
 8002ac6:	485c      	ldr	r0, [pc, #368]	@ (8002c38 <main+0x2c8>)
 8002ac8:	f000 fea0 	bl	800380c <HAL_ADC_Stop>

	  ADC_Select_CH1();
 8002acc:	f7ff fee2 	bl	8002894 <ADC_Select_CH1>
	  HAL_ADC_Start(&hadc1);
 8002ad0:	4859      	ldr	r0, [pc, #356]	@ (8002c38 <main+0x2c8>)
 8002ad2:	f000 fde7 	bl	80036a4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8002ad6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002ada:	4857      	ldr	r0, [pc, #348]	@ (8002c38 <main+0x2c8>)
 8002adc:	f000 fec9 	bl	8003872 <HAL_ADC_PollForConversion>
	  pot_two = HAL_ADC_GetValue(&hadc1);
 8002ae0:	4855      	ldr	r0, [pc, #340]	@ (8002c38 <main+0x2c8>)
 8002ae2:	f000 ff51 	bl	8003988 <HAL_ADC_GetValue>
 8002ae6:	ee07 0a90 	vmov	s15, r0
 8002aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aee:	4b56      	ldr	r3, [pc, #344]	@ (8002c48 <main+0x2d8>)
 8002af0:	edc3 7a00 	vstr	s15, [r3]
	  ki = pot_two / 800;
 8002af4:	4b54      	ldr	r3, [pc, #336]	@ (8002c48 <main+0x2d8>)
 8002af6:	ed93 7a00 	vldr	s14, [r3]
 8002afa:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8002c4c <main+0x2dc>
 8002afe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b02:	4b53      	ldr	r3, [pc, #332]	@ (8002c50 <main+0x2e0>)
 8002b04:	edc3 7a00 	vstr	s15, [r3]
	  HAL_ADC_Stop(&hadc1);
 8002b08:	484b      	ldr	r0, [pc, #300]	@ (8002c38 <main+0x2c8>)
 8002b0a:	f000 fe7f 	bl	800380c <HAL_ADC_Stop>

	  ADC_Select_CH4();
 8002b0e:	f7ff fee1 	bl	80028d4 <ADC_Select_CH4>
	  HAL_ADC_Start(&hadc1);
 8002b12:	4849      	ldr	r0, [pc, #292]	@ (8002c38 <main+0x2c8>)
 8002b14:	f000 fdc6 	bl	80036a4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8002b18:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002b1c:	4846      	ldr	r0, [pc, #280]	@ (8002c38 <main+0x2c8>)
 8002b1e:	f000 fea8 	bl	8003872 <HAL_ADC_PollForConversion>
	  pot_three = HAL_ADC_GetValue(&hadc1);
 8002b22:	4845      	ldr	r0, [pc, #276]	@ (8002c38 <main+0x2c8>)
 8002b24:	f000 ff30 	bl	8003988 <HAL_ADC_GetValue>
 8002b28:	ee07 0a90 	vmov	s15, r0
 8002b2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b30:	4b48      	ldr	r3, [pc, #288]	@ (8002c54 <main+0x2e4>)
 8002b32:	edc3 7a00 	vstr	s15, [r3]
	  kd = pot_three;
 8002b36:	4b47      	ldr	r3, [pc, #284]	@ (8002c54 <main+0x2e4>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a47      	ldr	r2, [pc, #284]	@ (8002c58 <main+0x2e8>)
 8002b3c:	6013      	str	r3, [r2, #0]
	  HAL_ADC_Stop(&hadc1);
 8002b3e:	483e      	ldr	r0, [pc, #248]	@ (8002c38 <main+0x2c8>)
 8002b40:	f000 fe64 	bl	800380c <HAL_ADC_Stop>


	  heading = new_yaw;
 8002b44:	4b3a      	ldr	r3, [pc, #232]	@ (8002c30 <main+0x2c0>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	ee07 3a90 	vmov	s15, r3
 8002b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b50:	4b42      	ldr	r3, [pc, #264]	@ (8002c5c <main+0x2ec>)
 8002b52:	edc3 7a00 	vstr	s15, [r3]
	  heading_error = heading_setpoint - heading;
 8002b56:	4b42      	ldr	r3, [pc, #264]	@ (8002c60 <main+0x2f0>)
 8002b58:	ed93 7a00 	vldr	s14, [r3]
 8002b5c:	4b3f      	ldr	r3, [pc, #252]	@ (8002c5c <main+0x2ec>)
 8002b5e:	edd3 7a00 	vldr	s15, [r3]
 8002b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b66:	4b3f      	ldr	r3, [pc, #252]	@ (8002c64 <main+0x2f4>)
 8002b68:	edc3 7a00 	vstr	s15, [r3]
	  PID_p = kp *heading_error;
 8002b6c:	4b35      	ldr	r3, [pc, #212]	@ (8002c44 <main+0x2d4>)
 8002b6e:	ed93 7a00 	vldr	s14, [r3]
 8002b72:	4b3c      	ldr	r3, [pc, #240]	@ (8002c64 <main+0x2f4>)
 8002b74:	edd3 7a00 	vldr	s15, [r3]
 8002b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b7c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c68 <main+0x2f8>)
 8002b7e:	edc3 7a00 	vstr	s15, [r3]

	  heading_difference = heading_error - heading_prev_error;
 8002b82:	4b38      	ldr	r3, [pc, #224]	@ (8002c64 <main+0x2f4>)
 8002b84:	ed93 7a00 	vldr	s14, [r3]
 8002b88:	4b38      	ldr	r3, [pc, #224]	@ (8002c6c <main+0x2fc>)
 8002b8a:	edd3 7a00 	vldr	s15, [r3]
 8002b8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b92:	4b37      	ldr	r3, [pc, #220]	@ (8002c70 <main+0x300>)
 8002b94:	edc3 7a00 	vstr	s15, [r3]
	  PID_d = kd*((heading_error - heading_prev_error)/period);
 8002b98:	4b32      	ldr	r3, [pc, #200]	@ (8002c64 <main+0x2f4>)
 8002b9a:	ed93 7a00 	vldr	s14, [r3]
 8002b9e:	4b33      	ldr	r3, [pc, #204]	@ (8002c6c <main+0x2fc>)
 8002ba0:	edd3 7a00 	vldr	s15, [r3]
 8002ba4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002ba8:	4b32      	ldr	r3, [pc, #200]	@ (8002c74 <main+0x304>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	ee07 3a90 	vmov	s15, r3
 8002bb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bb8:	4b27      	ldr	r3, [pc, #156]	@ (8002c58 <main+0x2e8>)
 8002bba:	edd3 7a00 	vldr	s15, [r3]
 8002bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c78 <main+0x308>)
 8002bc4:	edc3 7a00 	vstr	s15, [r3]

	  if(heading_error > -3 && heading_error < 3)
 8002bc8:	4b26      	ldr	r3, [pc, #152]	@ (8002c64 <main+0x2f4>)
 8002bca:	edd3 7a00 	vldr	s15, [r3]
 8002bce:	eeb8 7a08 	vmov.f32	s14, #136	@ 0xc0400000 -3.0
 8002bd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bda:	dd51      	ble.n	8002c80 <main+0x310>
 8002bdc:	4b21      	ldr	r3, [pc, #132]	@ (8002c64 <main+0x2f4>)
 8002bde:	edd3 7a00 	vldr	s15, [r3]
 8002be2:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bee:	d547      	bpl.n	8002c80 <main+0x310>
	  {
		  PID_i = PID_i + (ki * heading_error);
 8002bf0:	4b17      	ldr	r3, [pc, #92]	@ (8002c50 <main+0x2e0>)
 8002bf2:	ed93 7a00 	vldr	s14, [r3]
 8002bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c64 <main+0x2f4>)
 8002bf8:	edd3 7a00 	vldr	s15, [r3]
 8002bfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c00:	4b1e      	ldr	r3, [pc, #120]	@ (8002c7c <main+0x30c>)
 8002c02:	edd3 7a00 	vldr	s15, [r3]
 8002c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002c7c <main+0x30c>)
 8002c0c:	edc3 7a00 	vstr	s15, [r3]
 8002c10:	e03a      	b.n	8002c88 <main+0x318>
 8002c12:	bf00      	nop
 8002c14:	200002dc 	.word	0x200002dc
 8002c18:	20000240 	.word	0x20000240
 8002c1c:	20000388 	.word	0x20000388
 8002c20:	08008f94 	.word	0x08008f94
 8002c24:	08008fb0 	.word	0x08008fb0
 8002c28:	08008fc8 	.word	0x08008fc8
 8002c2c:	08008ff0 	.word	0x08008ff0
 8002c30:	20000398 	.word	0x20000398
 8002c34:	16c16c17 	.word	0x16c16c17
 8002c38:	200001f8 	.word	0x200001f8
 8002c3c:	200003bc 	.word	0x200003bc
 8002c40:	43480000 	.word	0x43480000
 8002c44:	200003b0 	.word	0x200003b0
 8002c48:	200003c0 	.word	0x200003c0
 8002c4c:	44480000 	.word	0x44480000
 8002c50:	200003b4 	.word	0x200003b4
 8002c54:	200003c4 	.word	0x200003c4
 8002c58:	200003b8 	.word	0x200003b8
 8002c5c:	2000038c 	.word	0x2000038c
 8002c60:	20000000 	.word	0x20000000
 8002c64:	20000390 	.word	0x20000390
 8002c68:	200003a0 	.word	0x200003a0
 8002c6c:	20000394 	.word	0x20000394
 8002c70:	2000039c 	.word	0x2000039c
 8002c74:	20000004 	.word	0x20000004
 8002c78:	200003a8 	.word	0x200003a8
 8002c7c:	200003a4 	.word	0x200003a4
	  }
	  else
	  {
		  PID_i = 0;
 8002c80:	4b3a      	ldr	r3, [pc, #232]	@ (8002d6c <main+0x3fc>)
 8002c82:	f04f 0200 	mov.w	r2, #0
 8002c86:	601a      	str	r2, [r3, #0]
	  }

	  PID_total = PID_p + PID_i + PID_d;
 8002c88:	4b39      	ldr	r3, [pc, #228]	@ (8002d70 <main+0x400>)
 8002c8a:	ed93 7a00 	vldr	s14, [r3]
 8002c8e:	4b37      	ldr	r3, [pc, #220]	@ (8002d6c <main+0x3fc>)
 8002c90:	edd3 7a00 	vldr	s15, [r3]
 8002c94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c98:	4b36      	ldr	r3, [pc, #216]	@ (8002d74 <main+0x404>)
 8002c9a:	edd3 7a00 	vldr	s15, [r3]
 8002c9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ca2:	4b35      	ldr	r3, [pc, #212]	@ (8002d78 <main+0x408>)
 8002ca4:	edc3 7a00 	vstr	s15, [r3]

	  PID_total = remap_val(PID_total, -3000, 3000, 0, 150);
 8002ca8:	4b33      	ldr	r3, [pc, #204]	@ (8002d78 <main+0x408>)
 8002caa:	edd3 7a00 	vldr	s15, [r3]
 8002cae:	ed9f 2a33 	vldr	s4, [pc, #204]	@ 8002d7c <main+0x40c>
 8002cb2:	eddf 1a33 	vldr	s3, [pc, #204]	@ 8002d80 <main+0x410>
 8002cb6:	ed9f 1a33 	vldr	s2, [pc, #204]	@ 8002d84 <main+0x414>
 8002cba:	eddf 0a33 	vldr	s1, [pc, #204]	@ 8002d88 <main+0x418>
 8002cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc2:	f7ff fe27 	bl	8002914 <remap_val>
 8002cc6:	eef0 7a40 	vmov.f32	s15, s0
 8002cca:	4b2b      	ldr	r3, [pc, #172]	@ (8002d78 <main+0x408>)
 8002ccc:	edc3 7a00 	vstr	s15, [r3]

	  if(PID_total < 20)
 8002cd0:	4b29      	ldr	r3, [pc, #164]	@ (8002d78 <main+0x408>)
 8002cd2:	edd3 7a00 	vldr	s15, [r3]
 8002cd6:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002cda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce2:	d502      	bpl.n	8002cea <main+0x37a>
	  {
		  PID_total = 20;
 8002ce4:	4b24      	ldr	r3, [pc, #144]	@ (8002d78 <main+0x408>)
 8002ce6:	4a29      	ldr	r2, [pc, #164]	@ (8002d8c <main+0x41c>)
 8002ce8:	601a      	str	r2, [r3, #0]
	  }
	  if(PID_total > 160)
 8002cea:	4b23      	ldr	r3, [pc, #140]	@ (8002d78 <main+0x408>)
 8002cec:	edd3 7a00 	vldr	s15, [r3]
 8002cf0:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002d90 <main+0x420>
 8002cf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cfc:	dd02      	ble.n	8002d04 <main+0x394>
	  {
		  PID_total = 160;
 8002cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8002d78 <main+0x408>)
 8002d00:	4a24      	ldr	r2, [pc, #144]	@ (8002d94 <main+0x424>)
 8002d02:	601a      	str	r2, [r3, #0]
	  }


	  printf("K_p: %3.0f K_i: %2.2f  K_d: %4.0f New_Yaw: %ld PID_tot: %4.2f\r\n", kp, ki, kd, new_yaw, PID_total);
 8002d04:	4b24      	ldr	r3, [pc, #144]	@ (8002d98 <main+0x428>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7fd fc25 	bl	8000558 <__aeabi_f2d>
 8002d0e:	4682      	mov	sl, r0
 8002d10:	468b      	mov	fp, r1
 8002d12:	4b22      	ldr	r3, [pc, #136]	@ (8002d9c <main+0x42c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd fc1e 	bl	8000558 <__aeabi_f2d>
 8002d1c:	4604      	mov	r4, r0
 8002d1e:	460d      	mov	r5, r1
 8002d20:	4b1f      	ldr	r3, [pc, #124]	@ (8002da0 <main+0x430>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fd fc17 	bl	8000558 <__aeabi_f2d>
 8002d2a:	4680      	mov	r8, r0
 8002d2c:	4689      	mov	r9, r1
 8002d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8002da4 <main+0x434>)
 8002d30:	681e      	ldr	r6, [r3, #0]
 8002d32:	4b11      	ldr	r3, [pc, #68]	@ (8002d78 <main+0x408>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7fd fc0e 	bl	8000558 <__aeabi_f2d>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002d44:	9604      	str	r6, [sp, #16]
 8002d46:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002d4a:	e9cd 4500 	strd	r4, r5, [sp]
 8002d4e:	4652      	mov	r2, sl
 8002d50:	465b      	mov	r3, fp
 8002d52:	4815      	ldr	r0, [pc, #84]	@ (8002da8 <main+0x438>)
 8002d54:	f004 f998 	bl	8007088 <iprintf>
	  fflush(stdout);
 8002d58:	4b14      	ldr	r3, [pc, #80]	@ (8002dac <main+0x43c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f004 f8bc 	bl	8006edc <fflush>
	  HAL_Delay(50);
 8002d64:	2032      	movs	r0, #50	@ 0x32
 8002d66:	f000 fc35 	bl	80035d4 <HAL_Delay>
	  bno.euler(&bno, &eul);
 8002d6a:	e66f      	b.n	8002a4c <main+0xdc>
 8002d6c:	200003a4 	.word	0x200003a4
 8002d70:	200003a0 	.word	0x200003a0
 8002d74:	200003a8 	.word	0x200003a8
 8002d78:	200003ac 	.word	0x200003ac
 8002d7c:	43160000 	.word	0x43160000
 8002d80:	00000000 	.word	0x00000000
 8002d84:	453b8000 	.word	0x453b8000
 8002d88:	c53b8000 	.word	0xc53b8000
 8002d8c:	41a00000 	.word	0x41a00000
 8002d90:	43200000 	.word	0x43200000
 8002d94:	43200000 	.word	0x43200000
 8002d98:	200003b0 	.word	0x200003b0
 8002d9c:	200003b4 	.word	0x200003b4
 8002da0:	200003b8 	.word	0x200003b8
 8002da4:	20000398 	.word	0x20000398
 8002da8:	08009010 	.word	0x08009010
 8002dac:	20000020 	.word	0x20000020

08002db0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b094      	sub	sp, #80	@ 0x50
 8002db4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002db6:	f107 0320 	add.w	r3, r7, #32
 8002dba:	2230      	movs	r2, #48	@ 0x30
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f004 faaa 	bl	8007318 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dc4:	f107 030c 	add.w	r3, r7, #12
 8002dc8:	2200      	movs	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	605a      	str	r2, [r3, #4]
 8002dce:	609a      	str	r2, [r3, #8]
 8002dd0:	60da      	str	r2, [r3, #12]
 8002dd2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60bb      	str	r3, [r7, #8]
 8002dd8:	4b28      	ldr	r3, [pc, #160]	@ (8002e7c <SystemClock_Config+0xcc>)
 8002dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ddc:	4a27      	ldr	r2, [pc, #156]	@ (8002e7c <SystemClock_Config+0xcc>)
 8002dde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002de2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002de4:	4b25      	ldr	r3, [pc, #148]	@ (8002e7c <SystemClock_Config+0xcc>)
 8002de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002df0:	2300      	movs	r3, #0
 8002df2:	607b      	str	r3, [r7, #4]
 8002df4:	4b22      	ldr	r3, [pc, #136]	@ (8002e80 <SystemClock_Config+0xd0>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a21      	ldr	r2, [pc, #132]	@ (8002e80 <SystemClock_Config+0xd0>)
 8002dfa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002dfe:	6013      	str	r3, [r2, #0]
 8002e00:	4b1f      	ldr	r3, [pc, #124]	@ (8002e80 <SystemClock_Config+0xd0>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002e08:	607b      	str	r3, [r7, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e10:	2301      	movs	r3, #1
 8002e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e14:	2310      	movs	r3, #16
 8002e16:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e18:	2302      	movs	r3, #2
 8002e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002e20:	2310      	movs	r3, #16
 8002e22:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002e24:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002e28:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002e2a:	2304      	movs	r3, #4
 8002e2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002e2e:	2304      	movs	r3, #4
 8002e30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e32:	f107 0320 	add.w	r3, r7, #32
 8002e36:	4618      	mov	r0, r3
 8002e38:	f002 fbf0 	bl	800561c <HAL_RCC_OscConfig>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002e42:	f000 f93d 	bl	80030c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e46:	230f      	movs	r3, #15
 8002e48:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e56:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e5c:	f107 030c 	add.w	r3, r7, #12
 8002e60:	2102      	movs	r1, #2
 8002e62:	4618      	mov	r0, r3
 8002e64:	f002 fe52 	bl	8005b0c <HAL_RCC_ClockConfig>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002e6e:	f000 f927 	bl	80030c0 <Error_Handler>
  }
}
 8002e72:	bf00      	nop
 8002e74:	3750      	adds	r7, #80	@ 0x50
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	40007000 	.word	0x40007000

08002e84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002e88:	4b18      	ldr	r3, [pc, #96]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002e8a:	4a19      	ldr	r2, [pc, #100]	@ (8002ef0 <MX_ADC1_Init+0x6c>)
 8002e8c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002e8e:	4b17      	ldr	r3, [pc, #92]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002e90:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002e94:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002e96:	4b15      	ldr	r3, [pc, #84]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002e9c:	4b13      	ldr	r3, [pc, #76]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002ea2:	4b12      	ldr	r3, [pc, #72]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ea8:	4b10      	ldr	r3, [pc, #64]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002eb8:	4a0e      	ldr	r2, [pc, #56]	@ (8002ef4 <MX_ADC1_Init+0x70>)
 8002eba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8002ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002ec8:	4b08      	ldr	r3, [pc, #32]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ed0:	4b06      	ldr	r3, [pc, #24]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ed6:	4805      	ldr	r0, [pc, #20]	@ (8002eec <MX_ADC1_Init+0x68>)
 8002ed8:	f000 fba0 	bl	800361c <HAL_ADC_Init>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8002ee2:	f000 f8ed 	bl	80030c0 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	200001f8 	.word	0x200001f8
 8002ef0:	40012000 	.word	0x40012000
 8002ef4:	0f000001 	.word	0x0f000001

08002ef8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002efc:	4b12      	ldr	r3, [pc, #72]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002efe:	4a13      	ldr	r2, [pc, #76]	@ (8002f4c <MX_I2C1_Init+0x54>)
 8002f00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002f02:	4b11      	ldr	r3, [pc, #68]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002f04:	4a12      	ldr	r2, [pc, #72]	@ (8002f50 <MX_I2C1_Init+0x58>)
 8002f06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f08:	4b0f      	ldr	r3, [pc, #60]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f14:	4b0c      	ldr	r3, [pc, #48]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002f16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002f1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002f22:	4b09      	ldr	r3, [pc, #36]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f28:	4b07      	ldr	r3, [pc, #28]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f2e:	4b06      	ldr	r3, [pc, #24]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f34:	4804      	ldr	r0, [pc, #16]	@ (8002f48 <MX_I2C1_Init+0x50>)
 8002f36:	f001 f9e7 	bl	8004308 <HAL_I2C_Init>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002f40:	f000 f8be 	bl	80030c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f44:	bf00      	nop
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20000240 	.word	0x20000240
 8002f4c:	40005400 	.word	0x40005400
 8002f50:	000186a0 	.word	0x000186a0

08002f54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f58:	4b11      	ldr	r3, [pc, #68]	@ (8002fa0 <MX_USART2_UART_Init+0x4c>)
 8002f5a:	4a12      	ldr	r2, [pc, #72]	@ (8002fa4 <MX_USART2_UART_Init+0x50>)
 8002f5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f5e:	4b10      	ldr	r3, [pc, #64]	@ (8002fa0 <MX_USART2_UART_Init+0x4c>)
 8002f60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f66:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa0 <MX_USART2_UART_Init+0x4c>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa0 <MX_USART2_UART_Init+0x4c>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f72:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa0 <MX_USART2_UART_Init+0x4c>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f78:	4b09      	ldr	r3, [pc, #36]	@ (8002fa0 <MX_USART2_UART_Init+0x4c>)
 8002f7a:	220c      	movs	r2, #12
 8002f7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f7e:	4b08      	ldr	r3, [pc, #32]	@ (8002fa0 <MX_USART2_UART_Init+0x4c>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f84:	4b06      	ldr	r3, [pc, #24]	@ (8002fa0 <MX_USART2_UART_Init+0x4c>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f8a:	4805      	ldr	r0, [pc, #20]	@ (8002fa0 <MX_USART2_UART_Init+0x4c>)
 8002f8c:	f002 ffde 	bl	8005f4c <HAL_UART_Init>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f96:	f000 f893 	bl	80030c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000294 	.word	0x20000294
 8002fa4:	40004400 	.word	0x40004400

08002fa8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08a      	sub	sp, #40	@ 0x28
 8002fac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fae:	f107 0314 	add.w	r3, r7, #20
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	605a      	str	r2, [r3, #4]
 8002fb8:	609a      	str	r2, [r3, #8]
 8002fba:	60da      	str	r2, [r3, #12]
 8002fbc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	613b      	str	r3, [r7, #16]
 8002fc2:	4b2e      	ldr	r3, [pc, #184]	@ (800307c <MX_GPIO_Init+0xd4>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	4a2d      	ldr	r2, [pc, #180]	@ (800307c <MX_GPIO_Init+0xd4>)
 8002fc8:	f043 0304 	orr.w	r3, r3, #4
 8002fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fce:	4b2b      	ldr	r3, [pc, #172]	@ (800307c <MX_GPIO_Init+0xd4>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	613b      	str	r3, [r7, #16]
 8002fd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	4b27      	ldr	r3, [pc, #156]	@ (800307c <MX_GPIO_Init+0xd4>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	4a26      	ldr	r2, [pc, #152]	@ (800307c <MX_GPIO_Init+0xd4>)
 8002fe4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fea:	4b24      	ldr	r3, [pc, #144]	@ (800307c <MX_GPIO_Init+0xd4>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	4b20      	ldr	r3, [pc, #128]	@ (800307c <MX_GPIO_Init+0xd4>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800307c <MX_GPIO_Init+0xd4>)
 8003000:	f043 0301 	orr.w	r3, r3, #1
 8003004:	6313      	str	r3, [r2, #48]	@ 0x30
 8003006:	4b1d      	ldr	r3, [pc, #116]	@ (800307c <MX_GPIO_Init+0xd4>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	60bb      	str	r3, [r7, #8]
 8003010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	607b      	str	r3, [r7, #4]
 8003016:	4b19      	ldr	r3, [pc, #100]	@ (800307c <MX_GPIO_Init+0xd4>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	4a18      	ldr	r2, [pc, #96]	@ (800307c <MX_GPIO_Init+0xd4>)
 800301c:	f043 0302 	orr.w	r3, r3, #2
 8003020:	6313      	str	r3, [r2, #48]	@ 0x30
 8003022:	4b16      	ldr	r3, [pc, #88]	@ (800307c <MX_GPIO_Init+0xd4>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	607b      	str	r3, [r7, #4]
 800302c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 800302e:	2200      	movs	r2, #0
 8003030:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003034:	4812      	ldr	r0, [pc, #72]	@ (8003080 <MX_GPIO_Init+0xd8>)
 8003036:	f001 f94d 	bl	80042d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800303a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800303e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003040:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800304a:	f107 0314 	add.w	r3, r7, #20
 800304e:	4619      	mov	r1, r3
 8003050:	480c      	ldr	r0, [pc, #48]	@ (8003084 <MX_GPIO_Init+0xdc>)
 8003052:	f000 ffbb 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_10;
 8003056:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 800305a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800305c:	2301      	movs	r3, #1
 800305e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003060:	2300      	movs	r3, #0
 8003062:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003064:	2300      	movs	r3, #0
 8003066:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003068:	f107 0314 	add.w	r3, r7, #20
 800306c:	4619      	mov	r1, r3
 800306e:	4804      	ldr	r0, [pc, #16]	@ (8003080 <MX_GPIO_Init+0xd8>)
 8003070:	f000 ffac 	bl	8003fcc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003074:	bf00      	nop
 8003076:	3728      	adds	r7, #40	@ 0x28
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40023800 	.word	0x40023800
 8003080:	40020000 	.word	0x40020000
 8003084:	40020800 	.word	0x40020800

08003088 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	e009      	b.n	80030ae <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	1c5a      	adds	r2, r3, #1
 800309e:	60ba      	str	r2, [r7, #8]
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff fbae 	bl	8002804 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	3301      	adds	r3, #1
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	dbf1      	blt.n	800309a <_write+0x12>
  }
  return len;
 80030b6:	687b      	ldr	r3, [r7, #4]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030c4:	b672      	cpsid	i
}
 80030c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030c8:	bf00      	nop
 80030ca:	e7fd      	b.n	80030c8 <Error_Handler+0x8>

080030cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	607b      	str	r3, [r7, #4]
 80030d6:	4b10      	ldr	r3, [pc, #64]	@ (8003118 <HAL_MspInit+0x4c>)
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	4a0f      	ldr	r2, [pc, #60]	@ (8003118 <HAL_MspInit+0x4c>)
 80030dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80030e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003118 <HAL_MspInit+0x4c>)
 80030e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ea:	607b      	str	r3, [r7, #4]
 80030ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030ee:	2300      	movs	r3, #0
 80030f0:	603b      	str	r3, [r7, #0]
 80030f2:	4b09      	ldr	r3, [pc, #36]	@ (8003118 <HAL_MspInit+0x4c>)
 80030f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f6:	4a08      	ldr	r2, [pc, #32]	@ (8003118 <HAL_MspInit+0x4c>)
 80030f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80030fe:	4b06      	ldr	r3, [pc, #24]	@ (8003118 <HAL_MspInit+0x4c>)
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003106:	603b      	str	r3, [r7, #0]
 8003108:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800310a:	2007      	movs	r0, #7
 800310c:	f000 ff2a 	bl	8003f64 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003110:	bf00      	nop
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40023800 	.word	0x40023800

0800311c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b08a      	sub	sp, #40	@ 0x28
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003124:	f107 0314 	add.w	r3, r7, #20
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]
 800312c:	605a      	str	r2, [r3, #4]
 800312e:	609a      	str	r2, [r3, #8]
 8003130:	60da      	str	r2, [r3, #12]
 8003132:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a17      	ldr	r2, [pc, #92]	@ (8003198 <HAL_ADC_MspInit+0x7c>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d127      	bne.n	800318e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	613b      	str	r3, [r7, #16]
 8003142:	4b16      	ldr	r3, [pc, #88]	@ (800319c <HAL_ADC_MspInit+0x80>)
 8003144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003146:	4a15      	ldr	r2, [pc, #84]	@ (800319c <HAL_ADC_MspInit+0x80>)
 8003148:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800314c:	6453      	str	r3, [r2, #68]	@ 0x44
 800314e:	4b13      	ldr	r3, [pc, #76]	@ (800319c <HAL_ADC_MspInit+0x80>)
 8003150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003156:	613b      	str	r3, [r7, #16]
 8003158:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800315a:	2300      	movs	r3, #0
 800315c:	60fb      	str	r3, [r7, #12]
 800315e:	4b0f      	ldr	r3, [pc, #60]	@ (800319c <HAL_ADC_MspInit+0x80>)
 8003160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003162:	4a0e      	ldr	r2, [pc, #56]	@ (800319c <HAL_ADC_MspInit+0x80>)
 8003164:	f043 0301 	orr.w	r3, r3, #1
 8003168:	6313      	str	r3, [r2, #48]	@ 0x30
 800316a:	4b0c      	ldr	r3, [pc, #48]	@ (800319c <HAL_ADC_MspInit+0x80>)
 800316c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	60fb      	str	r3, [r7, #12]
 8003174:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8003176:	2313      	movs	r3, #19
 8003178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800317a:	2303      	movs	r3, #3
 800317c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317e:	2300      	movs	r3, #0
 8003180:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003182:	f107 0314 	add.w	r3, r7, #20
 8003186:	4619      	mov	r1, r3
 8003188:	4805      	ldr	r0, [pc, #20]	@ (80031a0 <HAL_ADC_MspInit+0x84>)
 800318a:	f000 ff1f 	bl	8003fcc <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800318e:	bf00      	nop
 8003190:	3728      	adds	r7, #40	@ 0x28
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	40012000 	.word	0x40012000
 800319c:	40023800 	.word	0x40023800
 80031a0:	40020000 	.word	0x40020000

080031a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b08a      	sub	sp, #40	@ 0x28
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031ac:	f107 0314 	add.w	r3, r7, #20
 80031b0:	2200      	movs	r2, #0
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	605a      	str	r2, [r3, #4]
 80031b6:	609a      	str	r2, [r3, #8]
 80031b8:	60da      	str	r2, [r3, #12]
 80031ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a19      	ldr	r2, [pc, #100]	@ (8003228 <HAL_I2C_MspInit+0x84>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d12c      	bne.n	8003220 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031c6:	2300      	movs	r3, #0
 80031c8:	613b      	str	r3, [r7, #16]
 80031ca:	4b18      	ldr	r3, [pc, #96]	@ (800322c <HAL_I2C_MspInit+0x88>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ce:	4a17      	ldr	r2, [pc, #92]	@ (800322c <HAL_I2C_MspInit+0x88>)
 80031d0:	f043 0302 	orr.w	r3, r3, #2
 80031d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80031d6:	4b15      	ldr	r3, [pc, #84]	@ (800322c <HAL_I2C_MspInit+0x88>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	613b      	str	r3, [r7, #16]
 80031e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80031e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80031e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031e8:	2312      	movs	r3, #18
 80031ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031f0:	2303      	movs	r3, #3
 80031f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80031f4:	2304      	movs	r3, #4
 80031f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031f8:	f107 0314 	add.w	r3, r7, #20
 80031fc:	4619      	mov	r1, r3
 80031fe:	480c      	ldr	r0, [pc, #48]	@ (8003230 <HAL_I2C_MspInit+0x8c>)
 8003200:	f000 fee4 	bl	8003fcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003204:	2300      	movs	r3, #0
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	4b08      	ldr	r3, [pc, #32]	@ (800322c <HAL_I2C_MspInit+0x88>)
 800320a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320c:	4a07      	ldr	r2, [pc, #28]	@ (800322c <HAL_I2C_MspInit+0x88>)
 800320e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003212:	6413      	str	r3, [r2, #64]	@ 0x40
 8003214:	4b05      	ldr	r3, [pc, #20]	@ (800322c <HAL_I2C_MspInit+0x88>)
 8003216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003218:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003220:	bf00      	nop
 8003222:	3728      	adds	r7, #40	@ 0x28
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40005400 	.word	0x40005400
 800322c:	40023800 	.word	0x40023800
 8003230:	40020400 	.word	0x40020400

08003234 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b08a      	sub	sp, #40	@ 0x28
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800323c:	f107 0314 	add.w	r3, r7, #20
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	609a      	str	r2, [r3, #8]
 8003248:	60da      	str	r2, [r3, #12]
 800324a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a19      	ldr	r2, [pc, #100]	@ (80032b8 <HAL_UART_MspInit+0x84>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d12b      	bne.n	80032ae <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	613b      	str	r3, [r7, #16]
 800325a:	4b18      	ldr	r3, [pc, #96]	@ (80032bc <HAL_UART_MspInit+0x88>)
 800325c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325e:	4a17      	ldr	r2, [pc, #92]	@ (80032bc <HAL_UART_MspInit+0x88>)
 8003260:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003264:	6413      	str	r3, [r2, #64]	@ 0x40
 8003266:	4b15      	ldr	r3, [pc, #84]	@ (80032bc <HAL_UART_MspInit+0x88>)
 8003268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326e:	613b      	str	r3, [r7, #16]
 8003270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	4b11      	ldr	r3, [pc, #68]	@ (80032bc <HAL_UART_MspInit+0x88>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327a:	4a10      	ldr	r2, [pc, #64]	@ (80032bc <HAL_UART_MspInit+0x88>)
 800327c:	f043 0301 	orr.w	r3, r3, #1
 8003280:	6313      	str	r3, [r2, #48]	@ 0x30
 8003282:	4b0e      	ldr	r3, [pc, #56]	@ (80032bc <HAL_UART_MspInit+0x88>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800328e:	230c      	movs	r3, #12
 8003290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003292:	2302      	movs	r3, #2
 8003294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800329a:	2303      	movs	r3, #3
 800329c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800329e:	2307      	movs	r3, #7
 80032a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032a2:	f107 0314 	add.w	r3, r7, #20
 80032a6:	4619      	mov	r1, r3
 80032a8:	4805      	ldr	r0, [pc, #20]	@ (80032c0 <HAL_UART_MspInit+0x8c>)
 80032aa:	f000 fe8f 	bl	8003fcc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80032ae:	bf00      	nop
 80032b0:	3728      	adds	r7, #40	@ 0x28
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	40004400 	.word	0x40004400
 80032bc:	40023800 	.word	0x40023800
 80032c0:	40020000 	.word	0x40020000

080032c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80032c8:	bf00      	nop
 80032ca:	e7fd      	b.n	80032c8 <NMI_Handler+0x4>

080032cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032d0:	bf00      	nop
 80032d2:	e7fd      	b.n	80032d0 <HardFault_Handler+0x4>

080032d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032d8:	bf00      	nop
 80032da:	e7fd      	b.n	80032d8 <MemManage_Handler+0x4>

080032dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032e0:	bf00      	nop
 80032e2:	e7fd      	b.n	80032e0 <BusFault_Handler+0x4>

080032e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032e8:	bf00      	nop
 80032ea:	e7fd      	b.n	80032e8 <UsageFault_Handler+0x4>

080032ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032f0:	bf00      	nop
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032fa:	b480      	push	{r7}
 80032fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032fe:	bf00      	nop
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800330c:	bf00      	nop
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr

08003316 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800331a:	f000 f93b 	bl	8003594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800331e:	bf00      	nop
 8003320:	bd80      	pop	{r7, pc}

08003322 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003322:	b480      	push	{r7}
 8003324:	af00      	add	r7, sp, #0
  return 1;
 8003326:	2301      	movs	r3, #1
}
 8003328:	4618      	mov	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <_kill>:

int _kill(int pid, int sig)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b082      	sub	sp, #8
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
 800333a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800333c:	f004 f83e 	bl	80073bc <__errno>
 8003340:	4603      	mov	r3, r0
 8003342:	2216      	movs	r2, #22
 8003344:	601a      	str	r2, [r3, #0]
  return -1;
 8003346:	f04f 33ff 	mov.w	r3, #4294967295
}
 800334a:	4618      	mov	r0, r3
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <_exit>:

void _exit (int status)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800335a:	f04f 31ff 	mov.w	r1, #4294967295
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f7ff ffe7 	bl	8003332 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003364:	bf00      	nop
 8003366:	e7fd      	b.n	8003364 <_exit+0x12>

08003368 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003374:	2300      	movs	r3, #0
 8003376:	617b      	str	r3, [r7, #20]
 8003378:	e00a      	b.n	8003390 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800337a:	f3af 8000 	nop.w
 800337e:	4601      	mov	r1, r0
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	1c5a      	adds	r2, r3, #1
 8003384:	60ba      	str	r2, [r7, #8]
 8003386:	b2ca      	uxtb	r2, r1
 8003388:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	3301      	adds	r3, #1
 800338e:	617b      	str	r3, [r7, #20]
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	429a      	cmp	r2, r3
 8003396:	dbf0      	blt.n	800337a <_read+0x12>
  }

  return len;
 8003398:	687b      	ldr	r3, [r7, #4]
}
 800339a:	4618      	mov	r0, r3
 800339c:	3718      	adds	r7, #24
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80033a2:	b480      	push	{r7}
 80033a4:	b083      	sub	sp, #12
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80033aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
 80033c2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80033ca:	605a      	str	r2, [r3, #4]
  return 0;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <_isatty>:

int _isatty(int file)
{
 80033da:	b480      	push	{r7}
 80033dc:	b083      	sub	sp, #12
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80033e2:	2301      	movs	r3, #1
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
	...

0800340c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003414:	4a14      	ldr	r2, [pc, #80]	@ (8003468 <_sbrk+0x5c>)
 8003416:	4b15      	ldr	r3, [pc, #84]	@ (800346c <_sbrk+0x60>)
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003420:	4b13      	ldr	r3, [pc, #76]	@ (8003470 <_sbrk+0x64>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d102      	bne.n	800342e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003428:	4b11      	ldr	r3, [pc, #68]	@ (8003470 <_sbrk+0x64>)
 800342a:	4a12      	ldr	r2, [pc, #72]	@ (8003474 <_sbrk+0x68>)
 800342c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800342e:	4b10      	ldr	r3, [pc, #64]	@ (8003470 <_sbrk+0x64>)
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4413      	add	r3, r2
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	429a      	cmp	r2, r3
 800343a:	d207      	bcs.n	800344c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800343c:	f003 ffbe 	bl	80073bc <__errno>
 8003440:	4603      	mov	r3, r0
 8003442:	220c      	movs	r2, #12
 8003444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003446:	f04f 33ff 	mov.w	r3, #4294967295
 800344a:	e009      	b.n	8003460 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800344c:	4b08      	ldr	r3, [pc, #32]	@ (8003470 <_sbrk+0x64>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003452:	4b07      	ldr	r3, [pc, #28]	@ (8003470 <_sbrk+0x64>)
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4413      	add	r3, r2
 800345a:	4a05      	ldr	r2, [pc, #20]	@ (8003470 <_sbrk+0x64>)
 800345c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800345e:	68fb      	ldr	r3, [r7, #12]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3718      	adds	r7, #24
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	20020000 	.word	0x20020000
 800346c:	00000400 	.word	0x00000400
 8003470:	200003c8 	.word	0x200003c8
 8003474:	20000520 	.word	0x20000520

08003478 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800347c:	4b06      	ldr	r3, [pc, #24]	@ (8003498 <SystemInit+0x20>)
 800347e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003482:	4a05      	ldr	r2, [pc, #20]	@ (8003498 <SystemInit+0x20>)
 8003484:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003488:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800348c:	bf00      	nop
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	e000ed00 	.word	0xe000ed00

0800349c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800349c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80034a0:	f7ff ffea 	bl	8003478 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034a4:	480c      	ldr	r0, [pc, #48]	@ (80034d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034a6:	490d      	ldr	r1, [pc, #52]	@ (80034dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034a8:	4a0d      	ldr	r2, [pc, #52]	@ (80034e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034ac:	e002      	b.n	80034b4 <LoopCopyDataInit>

080034ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034b2:	3304      	adds	r3, #4

080034b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034b8:	d3f9      	bcc.n	80034ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034ba:	4a0a      	ldr	r2, [pc, #40]	@ (80034e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034bc:	4c0a      	ldr	r4, [pc, #40]	@ (80034e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80034be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034c0:	e001      	b.n	80034c6 <LoopFillZerobss>

080034c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034c4:	3204      	adds	r2, #4

080034c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034c8:	d3fb      	bcc.n	80034c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034ca:	f003 ff7d 	bl	80073c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034ce:	f7ff fa4f 	bl	8002970 <main>
  bx  lr    
 80034d2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80034d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034dc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80034e0:	080093e8 	.word	0x080093e8
  ldr r2, =_sbss
 80034e4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80034e8:	2000051c 	.word	0x2000051c

080034ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034ec:	e7fe      	b.n	80034ec <ADC_IRQHandler>
	...

080034f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003530 <HAL_Init+0x40>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003530 <HAL_Init+0x40>)
 80034fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003500:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <HAL_Init+0x40>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a0a      	ldr	r2, [pc, #40]	@ (8003530 <HAL_Init+0x40>)
 8003506:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800350a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800350c:	4b08      	ldr	r3, [pc, #32]	@ (8003530 <HAL_Init+0x40>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a07      	ldr	r2, [pc, #28]	@ (8003530 <HAL_Init+0x40>)
 8003512:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003516:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003518:	2003      	movs	r0, #3
 800351a:	f000 fd23 	bl	8003f64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800351e:	2000      	movs	r0, #0
 8003520:	f000 f808 	bl	8003534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003524:	f7ff fdd2 	bl	80030cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023c00 	.word	0x40023c00

08003534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800353c:	4b12      	ldr	r3, [pc, #72]	@ (8003588 <HAL_InitTick+0x54>)
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	4b12      	ldr	r3, [pc, #72]	@ (800358c <HAL_InitTick+0x58>)
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	4619      	mov	r1, r3
 8003546:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800354a:	fbb3 f3f1 	udiv	r3, r3, r1
 800354e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003552:	4618      	mov	r0, r3
 8003554:	f000 fd2d 	bl	8003fb2 <HAL_SYSTICK_Config>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e00e      	b.n	8003580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b0f      	cmp	r3, #15
 8003566:	d80a      	bhi.n	800357e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003568:	2200      	movs	r2, #0
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	f04f 30ff 	mov.w	r0, #4294967295
 8003570:	f000 fd03 	bl	8003f7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003574:	4a06      	ldr	r2, [pc, #24]	@ (8003590 <HAL_InitTick+0x5c>)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e000      	b.n	8003580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
}
 8003580:	4618      	mov	r0, r3
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20000008 	.word	0x20000008
 800358c:	20000010 	.word	0x20000010
 8003590:	2000000c 	.word	0x2000000c

08003594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003598:	4b06      	ldr	r3, [pc, #24]	@ (80035b4 <HAL_IncTick+0x20>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <HAL_IncTick+0x24>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4413      	add	r3, r2
 80035a4:	4a04      	ldr	r2, [pc, #16]	@ (80035b8 <HAL_IncTick+0x24>)
 80035a6:	6013      	str	r3, [r2, #0]
}
 80035a8:	bf00      	nop
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	20000010 	.word	0x20000010
 80035b8:	200003cc 	.word	0x200003cc

080035bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  return uwTick;
 80035c0:	4b03      	ldr	r3, [pc, #12]	@ (80035d0 <HAL_GetTick+0x14>)
 80035c2:	681b      	ldr	r3, [r3, #0]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	200003cc 	.word	0x200003cc

080035d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035dc:	f7ff ffee 	bl	80035bc <HAL_GetTick>
 80035e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d005      	beq.n	80035fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003618 <HAL_Delay+0x44>)
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	461a      	mov	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	4413      	add	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035fa:	bf00      	nop
 80035fc:	f7ff ffde 	bl	80035bc <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	429a      	cmp	r2, r3
 800360a:	d8f7      	bhi.n	80035fc <HAL_Delay+0x28>
  {
  }
}
 800360c:	bf00      	nop
 800360e:	bf00      	nop
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	20000010 	.word	0x20000010

0800361c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003624:	2300      	movs	r3, #0
 8003626:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e033      	b.n	800369a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	2b00      	cmp	r3, #0
 8003638:	d109      	bne.n	800364e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7ff fd6e 	bl	800311c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003652:	f003 0310 	and.w	r3, r3, #16
 8003656:	2b00      	cmp	r3, #0
 8003658:	d118      	bne.n	800368c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003662:	f023 0302 	bic.w	r3, r3, #2
 8003666:	f043 0202 	orr.w	r2, r3, #2
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 faca 	bl	8003c08 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367e:	f023 0303 	bic.w	r3, r3, #3
 8003682:	f043 0201 	orr.w	r2, r3, #1
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	641a      	str	r2, [r3, #64]	@ 0x40
 800368a:	e001      	b.n	8003690 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003698:	7bfb      	ldrb	r3, [r7, #15]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
	...

080036a4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80036ac:	2300      	movs	r3, #0
 80036ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d101      	bne.n	80036be <HAL_ADC_Start+0x1a>
 80036ba:	2302      	movs	r3, #2
 80036bc:	e097      	b.n	80037ee <HAL_ADC_Start+0x14a>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2201      	movs	r2, #1
 80036c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d018      	beq.n	8003706 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f042 0201 	orr.w	r2, r2, #1
 80036e2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80036e4:	4b45      	ldr	r3, [pc, #276]	@ (80037fc <HAL_ADC_Start+0x158>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a45      	ldr	r2, [pc, #276]	@ (8003800 <HAL_ADC_Start+0x15c>)
 80036ea:	fba2 2303 	umull	r2, r3, r2, r3
 80036ee:	0c9a      	lsrs	r2, r3, #18
 80036f0:	4613      	mov	r3, r2
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	4413      	add	r3, r2
 80036f6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80036f8:	e002      	b.n	8003700 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	3b01      	subs	r3, #1
 80036fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d1f9      	bne.n	80036fa <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 0301 	and.w	r3, r3, #1
 8003710:	2b01      	cmp	r3, #1
 8003712:	d15f      	bne.n	80037d4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003718:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800371c:	f023 0301 	bic.w	r3, r3, #1
 8003720:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003732:	2b00      	cmp	r3, #0
 8003734:	d007      	beq.n	8003746 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800373e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800374e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003752:	d106      	bne.n	8003762 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003758:	f023 0206 	bic.w	r2, r3, #6
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	645a      	str	r2, [r3, #68]	@ 0x44
 8003760:	e002      	b.n	8003768 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003770:	4b24      	ldr	r3, [pc, #144]	@ (8003804 <HAL_ADC_Start+0x160>)
 8003772:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800377c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f003 031f 	and.w	r3, r3, #31
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10f      	bne.n	80037aa <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d129      	bne.n	80037ec <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80037a6:	609a      	str	r2, [r3, #8]
 80037a8:	e020      	b.n	80037ec <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a16      	ldr	r2, [pc, #88]	@ (8003808 <HAL_ADC_Start+0x164>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d11b      	bne.n	80037ec <HAL_ADC_Start+0x148>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d114      	bne.n	80037ec <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80037d0:	609a      	str	r2, [r3, #8]
 80037d2:	e00b      	b.n	80037ec <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d8:	f043 0210 	orr.w	r2, r3, #16
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e4:	f043 0201 	orr.w	r2, r3, #1
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	20000008 	.word	0x20000008
 8003800:	431bde83 	.word	0x431bde83
 8003804:	40012300 	.word	0x40012300
 8003808:	40012000 	.word	0x40012000

0800380c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800381a:	2b01      	cmp	r3, #1
 800381c:	d101      	bne.n	8003822 <HAL_ADC_Stop+0x16>
 800381e:	2302      	movs	r3, #2
 8003820:	e021      	b.n	8003866 <HAL_ADC_Stop+0x5a>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0201 	bic.w	r2, r2, #1
 8003838:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	2b00      	cmp	r3, #0
 8003846:	d109      	bne.n	800385c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003850:	f023 0301 	bic.w	r3, r3, #1
 8003854:	f043 0201 	orr.w	r2, r3, #1
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr

08003872 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b084      	sub	sp, #16
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
 800387a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800387c:	2300      	movs	r3, #0
 800387e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800388a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800388e:	d113      	bne.n	80038b8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800389a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800389e:	d10b      	bne.n	80038b8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a4:	f043 0220 	orr.w	r2, r3, #32
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e063      	b.n	8003980 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80038b8:	f7ff fe80 	bl	80035bc <HAL_GetTick>
 80038bc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80038be:	e021      	b.n	8003904 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c6:	d01d      	beq.n	8003904 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <HAL_ADC_PollForConversion+0x6c>
 80038ce:	f7ff fe75 	bl	80035bc <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d212      	bcs.n	8003904 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d00b      	beq.n	8003904 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f0:	f043 0204 	orr.w	r2, r3, #4
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e03d      	b.n	8003980 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b02      	cmp	r3, #2
 8003910:	d1d6      	bne.n	80038c0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f06f 0212 	mvn.w	r2, #18
 800391a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003920:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d123      	bne.n	800397e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800393a:	2b00      	cmp	r3, #0
 800393c:	d11f      	bne.n	800397e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003944:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003948:	2b00      	cmp	r3, #0
 800394a:	d006      	beq.n	800395a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003956:	2b00      	cmp	r3, #0
 8003958:	d111      	bne.n	800397e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d105      	bne.n	800397e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003976:	f043 0201 	orr.w	r2, r3, #1
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003996:	4618      	mov	r0, r3
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
	...

080039a4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <HAL_ADC_ConfigChannel+0x1c>
 80039bc:	2302      	movs	r3, #2
 80039be:	e113      	b.n	8003be8 <HAL_ADC_ConfigChannel+0x244>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b09      	cmp	r3, #9
 80039ce:	d925      	bls.n	8003a1c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68d9      	ldr	r1, [r3, #12]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	b29b      	uxth	r3, r3
 80039dc:	461a      	mov	r2, r3
 80039de:	4613      	mov	r3, r2
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	4413      	add	r3, r2
 80039e4:	3b1e      	subs	r3, #30
 80039e6:	2207      	movs	r2, #7
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	43da      	mvns	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	400a      	ands	r2, r1
 80039f4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68d9      	ldr	r1, [r3, #12]
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	4618      	mov	r0, r3
 8003a08:	4603      	mov	r3, r0
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	4403      	add	r3, r0
 8003a0e:	3b1e      	subs	r3, #30
 8003a10:	409a      	lsls	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	430a      	orrs	r2, r1
 8003a18:	60da      	str	r2, [r3, #12]
 8003a1a:	e022      	b.n	8003a62 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6919      	ldr	r1, [r3, #16]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	461a      	mov	r2, r3
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	4413      	add	r3, r2
 8003a30:	2207      	movs	r2, #7
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	43da      	mvns	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	400a      	ands	r2, r1
 8003a3e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	6919      	ldr	r1, [r3, #16]
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	689a      	ldr	r2, [r3, #8]
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	4618      	mov	r0, r3
 8003a52:	4603      	mov	r3, r0
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	4403      	add	r3, r0
 8003a58:	409a      	lsls	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b06      	cmp	r3, #6
 8003a68:	d824      	bhi.n	8003ab4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	3b05      	subs	r3, #5
 8003a7c:	221f      	movs	r2, #31
 8003a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a82:	43da      	mvns	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	400a      	ands	r2, r1
 8003a8a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	4618      	mov	r0, r3
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	4413      	add	r3, r2
 8003aa4:	3b05      	subs	r3, #5
 8003aa6:	fa00 f203 	lsl.w	r2, r0, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	635a      	str	r2, [r3, #52]	@ 0x34
 8003ab2:	e04c      	b.n	8003b4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	2b0c      	cmp	r3, #12
 8003aba:	d824      	bhi.n	8003b06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	3b23      	subs	r3, #35	@ 0x23
 8003ace:	221f      	movs	r2, #31
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	43da      	mvns	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	400a      	ands	r2, r1
 8003adc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	4618      	mov	r0, r3
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685a      	ldr	r2, [r3, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	3b23      	subs	r3, #35	@ 0x23
 8003af8:	fa00 f203 	lsl.w	r2, r0, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	430a      	orrs	r2, r1
 8003b02:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b04:	e023      	b.n	8003b4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	4613      	mov	r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	4413      	add	r3, r2
 8003b16:	3b41      	subs	r3, #65	@ 0x41
 8003b18:	221f      	movs	r2, #31
 8003b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1e:	43da      	mvns	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	400a      	ands	r2, r1
 8003b26:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	4618      	mov	r0, r3
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685a      	ldr	r2, [r3, #4]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	4413      	add	r3, r2
 8003b40:	3b41      	subs	r3, #65	@ 0x41
 8003b42:	fa00 f203 	lsl.w	r2, r0, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b4e:	4b29      	ldr	r3, [pc, #164]	@ (8003bf4 <HAL_ADC_ConfigChannel+0x250>)
 8003b50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a28      	ldr	r2, [pc, #160]	@ (8003bf8 <HAL_ADC_ConfigChannel+0x254>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d10f      	bne.n	8003b7c <HAL_ADC_ConfigChannel+0x1d8>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2b12      	cmp	r3, #18
 8003b62:	d10b      	bne.n	8003b7c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a1d      	ldr	r2, [pc, #116]	@ (8003bf8 <HAL_ADC_ConfigChannel+0x254>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d12b      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x23a>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003bfc <HAL_ADC_ConfigChannel+0x258>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d003      	beq.n	8003b98 <HAL_ADC_ConfigChannel+0x1f4>
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b11      	cmp	r3, #17
 8003b96:	d122      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a11      	ldr	r2, [pc, #68]	@ (8003bfc <HAL_ADC_ConfigChannel+0x258>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d111      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003bba:	4b11      	ldr	r3, [pc, #68]	@ (8003c00 <HAL_ADC_ConfigChannel+0x25c>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a11      	ldr	r2, [pc, #68]	@ (8003c04 <HAL_ADC_ConfigChannel+0x260>)
 8003bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc4:	0c9a      	lsrs	r2, r3, #18
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	4413      	add	r3, r2
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003bd0:	e002      	b.n	8003bd8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1f9      	bne.n	8003bd2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	40012300 	.word	0x40012300
 8003bf8:	40012000 	.word	0x40012000
 8003bfc:	10000012 	.word	0x10000012
 8003c00:	20000008 	.word	0x20000008
 8003c04:	431bde83 	.word	0x431bde83

08003c08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c10:	4b79      	ldr	r3, [pc, #484]	@ (8003df8 <ADC_Init+0x1f0>)
 8003c12:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	431a      	orrs	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	685a      	ldr	r2, [r3, #4]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	6859      	ldr	r1, [r3, #4]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	021a      	lsls	r2, r3, #8
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003c60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6859      	ldr	r1, [r3, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689a      	ldr	r2, [r3, #8]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	430a      	orrs	r2, r1
 8003c72:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689a      	ldr	r2, [r3, #8]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6899      	ldr	r1, [r3, #8]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	68da      	ldr	r2, [r3, #12]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9a:	4a58      	ldr	r2, [pc, #352]	@ (8003dfc <ADC_Init+0x1f4>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d022      	beq.n	8003ce6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003cae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6899      	ldr	r1, [r3, #8]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003cd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	6899      	ldr	r1, [r3, #8]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	430a      	orrs	r2, r1
 8003ce2:	609a      	str	r2, [r3, #8]
 8003ce4:	e00f      	b.n	8003d06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	689a      	ldr	r2, [r3, #8]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003cf4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689a      	ldr	r2, [r3, #8]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003d04:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f022 0202 	bic.w	r2, r2, #2
 8003d14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	6899      	ldr	r1, [r3, #8]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	7e1b      	ldrb	r3, [r3, #24]
 8003d20:	005a      	lsls	r2, r3, #1
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d01b      	beq.n	8003d6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685a      	ldr	r2, [r3, #4]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d42:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003d52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6859      	ldr	r1, [r3, #4]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	035a      	lsls	r2, r3, #13
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	605a      	str	r2, [r3, #4]
 8003d6a:	e007      	b.n	8003d7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	685a      	ldr	r2, [r3, #4]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d7a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003d8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	3b01      	subs	r3, #1
 8003d98:	051a      	lsls	r2, r3, #20
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003db0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6899      	ldr	r1, [r3, #8]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003dbe:	025a      	lsls	r2, r3, #9
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689a      	ldr	r2, [r3, #8]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	6899      	ldr	r1, [r3, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	029a      	lsls	r2, r3, #10
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	609a      	str	r2, [r3, #8]
}
 8003dec:	bf00      	nop
 8003dee:	3714      	adds	r7, #20
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr
 8003df8:	40012300 	.word	0x40012300
 8003dfc:	0f000001 	.word	0x0f000001

08003e00 <__NVIC_SetPriorityGrouping>:
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f003 0307 	and.w	r3, r3, #7
 8003e0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e10:	4b0c      	ldr	r3, [pc, #48]	@ (8003e44 <__NVIC_SetPriorityGrouping+0x44>)
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e32:	4a04      	ldr	r2, [pc, #16]	@ (8003e44 <__NVIC_SetPriorityGrouping+0x44>)
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	60d3      	str	r3, [r2, #12]
}
 8003e38:	bf00      	nop
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	e000ed00 	.word	0xe000ed00

08003e48 <__NVIC_GetPriorityGrouping>:
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e4c:	4b04      	ldr	r3, [pc, #16]	@ (8003e60 <__NVIC_GetPriorityGrouping+0x18>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	0a1b      	lsrs	r3, r3, #8
 8003e52:	f003 0307 	and.w	r3, r3, #7
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr
 8003e60:	e000ed00 	.word	0xe000ed00

08003e64 <__NVIC_SetPriority>:
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	6039      	str	r1, [r7, #0]
 8003e6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	db0a      	blt.n	8003e8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	b2da      	uxtb	r2, r3
 8003e7c:	490c      	ldr	r1, [pc, #48]	@ (8003eb0 <__NVIC_SetPriority+0x4c>)
 8003e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e82:	0112      	lsls	r2, r2, #4
 8003e84:	b2d2      	uxtb	r2, r2
 8003e86:	440b      	add	r3, r1
 8003e88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003e8c:	e00a      	b.n	8003ea4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	4908      	ldr	r1, [pc, #32]	@ (8003eb4 <__NVIC_SetPriority+0x50>)
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	f003 030f 	and.w	r3, r3, #15
 8003e9a:	3b04      	subs	r3, #4
 8003e9c:	0112      	lsls	r2, r2, #4
 8003e9e:	b2d2      	uxtb	r2, r2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	761a      	strb	r2, [r3, #24]
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr
 8003eb0:	e000e100 	.word	0xe000e100
 8003eb4:	e000ed00 	.word	0xe000ed00

08003eb8 <NVIC_EncodePriority>:
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b089      	sub	sp, #36	@ 0x24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f003 0307 	and.w	r3, r3, #7
 8003eca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	f1c3 0307 	rsb	r3, r3, #7
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	bf28      	it	cs
 8003ed6:	2304      	movcs	r3, #4
 8003ed8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	3304      	adds	r3, #4
 8003ede:	2b06      	cmp	r3, #6
 8003ee0:	d902      	bls.n	8003ee8 <NVIC_EncodePriority+0x30>
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	3b03      	subs	r3, #3
 8003ee6:	e000      	b.n	8003eea <NVIC_EncodePriority+0x32>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eec:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	43da      	mvns	r2, r3
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	401a      	ands	r2, r3
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f00:	f04f 31ff 	mov.w	r1, #4294967295
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0a:	43d9      	mvns	r1, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f10:	4313      	orrs	r3, r2
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3724      	adds	r7, #36	@ 0x24
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
	...

08003f20 <SysTick_Config>:
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f30:	d301      	bcc.n	8003f36 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003f32:	2301      	movs	r3, #1
 8003f34:	e00f      	b.n	8003f56 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f36:	4a0a      	ldr	r2, [pc, #40]	@ (8003f60 <SysTick_Config+0x40>)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f3e:	210f      	movs	r1, #15
 8003f40:	f04f 30ff 	mov.w	r0, #4294967295
 8003f44:	f7ff ff8e 	bl	8003e64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f48:	4b05      	ldr	r3, [pc, #20]	@ (8003f60 <SysTick_Config+0x40>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f4e:	4b04      	ldr	r3, [pc, #16]	@ (8003f60 <SysTick_Config+0x40>)
 8003f50:	2207      	movs	r2, #7
 8003f52:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	e000e010 	.word	0xe000e010

08003f64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7ff ff47 	bl	8003e00 <__NVIC_SetPriorityGrouping>
}
 8003f72:	bf00      	nop
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b086      	sub	sp, #24
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	4603      	mov	r3, r0
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
 8003f86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f8c:	f7ff ff5c 	bl	8003e48 <__NVIC_GetPriorityGrouping>
 8003f90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	68b9      	ldr	r1, [r7, #8]
 8003f96:	6978      	ldr	r0, [r7, #20]
 8003f98:	f7ff ff8e 	bl	8003eb8 <NVIC_EncodePriority>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fa2:	4611      	mov	r1, r2
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff ff5d 	bl	8003e64 <__NVIC_SetPriority>
}
 8003faa:	bf00      	nop
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b082      	sub	sp, #8
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7ff ffb0 	bl	8003f20 <SysTick_Config>
 8003fc0:	4603      	mov	r3, r0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b089      	sub	sp, #36	@ 0x24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	61fb      	str	r3, [r7, #28]
 8003fe6:	e159      	b.n	800429c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fe8:	2201      	movs	r2, #1
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	429a      	cmp	r2, r3
 8004002:	f040 8148 	bne.w	8004296 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	2b01      	cmp	r3, #1
 8004010:	d005      	beq.n	800401e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800401a:	2b02      	cmp	r3, #2
 800401c:	d130      	bne.n	8004080 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	005b      	lsls	r3, r3, #1
 8004028:	2203      	movs	r2, #3
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	43db      	mvns	r3, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4013      	ands	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	68da      	ldr	r2, [r3, #12]
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	fa02 f303 	lsl.w	r3, r2, r3
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	4313      	orrs	r3, r2
 8004046:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004054:	2201      	movs	r2, #1
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	fa02 f303 	lsl.w	r3, r2, r3
 800405c:	43db      	mvns	r3, r3
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	4013      	ands	r3, r2
 8004062:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	091b      	lsrs	r3, r3, #4
 800406a:	f003 0201 	and.w	r2, r3, #1
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	fa02 f303 	lsl.w	r3, r2, r3
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	4313      	orrs	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f003 0303 	and.w	r3, r3, #3
 8004088:	2b03      	cmp	r3, #3
 800408a:	d017      	beq.n	80040bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	2203      	movs	r2, #3
 8004098:	fa02 f303 	lsl.w	r3, r2, r3
 800409c:	43db      	mvns	r3, r3
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	4013      	ands	r3, r2
 80040a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	fa02 f303 	lsl.w	r3, r2, r3
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f003 0303 	and.w	r3, r3, #3
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d123      	bne.n	8004110 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	08da      	lsrs	r2, r3, #3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3208      	adds	r2, #8
 80040d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	f003 0307 	and.w	r3, r3, #7
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	220f      	movs	r2, #15
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	43db      	mvns	r3, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	4013      	ands	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	691a      	ldr	r2, [r3, #16]
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	fa02 f303 	lsl.w	r3, r2, r3
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	4313      	orrs	r3, r2
 8004100:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	08da      	lsrs	r2, r3, #3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	3208      	adds	r2, #8
 800410a:	69b9      	ldr	r1, [r7, #24]
 800410c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	2203      	movs	r2, #3
 800411c:	fa02 f303 	lsl.w	r3, r2, r3
 8004120:	43db      	mvns	r3, r3
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	4013      	ands	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f003 0203 	and.w	r2, r3, #3
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	fa02 f303 	lsl.w	r3, r2, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 80a2 	beq.w	8004296 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004152:	2300      	movs	r3, #0
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	4b57      	ldr	r3, [pc, #348]	@ (80042b4 <HAL_GPIO_Init+0x2e8>)
 8004158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800415a:	4a56      	ldr	r2, [pc, #344]	@ (80042b4 <HAL_GPIO_Init+0x2e8>)
 800415c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004160:	6453      	str	r3, [r2, #68]	@ 0x44
 8004162:	4b54      	ldr	r3, [pc, #336]	@ (80042b4 <HAL_GPIO_Init+0x2e8>)
 8004164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800416e:	4a52      	ldr	r2, [pc, #328]	@ (80042b8 <HAL_GPIO_Init+0x2ec>)
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	089b      	lsrs	r3, r3, #2
 8004174:	3302      	adds	r3, #2
 8004176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800417a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	220f      	movs	r2, #15
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	43db      	mvns	r3, r3
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	4013      	ands	r3, r2
 8004190:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a49      	ldr	r2, [pc, #292]	@ (80042bc <HAL_GPIO_Init+0x2f0>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d019      	beq.n	80041ce <HAL_GPIO_Init+0x202>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a48      	ldr	r2, [pc, #288]	@ (80042c0 <HAL_GPIO_Init+0x2f4>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d013      	beq.n	80041ca <HAL_GPIO_Init+0x1fe>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a47      	ldr	r2, [pc, #284]	@ (80042c4 <HAL_GPIO_Init+0x2f8>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d00d      	beq.n	80041c6 <HAL_GPIO_Init+0x1fa>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a46      	ldr	r2, [pc, #280]	@ (80042c8 <HAL_GPIO_Init+0x2fc>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d007      	beq.n	80041c2 <HAL_GPIO_Init+0x1f6>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a45      	ldr	r2, [pc, #276]	@ (80042cc <HAL_GPIO_Init+0x300>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d101      	bne.n	80041be <HAL_GPIO_Init+0x1f2>
 80041ba:	2304      	movs	r3, #4
 80041bc:	e008      	b.n	80041d0 <HAL_GPIO_Init+0x204>
 80041be:	2307      	movs	r3, #7
 80041c0:	e006      	b.n	80041d0 <HAL_GPIO_Init+0x204>
 80041c2:	2303      	movs	r3, #3
 80041c4:	e004      	b.n	80041d0 <HAL_GPIO_Init+0x204>
 80041c6:	2302      	movs	r3, #2
 80041c8:	e002      	b.n	80041d0 <HAL_GPIO_Init+0x204>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <HAL_GPIO_Init+0x204>
 80041ce:	2300      	movs	r3, #0
 80041d0:	69fa      	ldr	r2, [r7, #28]
 80041d2:	f002 0203 	and.w	r2, r2, #3
 80041d6:	0092      	lsls	r2, r2, #2
 80041d8:	4093      	lsls	r3, r2
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	4313      	orrs	r3, r2
 80041de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041e0:	4935      	ldr	r1, [pc, #212]	@ (80042b8 <HAL_GPIO_Init+0x2ec>)
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	089b      	lsrs	r3, r3, #2
 80041e6:	3302      	adds	r3, #2
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041ee:	4b38      	ldr	r3, [pc, #224]	@ (80042d0 <HAL_GPIO_Init+0x304>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	43db      	mvns	r3, r3
 80041f8:	69ba      	ldr	r2, [r7, #24]
 80041fa:	4013      	ands	r3, r2
 80041fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800420a:	69ba      	ldr	r2, [r7, #24]
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	4313      	orrs	r3, r2
 8004210:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004212:	4a2f      	ldr	r2, [pc, #188]	@ (80042d0 <HAL_GPIO_Init+0x304>)
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004218:	4b2d      	ldr	r3, [pc, #180]	@ (80042d0 <HAL_GPIO_Init+0x304>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	43db      	mvns	r3, r3
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	4013      	ands	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d003      	beq.n	800423c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800423c:	4a24      	ldr	r2, [pc, #144]	@ (80042d0 <HAL_GPIO_Init+0x304>)
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004242:	4b23      	ldr	r3, [pc, #140]	@ (80042d0 <HAL_GPIO_Init+0x304>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	43db      	mvns	r3, r3
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	4013      	ands	r3, r2
 8004250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	4313      	orrs	r3, r2
 8004264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004266:	4a1a      	ldr	r2, [pc, #104]	@ (80042d0 <HAL_GPIO_Init+0x304>)
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800426c:	4b18      	ldr	r3, [pc, #96]	@ (80042d0 <HAL_GPIO_Init+0x304>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	43db      	mvns	r3, r3
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	4013      	ands	r3, r2
 800427a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d003      	beq.n	8004290 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004290:	4a0f      	ldr	r2, [pc, #60]	@ (80042d0 <HAL_GPIO_Init+0x304>)
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	3301      	adds	r3, #1
 800429a:	61fb      	str	r3, [r7, #28]
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	2b0f      	cmp	r3, #15
 80042a0:	f67f aea2 	bls.w	8003fe8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042a4:	bf00      	nop
 80042a6:	bf00      	nop
 80042a8:	3724      	adds	r7, #36	@ 0x24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	40023800 	.word	0x40023800
 80042b8:	40013800 	.word	0x40013800
 80042bc:	40020000 	.word	0x40020000
 80042c0:	40020400 	.word	0x40020400
 80042c4:	40020800 	.word	0x40020800
 80042c8:	40020c00 	.word	0x40020c00
 80042cc:	40021000 	.word	0x40021000
 80042d0:	40013c00 	.word	0x40013c00

080042d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	460b      	mov	r3, r1
 80042de:	807b      	strh	r3, [r7, #2]
 80042e0:	4613      	mov	r3, r2
 80042e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042e4:	787b      	ldrb	r3, [r7, #1]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d003      	beq.n	80042f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042ea:	887a      	ldrh	r2, [r7, #2]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042f0:	e003      	b.n	80042fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042f2:	887b      	ldrh	r3, [r7, #2]
 80042f4:	041a      	lsls	r2, r3, #16
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	619a      	str	r2, [r3, #24]
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
	...

08004308 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e12b      	b.n	8004572 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	d106      	bne.n	8004334 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f7fe ff38 	bl	80031a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2224      	movs	r2, #36	@ 0x24
 8004338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0201 	bic.w	r2, r2, #1
 800434a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800435a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800436a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800436c:	f001 fdc6 	bl	8005efc <HAL_RCC_GetPCLK1Freq>
 8004370:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	4a81      	ldr	r2, [pc, #516]	@ (800457c <HAL_I2C_Init+0x274>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d807      	bhi.n	800438c <HAL_I2C_Init+0x84>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	4a80      	ldr	r2, [pc, #512]	@ (8004580 <HAL_I2C_Init+0x278>)
 8004380:	4293      	cmp	r3, r2
 8004382:	bf94      	ite	ls
 8004384:	2301      	movls	r3, #1
 8004386:	2300      	movhi	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	e006      	b.n	800439a <HAL_I2C_Init+0x92>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	4a7d      	ldr	r2, [pc, #500]	@ (8004584 <HAL_I2C_Init+0x27c>)
 8004390:	4293      	cmp	r3, r2
 8004392:	bf94      	ite	ls
 8004394:	2301      	movls	r3, #1
 8004396:	2300      	movhi	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e0e7      	b.n	8004572 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4a78      	ldr	r2, [pc, #480]	@ (8004588 <HAL_I2C_Init+0x280>)
 80043a6:	fba2 2303 	umull	r2, r3, r2, r3
 80043aa:	0c9b      	lsrs	r3, r3, #18
 80043ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	430a      	orrs	r2, r1
 80043c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	4a6a      	ldr	r2, [pc, #424]	@ (800457c <HAL_I2C_Init+0x274>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d802      	bhi.n	80043dc <HAL_I2C_Init+0xd4>
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	3301      	adds	r3, #1
 80043da:	e009      	b.n	80043f0 <HAL_I2C_Init+0xe8>
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80043e2:	fb02 f303 	mul.w	r3, r2, r3
 80043e6:	4a69      	ldr	r2, [pc, #420]	@ (800458c <HAL_I2C_Init+0x284>)
 80043e8:	fba2 2303 	umull	r2, r3, r2, r3
 80043ec:	099b      	lsrs	r3, r3, #6
 80043ee:	3301      	adds	r3, #1
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	6812      	ldr	r2, [r2, #0]
 80043f4:	430b      	orrs	r3, r1
 80043f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	69db      	ldr	r3, [r3, #28]
 80043fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004402:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	495c      	ldr	r1, [pc, #368]	@ (800457c <HAL_I2C_Init+0x274>)
 800440c:	428b      	cmp	r3, r1
 800440e:	d819      	bhi.n	8004444 <HAL_I2C_Init+0x13c>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	1e59      	subs	r1, r3, #1
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	005b      	lsls	r3, r3, #1
 800441a:	fbb1 f3f3 	udiv	r3, r1, r3
 800441e:	1c59      	adds	r1, r3, #1
 8004420:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004424:	400b      	ands	r3, r1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00a      	beq.n	8004440 <HAL_I2C_Init+0x138>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	1e59      	subs	r1, r3, #1
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	fbb1 f3f3 	udiv	r3, r1, r3
 8004438:	3301      	adds	r3, #1
 800443a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800443e:	e051      	b.n	80044e4 <HAL_I2C_Init+0x1dc>
 8004440:	2304      	movs	r3, #4
 8004442:	e04f      	b.n	80044e4 <HAL_I2C_Init+0x1dc>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d111      	bne.n	8004470 <HAL_I2C_Init+0x168>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	1e58      	subs	r0, r3, #1
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6859      	ldr	r1, [r3, #4]
 8004454:	460b      	mov	r3, r1
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	440b      	add	r3, r1
 800445a:	fbb0 f3f3 	udiv	r3, r0, r3
 800445e:	3301      	adds	r3, #1
 8004460:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004464:	2b00      	cmp	r3, #0
 8004466:	bf0c      	ite	eq
 8004468:	2301      	moveq	r3, #1
 800446a:	2300      	movne	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	e012      	b.n	8004496 <HAL_I2C_Init+0x18e>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	1e58      	subs	r0, r3, #1
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6859      	ldr	r1, [r3, #4]
 8004478:	460b      	mov	r3, r1
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	440b      	add	r3, r1
 800447e:	0099      	lsls	r1, r3, #2
 8004480:	440b      	add	r3, r1
 8004482:	fbb0 f3f3 	udiv	r3, r0, r3
 8004486:	3301      	adds	r3, #1
 8004488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800448c:	2b00      	cmp	r3, #0
 800448e:	bf0c      	ite	eq
 8004490:	2301      	moveq	r3, #1
 8004492:	2300      	movne	r3, #0
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <HAL_I2C_Init+0x196>
 800449a:	2301      	movs	r3, #1
 800449c:	e022      	b.n	80044e4 <HAL_I2C_Init+0x1dc>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10e      	bne.n	80044c4 <HAL_I2C_Init+0x1bc>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	1e58      	subs	r0, r3, #1
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6859      	ldr	r1, [r3, #4]
 80044ae:	460b      	mov	r3, r1
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	440b      	add	r3, r1
 80044b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80044b8:	3301      	adds	r3, #1
 80044ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044c2:	e00f      	b.n	80044e4 <HAL_I2C_Init+0x1dc>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	1e58      	subs	r0, r3, #1
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6859      	ldr	r1, [r3, #4]
 80044cc:	460b      	mov	r3, r1
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	440b      	add	r3, r1
 80044d2:	0099      	lsls	r1, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80044da:	3301      	adds	r3, #1
 80044dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	6809      	ldr	r1, [r1, #0]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	69da      	ldr	r2, [r3, #28]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6a1b      	ldr	r3, [r3, #32]
 80044fe:	431a      	orrs	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004512:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	6911      	ldr	r1, [r2, #16]
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	68d2      	ldr	r2, [r2, #12]
 800451e:	4311      	orrs	r1, r2
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	6812      	ldr	r2, [r2, #0]
 8004524:	430b      	orrs	r3, r1
 8004526:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	695a      	ldr	r2, [r3, #20]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f042 0201 	orr.w	r2, r2, #1
 8004552:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2220      	movs	r2, #32
 800455e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	000186a0 	.word	0x000186a0
 8004580:	001e847f 	.word	0x001e847f
 8004584:	003d08ff 	.word	0x003d08ff
 8004588:	431bde83 	.word	0x431bde83
 800458c:	10624dd3 	.word	0x10624dd3

08004590 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b088      	sub	sp, #32
 8004594:	af02      	add	r7, sp, #8
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	607a      	str	r2, [r7, #4]
 800459a:	461a      	mov	r2, r3
 800459c:	460b      	mov	r3, r1
 800459e:	817b      	strh	r3, [r7, #10]
 80045a0:	4613      	mov	r3, r2
 80045a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045a4:	f7ff f80a 	bl	80035bc <HAL_GetTick>
 80045a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b20      	cmp	r3, #32
 80045b4:	f040 80e0 	bne.w	8004778 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	2319      	movs	r3, #25
 80045be:	2201      	movs	r2, #1
 80045c0:	4970      	ldr	r1, [pc, #448]	@ (8004784 <HAL_I2C_Master_Transmit+0x1f4>)
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 fdf4 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80045ce:	2302      	movs	r3, #2
 80045d0:	e0d3      	b.n	800477a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d101      	bne.n	80045e0 <HAL_I2C_Master_Transmit+0x50>
 80045dc:	2302      	movs	r3, #2
 80045de:	e0cc      	b.n	800477a <HAL_I2C_Master_Transmit+0x1ea>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d007      	beq.n	8004606 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f042 0201 	orr.w	r2, r2, #1
 8004604:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004614:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2221      	movs	r2, #33	@ 0x21
 800461a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2210      	movs	r2, #16
 8004622:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	893a      	ldrh	r2, [r7, #8]
 8004636:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800463c:	b29a      	uxth	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	4a50      	ldr	r2, [pc, #320]	@ (8004788 <HAL_I2C_Master_Transmit+0x1f8>)
 8004646:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004648:	8979      	ldrh	r1, [r7, #10]
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	6a3a      	ldr	r2, [r7, #32]
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f000 fbc8 	bl	8004de4 <I2C_MasterRequestWrite>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d001      	beq.n	800465e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e08d      	b.n	800477a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800465e:	2300      	movs	r3, #0
 8004660:	613b      	str	r3, [r7, #16]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	613b      	str	r3, [r7, #16]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	699b      	ldr	r3, [r3, #24]
 8004670:	613b      	str	r3, [r7, #16]
 8004672:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004674:	e066      	b.n	8004744 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	6a39      	ldr	r1, [r7, #32]
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	f000 feb2 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00d      	beq.n	80046a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468a:	2b04      	cmp	r3, #4
 800468c:	d107      	bne.n	800469e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800469c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e06b      	b.n	800477a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a6:	781a      	ldrb	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b2:	1c5a      	adds	r2, r3, #1
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046bc:	b29b      	uxth	r3, r3
 80046be:	3b01      	subs	r3, #1
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ca:	3b01      	subs	r3, #1
 80046cc:	b29a      	uxth	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	695b      	ldr	r3, [r3, #20]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b04      	cmp	r3, #4
 80046de:	d11b      	bne.n	8004718 <HAL_I2C_Master_Transmit+0x188>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d017      	beq.n	8004718 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ec:	781a      	ldrb	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f8:	1c5a      	adds	r2, r3, #1
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004702:	b29b      	uxth	r3, r3
 8004704:	3b01      	subs	r3, #1
 8004706:	b29a      	uxth	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004710:	3b01      	subs	r3, #1
 8004712:	b29a      	uxth	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	6a39      	ldr	r1, [r7, #32]
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f000 fea9 	bl	8005474 <I2C_WaitOnBTFFlagUntilTimeout>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00d      	beq.n	8004744 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472c:	2b04      	cmp	r3, #4
 800472e:	d107      	bne.n	8004740 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800473e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e01a      	b.n	800477a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004748:	2b00      	cmp	r3, #0
 800474a:	d194      	bne.n	8004676 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800475a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2220      	movs	r2, #32
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004774:	2300      	movs	r3, #0
 8004776:	e000      	b.n	800477a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004778:	2302      	movs	r3, #2
  }
}
 800477a:	4618      	mov	r0, r3
 800477c:	3718      	adds	r7, #24
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	00100002 	.word	0x00100002
 8004788:	ffff0000 	.word	0xffff0000

0800478c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b08c      	sub	sp, #48	@ 0x30
 8004790:	af02      	add	r7, sp, #8
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	607a      	str	r2, [r7, #4]
 8004796:	461a      	mov	r2, r3
 8004798:	460b      	mov	r3, r1
 800479a:	817b      	strh	r3, [r7, #10]
 800479c:	4613      	mov	r3, r2
 800479e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047a0:	f7fe ff0c 	bl	80035bc <HAL_GetTick>
 80047a4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b20      	cmp	r3, #32
 80047b0:	f040 8217 	bne.w	8004be2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b6:	9300      	str	r3, [sp, #0]
 80047b8:	2319      	movs	r3, #25
 80047ba:	2201      	movs	r2, #1
 80047bc:	497c      	ldr	r1, [pc, #496]	@ (80049b0 <HAL_I2C_Master_Receive+0x224>)
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f000 fcf6 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80047ca:	2302      	movs	r3, #2
 80047cc:	e20a      	b.n	8004be4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d101      	bne.n	80047dc <HAL_I2C_Master_Receive+0x50>
 80047d8:	2302      	movs	r3, #2
 80047da:	e203      	b.n	8004be4 <HAL_I2C_Master_Receive+0x458>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d007      	beq.n	8004802 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f042 0201 	orr.w	r2, r2, #1
 8004800:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004810:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2222      	movs	r2, #34	@ 0x22
 8004816:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2210      	movs	r2, #16
 800481e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	893a      	ldrh	r2, [r7, #8]
 8004832:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004838:	b29a      	uxth	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	4a5c      	ldr	r2, [pc, #368]	@ (80049b4 <HAL_I2C_Master_Receive+0x228>)
 8004842:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004844:	8979      	ldrh	r1, [r7, #10]
 8004846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004848:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800484a:	68f8      	ldr	r0, [r7, #12]
 800484c:	f000 fb4c 	bl	8004ee8 <I2C_MasterRequestRead>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e1c4      	b.n	8004be4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800485e:	2b00      	cmp	r3, #0
 8004860:	d113      	bne.n	800488a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004862:	2300      	movs	r3, #0
 8004864:	623b      	str	r3, [r7, #32]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	695b      	ldr	r3, [r3, #20]
 800486c:	623b      	str	r3, [r7, #32]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	623b      	str	r3, [r7, #32]
 8004876:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004886:	601a      	str	r2, [r3, #0]
 8004888:	e198      	b.n	8004bbc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800488e:	2b01      	cmp	r3, #1
 8004890:	d11b      	bne.n	80048ca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048a2:	2300      	movs	r3, #0
 80048a4:	61fb      	str	r3, [r7, #28]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	695b      	ldr	r3, [r3, #20]
 80048ac:	61fb      	str	r3, [r7, #28]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	61fb      	str	r3, [r7, #28]
 80048b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048c6:	601a      	str	r2, [r3, #0]
 80048c8:	e178      	b.n	8004bbc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d11b      	bne.n	800490a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048f2:	2300      	movs	r3, #0
 80048f4:	61bb      	str	r3, [r7, #24]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	61bb      	str	r3, [r7, #24]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	61bb      	str	r3, [r7, #24]
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	e158      	b.n	8004bbc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004918:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800491a:	2300      	movs	r3, #0
 800491c:	617b      	str	r3, [r7, #20]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	617b      	str	r3, [r7, #20]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	617b      	str	r3, [r7, #20]
 800492e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004930:	e144      	b.n	8004bbc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004936:	2b03      	cmp	r3, #3
 8004938:	f200 80f1 	bhi.w	8004b1e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004940:	2b01      	cmp	r3, #1
 8004942:	d123      	bne.n	800498c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004946:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 fddb 	bl	8005504 <I2C_WaitOnRXNEFlagUntilTimeout>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e145      	b.n	8004be4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	691a      	ldr	r2, [r3, #16]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496a:	1c5a      	adds	r2, r3, #1
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004974:	3b01      	subs	r3, #1
 8004976:	b29a      	uxth	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004980:	b29b      	uxth	r3, r3
 8004982:	3b01      	subs	r3, #1
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800498a:	e117      	b.n	8004bbc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004990:	2b02      	cmp	r3, #2
 8004992:	d14e      	bne.n	8004a32 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499a:	2200      	movs	r2, #0
 800499c:	4906      	ldr	r1, [pc, #24]	@ (80049b8 <HAL_I2C_Master_Receive+0x22c>)
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 fc06 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d008      	beq.n	80049bc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e11a      	b.n	8004be4 <HAL_I2C_Master_Receive+0x458>
 80049ae:	bf00      	nop
 80049b0:	00100002 	.word	0x00100002
 80049b4:	ffff0000 	.word	0xffff0000
 80049b8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	691a      	ldr	r2, [r3, #16]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d6:	b2d2      	uxtb	r2, r2
 80049d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049de:	1c5a      	adds	r2, r3, #1
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049e8:	3b01      	subs	r3, #1
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	3b01      	subs	r3, #1
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a30:	e0c4      	b.n	8004bbc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a38:	2200      	movs	r2, #0
 8004a3a:	496c      	ldr	r1, [pc, #432]	@ (8004bec <HAL_I2C_Master_Receive+0x460>)
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 fbb7 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e0cb      	b.n	8004be4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691a      	ldr	r2, [r3, #16]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6e:	1c5a      	adds	r2, r3, #1
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	3b01      	subs	r3, #1
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a90:	9300      	str	r3, [sp, #0]
 8004a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a94:	2200      	movs	r2, #0
 8004a96:	4955      	ldr	r1, [pc, #340]	@ (8004bec <HAL_I2C_Master_Receive+0x460>)
 8004a98:	68f8      	ldr	r0, [r7, #12]
 8004a9a:	f000 fb89 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d001      	beq.n	8004aa8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e09d      	b.n	8004be4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ab6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	691a      	ldr	r2, [r3, #16]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aca:	1c5a      	adds	r2, r3, #1
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	691a      	ldr	r2, [r3, #16]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af4:	b2d2      	uxtb	r2, r2
 8004af6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afc:	1c5a      	adds	r2, r3, #1
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b06:	3b01      	subs	r3, #1
 8004b08:	b29a      	uxth	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	3b01      	subs	r3, #1
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b1c:	e04e      	b.n	8004bbc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 fcee 	bl	8005504 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e058      	b.n	8004be4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	691a      	ldr	r2, [r3, #16]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3c:	b2d2      	uxtb	r2, r2
 8004b3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b44:	1c5a      	adds	r2, r3, #1
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f003 0304 	and.w	r3, r3, #4
 8004b6e:	2b04      	cmp	r3, #4
 8004b70:	d124      	bne.n	8004bbc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	d107      	bne.n	8004b8a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b88:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	691a      	ldr	r2, [r3, #16]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b94:	b2d2      	uxtb	r2, r2
 8004b96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9c:	1c5a      	adds	r2, r3, #1
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f47f aeb6 	bne.w	8004932 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2220      	movs	r2, #32
 8004bca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004bde:	2300      	movs	r3, #0
 8004be0:	e000      	b.n	8004be4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004be2:	2302      	movs	r3, #2
  }
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3728      	adds	r7, #40	@ 0x28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	00010004 	.word	0x00010004

08004bf0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b088      	sub	sp, #32
 8004bf4:	af02      	add	r7, sp, #8
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	4608      	mov	r0, r1
 8004bfa:	4611      	mov	r1, r2
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	4603      	mov	r3, r0
 8004c00:	817b      	strh	r3, [r7, #10]
 8004c02:	460b      	mov	r3, r1
 8004c04:	813b      	strh	r3, [r7, #8]
 8004c06:	4613      	mov	r3, r2
 8004c08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c0a:	f7fe fcd7 	bl	80035bc <HAL_GetTick>
 8004c0e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	2b20      	cmp	r3, #32
 8004c1a:	f040 80d9 	bne.w	8004dd0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	9300      	str	r3, [sp, #0]
 8004c22:	2319      	movs	r3, #25
 8004c24:	2201      	movs	r2, #1
 8004c26:	496d      	ldr	r1, [pc, #436]	@ (8004ddc <HAL_I2C_Mem_Write+0x1ec>)
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f000 fac1 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d001      	beq.n	8004c38 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c34:	2302      	movs	r3, #2
 8004c36:	e0cc      	b.n	8004dd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d101      	bne.n	8004c46 <HAL_I2C_Mem_Write+0x56>
 8004c42:	2302      	movs	r3, #2
 8004c44:	e0c5      	b.n	8004dd2 <HAL_I2C_Mem_Write+0x1e2>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0301 	and.w	r3, r3, #1
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d007      	beq.n	8004c6c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f042 0201 	orr.w	r2, r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2221      	movs	r2, #33	@ 0x21
 8004c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2240      	movs	r2, #64	@ 0x40
 8004c88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6a3a      	ldr	r2, [r7, #32]
 8004c96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004c9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	4a4d      	ldr	r2, [pc, #308]	@ (8004de0 <HAL_I2C_Mem_Write+0x1f0>)
 8004cac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cae:	88f8      	ldrh	r0, [r7, #6]
 8004cb0:	893a      	ldrh	r2, [r7, #8]
 8004cb2:	8979      	ldrh	r1, [r7, #10]
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	9301      	str	r3, [sp, #4]
 8004cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cba:	9300      	str	r3, [sp, #0]
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 f9e0 	bl	8005084 <I2C_RequestMemoryWrite>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d052      	beq.n	8004d70 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e081      	b.n	8004dd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 fb86 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00d      	beq.n	8004cfa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce2:	2b04      	cmp	r3, #4
 8004ce4:	d107      	bne.n	8004cf6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cf4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e06b      	b.n	8004dd2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfe:	781a      	ldrb	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0a:	1c5a      	adds	r2, r3, #1
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	3b01      	subs	r3, #1
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	f003 0304 	and.w	r3, r3, #4
 8004d34:	2b04      	cmp	r3, #4
 8004d36:	d11b      	bne.n	8004d70 <HAL_I2C_Mem_Write+0x180>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d017      	beq.n	8004d70 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d44:	781a      	ldrb	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d50:	1c5a      	adds	r2, r3, #1
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d1aa      	bne.n	8004cce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f000 fb79 	bl	8005474 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00d      	beq.n	8004da4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8c:	2b04      	cmp	r3, #4
 8004d8e:	d107      	bne.n	8004da0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d9e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e016      	b.n	8004dd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004db2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2220      	movs	r2, #32
 8004db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	e000      	b.n	8004dd2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004dd0:	2302      	movs	r3, #2
  }
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	00100002 	.word	0x00100002
 8004de0:	ffff0000 	.word	0xffff0000

08004de4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b088      	sub	sp, #32
 8004de8:	af02      	add	r7, sp, #8
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	607a      	str	r2, [r7, #4]
 8004dee:	603b      	str	r3, [r7, #0]
 8004df0:	460b      	mov	r3, r1
 8004df2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d006      	beq.n	8004e0e <I2C_MasterRequestWrite+0x2a>
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d003      	beq.n	8004e0e <I2C_MasterRequestWrite+0x2a>
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e0c:	d108      	bne.n	8004e20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	e00b      	b.n	8004e38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e24:	2b12      	cmp	r3, #18
 8004e26:	d107      	bne.n	8004e38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	9300      	str	r3, [sp, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f000 f9b3 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00d      	beq.n	8004e6c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e5e:	d103      	bne.n	8004e68 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e035      	b.n	8004ed8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e74:	d108      	bne.n	8004e88 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e76:	897b      	ldrh	r3, [r7, #10]
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e84:	611a      	str	r2, [r3, #16]
 8004e86:	e01b      	b.n	8004ec0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004e88:	897b      	ldrh	r3, [r7, #10]
 8004e8a:	11db      	asrs	r3, r3, #7
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	f003 0306 	and.w	r3, r3, #6
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	f063 030f 	orn	r3, r3, #15
 8004e98:	b2da      	uxtb	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	490e      	ldr	r1, [pc, #56]	@ (8004ee0 <I2C_MasterRequestWrite+0xfc>)
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f000 f9fc 	bl	80052a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e010      	b.n	8004ed8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004eb6:	897b      	ldrh	r3, [r7, #10]
 8004eb8:	b2da      	uxtb	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	4907      	ldr	r1, [pc, #28]	@ (8004ee4 <I2C_MasterRequestWrite+0x100>)
 8004ec6:	68f8      	ldr	r0, [r7, #12]
 8004ec8:	f000 f9ec 	bl	80052a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d001      	beq.n	8004ed6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e000      	b.n	8004ed8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	00010008 	.word	0x00010008
 8004ee4:	00010002 	.word	0x00010002

08004ee8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b088      	sub	sp, #32
 8004eec:	af02      	add	r7, sp, #8
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	607a      	str	r2, [r7, #4]
 8004ef2:	603b      	str	r3, [r7, #0]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f0c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	2b08      	cmp	r3, #8
 8004f12:	d006      	beq.n	8004f22 <I2C_MasterRequestRead+0x3a>
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d003      	beq.n	8004f22 <I2C_MasterRequestRead+0x3a>
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004f20:	d108      	bne.n	8004f34 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	e00b      	b.n	8004f4c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f38:	2b11      	cmp	r3, #17
 8004f3a:	d107      	bne.n	8004f4c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f4a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	9300      	str	r3, [sp, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f000 f929 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00d      	beq.n	8004f80 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f72:	d103      	bne.n	8004f7c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f7a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e079      	b.n	8005074 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f88:	d108      	bne.n	8004f9c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f8a:	897b      	ldrh	r3, [r7, #10]
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	b2da      	uxtb	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	611a      	str	r2, [r3, #16]
 8004f9a:	e05f      	b.n	800505c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004f9c:	897b      	ldrh	r3, [r7, #10]
 8004f9e:	11db      	asrs	r3, r3, #7
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	f003 0306 	and.w	r3, r3, #6
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	f063 030f 	orn	r3, r3, #15
 8004fac:	b2da      	uxtb	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	4930      	ldr	r1, [pc, #192]	@ (800507c <I2C_MasterRequestRead+0x194>)
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f000 f972 	bl	80052a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e054      	b.n	8005074 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004fca:	897b      	ldrh	r3, [r7, #10]
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	4929      	ldr	r1, [pc, #164]	@ (8005080 <I2C_MasterRequestRead+0x198>)
 8004fda:	68f8      	ldr	r0, [r7, #12]
 8004fdc:	f000 f962 	bl	80052a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e044      	b.n	8005074 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fea:	2300      	movs	r3, #0
 8004fec:	613b      	str	r3, [r7, #16]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	695b      	ldr	r3, [r3, #20]
 8004ff4:	613b      	str	r3, [r7, #16]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	699b      	ldr	r3, [r3, #24]
 8004ffc:	613b      	str	r3, [r7, #16]
 8004ffe:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800500e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 f8c7 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00d      	beq.n	8005044 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005032:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005036:	d103      	bne.n	8005040 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800503e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e017      	b.n	8005074 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005044:	897b      	ldrh	r3, [r7, #10]
 8005046:	11db      	asrs	r3, r3, #7
 8005048:	b2db      	uxtb	r3, r3
 800504a:	f003 0306 	and.w	r3, r3, #6
 800504e:	b2db      	uxtb	r3, r3
 8005050:	f063 030e 	orn	r3, r3, #14
 8005054:	b2da      	uxtb	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	4907      	ldr	r1, [pc, #28]	@ (8005080 <I2C_MasterRequestRead+0x198>)
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f000 f91e 	bl	80052a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e000      	b.n	8005074 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3718      	adds	r7, #24
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	00010008 	.word	0x00010008
 8005080:	00010002 	.word	0x00010002

08005084 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b088      	sub	sp, #32
 8005088:	af02      	add	r7, sp, #8
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	4608      	mov	r0, r1
 800508e:	4611      	mov	r1, r2
 8005090:	461a      	mov	r2, r3
 8005092:	4603      	mov	r3, r0
 8005094:	817b      	strh	r3, [r7, #10]
 8005096:	460b      	mov	r3, r1
 8005098:	813b      	strh	r3, [r7, #8]
 800509a:	4613      	mov	r3, r2
 800509c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b0:	9300      	str	r3, [sp, #0]
 80050b2:	6a3b      	ldr	r3, [r7, #32]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 f878 	bl	80051b0 <I2C_WaitOnFlagUntilTimeout>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00d      	beq.n	80050e2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050d4:	d103      	bne.n	80050de <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e05f      	b.n	80051a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050e2:	897b      	ldrh	r3, [r7, #10]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	461a      	mov	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f4:	6a3a      	ldr	r2, [r7, #32]
 80050f6:	492d      	ldr	r1, [pc, #180]	@ (80051ac <I2C_RequestMemoryWrite+0x128>)
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 f8d3 	bl	80052a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d001      	beq.n	8005108 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e04c      	b.n	80051a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	617b      	str	r3, [r7, #20]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	617b      	str	r3, [r7, #20]
 800511c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800511e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005120:	6a39      	ldr	r1, [r7, #32]
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f000 f95e 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00d      	beq.n	800514a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005132:	2b04      	cmp	r3, #4
 8005134:	d107      	bne.n	8005146 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005144:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e02b      	b.n	80051a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800514a:	88fb      	ldrh	r3, [r7, #6]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d105      	bne.n	800515c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005150:	893b      	ldrh	r3, [r7, #8]
 8005152:	b2da      	uxtb	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	611a      	str	r2, [r3, #16]
 800515a:	e021      	b.n	80051a0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800515c:	893b      	ldrh	r3, [r7, #8]
 800515e:	0a1b      	lsrs	r3, r3, #8
 8005160:	b29b      	uxth	r3, r3
 8005162:	b2da      	uxtb	r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800516a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800516c:	6a39      	ldr	r1, [r7, #32]
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 f938 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00d      	beq.n	8005196 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517e:	2b04      	cmp	r3, #4
 8005180:	d107      	bne.n	8005192 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005190:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e005      	b.n	80051a2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005196:	893b      	ldrh	r3, [r7, #8]
 8005198:	b2da      	uxtb	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80051a0:	2300      	movs	r3, #0
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3718      	adds	r7, #24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	00010002 	.word	0x00010002

080051b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	603b      	str	r3, [r7, #0]
 80051bc:	4613      	mov	r3, r2
 80051be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051c0:	e048      	b.n	8005254 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c8:	d044      	beq.n	8005254 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ca:	f7fe f9f7 	bl	80035bc <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	683a      	ldr	r2, [r7, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d302      	bcc.n	80051e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d139      	bne.n	8005254 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	0c1b      	lsrs	r3, r3, #16
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d10d      	bne.n	8005206 <I2C_WaitOnFlagUntilTimeout+0x56>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	695b      	ldr	r3, [r3, #20]
 80051f0:	43da      	mvns	r2, r3
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	4013      	ands	r3, r2
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	bf0c      	ite	eq
 80051fc:	2301      	moveq	r3, #1
 80051fe:	2300      	movne	r3, #0
 8005200:	b2db      	uxtb	r3, r3
 8005202:	461a      	mov	r2, r3
 8005204:	e00c      	b.n	8005220 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	43da      	mvns	r2, r3
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	4013      	ands	r3, r2
 8005212:	b29b      	uxth	r3, r3
 8005214:	2b00      	cmp	r3, #0
 8005216:	bf0c      	ite	eq
 8005218:	2301      	moveq	r3, #1
 800521a:	2300      	movne	r3, #0
 800521c:	b2db      	uxtb	r3, r3
 800521e:	461a      	mov	r2, r3
 8005220:	79fb      	ldrb	r3, [r7, #7]
 8005222:	429a      	cmp	r2, r3
 8005224:	d116      	bne.n	8005254 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005240:	f043 0220 	orr.w	r2, r3, #32
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e023      	b.n	800529c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	0c1b      	lsrs	r3, r3, #16
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b01      	cmp	r3, #1
 800525c:	d10d      	bne.n	800527a <I2C_WaitOnFlagUntilTimeout+0xca>
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	43da      	mvns	r2, r3
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	4013      	ands	r3, r2
 800526a:	b29b      	uxth	r3, r3
 800526c:	2b00      	cmp	r3, #0
 800526e:	bf0c      	ite	eq
 8005270:	2301      	moveq	r3, #1
 8005272:	2300      	movne	r3, #0
 8005274:	b2db      	uxtb	r3, r3
 8005276:	461a      	mov	r2, r3
 8005278:	e00c      	b.n	8005294 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	43da      	mvns	r2, r3
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	4013      	ands	r3, r2
 8005286:	b29b      	uxth	r3, r3
 8005288:	2b00      	cmp	r3, #0
 800528a:	bf0c      	ite	eq
 800528c:	2301      	moveq	r3, #1
 800528e:	2300      	movne	r3, #0
 8005290:	b2db      	uxtb	r3, r3
 8005292:	461a      	mov	r2, r3
 8005294:	79fb      	ldrb	r3, [r7, #7]
 8005296:	429a      	cmp	r2, r3
 8005298:	d093      	beq.n	80051c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	4618      	mov	r0, r3
 800529e:	3710      	adds	r7, #16
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
 80052b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052b2:	e071      	b.n	8005398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052c2:	d123      	bne.n	800530c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2220      	movs	r2, #32
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f8:	f043 0204 	orr.w	r2, r3, #4
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e067      	b.n	80053dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005312:	d041      	beq.n	8005398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005314:	f7fe f952 	bl	80035bc <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	429a      	cmp	r2, r3
 8005322:	d302      	bcc.n	800532a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d136      	bne.n	8005398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	0c1b      	lsrs	r3, r3, #16
 800532e:	b2db      	uxtb	r3, r3
 8005330:	2b01      	cmp	r3, #1
 8005332:	d10c      	bne.n	800534e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	43da      	mvns	r2, r3
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	4013      	ands	r3, r2
 8005340:	b29b      	uxth	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	bf14      	ite	ne
 8005346:	2301      	movne	r3, #1
 8005348:	2300      	moveq	r3, #0
 800534a:	b2db      	uxtb	r3, r3
 800534c:	e00b      	b.n	8005366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	43da      	mvns	r2, r3
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	4013      	ands	r3, r2
 800535a:	b29b      	uxth	r3, r3
 800535c:	2b00      	cmp	r3, #0
 800535e:	bf14      	ite	ne
 8005360:	2301      	movne	r3, #1
 8005362:	2300      	moveq	r3, #0
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d016      	beq.n	8005398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005384:	f043 0220 	orr.w	r2, r3, #32
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2200      	movs	r2, #0
 8005390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e021      	b.n	80053dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	0c1b      	lsrs	r3, r3, #16
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d10c      	bne.n	80053bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	43da      	mvns	r2, r3
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	4013      	ands	r3, r2
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	bf14      	ite	ne
 80053b4:	2301      	movne	r3, #1
 80053b6:	2300      	moveq	r3, #0
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	e00b      	b.n	80053d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	43da      	mvns	r2, r3
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	4013      	ands	r3, r2
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	bf14      	ite	ne
 80053ce:	2301      	movne	r3, #1
 80053d0:	2300      	moveq	r3, #0
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f47f af6d 	bne.w	80052b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3710      	adds	r7, #16
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053f0:	e034      	b.n	800545c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f000 f8e3 	bl	80055be <I2C_IsAcknowledgeFailed>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d001      	beq.n	8005402 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e034      	b.n	800546c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005408:	d028      	beq.n	800545c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800540a:	f7fe f8d7 	bl	80035bc <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	429a      	cmp	r2, r3
 8005418:	d302      	bcc.n	8005420 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d11d      	bne.n	800545c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800542a:	2b80      	cmp	r3, #128	@ 0x80
 800542c:	d016      	beq.n	800545c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2220      	movs	r2, #32
 8005438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005448:	f043 0220 	orr.w	r2, r3, #32
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e007      	b.n	800546c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	695b      	ldr	r3, [r3, #20]
 8005462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005466:	2b80      	cmp	r3, #128	@ 0x80
 8005468:	d1c3      	bne.n	80053f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	4618      	mov	r0, r3
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005480:	e034      	b.n	80054ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 f89b 	bl	80055be <I2C_IsAcknowledgeFailed>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e034      	b.n	80054fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005498:	d028      	beq.n	80054ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800549a:	f7fe f88f 	bl	80035bc <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d302      	bcc.n	80054b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d11d      	bne.n	80054ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	f003 0304 	and.w	r3, r3, #4
 80054ba:	2b04      	cmp	r3, #4
 80054bc:	d016      	beq.n	80054ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d8:	f043 0220 	orr.w	r2, r3, #32
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e007      	b.n	80054fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0304 	and.w	r3, r3, #4
 80054f6:	2b04      	cmp	r3, #4
 80054f8:	d1c3      	bne.n	8005482 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005510:	e049      	b.n	80055a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	f003 0310 	and.w	r3, r3, #16
 800551c:	2b10      	cmp	r3, #16
 800551e:	d119      	bne.n	8005554 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f06f 0210 	mvn.w	r2, #16
 8005528:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2220      	movs	r2, #32
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e030      	b.n	80055b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005554:	f7fe f832 	bl	80035bc <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	429a      	cmp	r2, r3
 8005562:	d302      	bcc.n	800556a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d11d      	bne.n	80055a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005574:	2b40      	cmp	r3, #64	@ 0x40
 8005576:	d016      	beq.n	80055a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2220      	movs	r2, #32
 8005582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005592:	f043 0220 	orr.w	r2, r3, #32
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e007      	b.n	80055b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b0:	2b40      	cmp	r3, #64	@ 0x40
 80055b2:	d1ae      	bne.n	8005512 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80055be:	b480      	push	{r7}
 80055c0:	b083      	sub	sp, #12
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055d4:	d11b      	bne.n	800560e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80055de:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2220      	movs	r2, #32
 80055ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fa:	f043 0204 	orr.w	r2, r3, #4
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e000      	b.n	8005610 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b086      	sub	sp, #24
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e267      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0301 	and.w	r3, r3, #1
 8005636:	2b00      	cmp	r3, #0
 8005638:	d075      	beq.n	8005726 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800563a:	4b88      	ldr	r3, [pc, #544]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f003 030c 	and.w	r3, r3, #12
 8005642:	2b04      	cmp	r3, #4
 8005644:	d00c      	beq.n	8005660 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005646:	4b85      	ldr	r3, [pc, #532]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800564e:	2b08      	cmp	r3, #8
 8005650:	d112      	bne.n	8005678 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005652:	4b82      	ldr	r3, [pc, #520]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800565a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800565e:	d10b      	bne.n	8005678 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005660:	4b7e      	ldr	r3, [pc, #504]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d05b      	beq.n	8005724 <HAL_RCC_OscConfig+0x108>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d157      	bne.n	8005724 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e242      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005680:	d106      	bne.n	8005690 <HAL_RCC_OscConfig+0x74>
 8005682:	4b76      	ldr	r3, [pc, #472]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a75      	ldr	r2, [pc, #468]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800568c:	6013      	str	r3, [r2, #0]
 800568e:	e01d      	b.n	80056cc <HAL_RCC_OscConfig+0xb0>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005698:	d10c      	bne.n	80056b4 <HAL_RCC_OscConfig+0x98>
 800569a:	4b70      	ldr	r3, [pc, #448]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a6f      	ldr	r2, [pc, #444]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80056a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056a4:	6013      	str	r3, [r2, #0]
 80056a6:	4b6d      	ldr	r3, [pc, #436]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a6c      	ldr	r2, [pc, #432]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80056ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	e00b      	b.n	80056cc <HAL_RCC_OscConfig+0xb0>
 80056b4:	4b69      	ldr	r3, [pc, #420]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a68      	ldr	r2, [pc, #416]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80056ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056be:	6013      	str	r3, [r2, #0]
 80056c0:	4b66      	ldr	r3, [pc, #408]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a65      	ldr	r2, [pc, #404]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80056c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d013      	beq.n	80056fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056d4:	f7fd ff72 	bl	80035bc <HAL_GetTick>
 80056d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056da:	e008      	b.n	80056ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056dc:	f7fd ff6e 	bl	80035bc <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	2b64      	cmp	r3, #100	@ 0x64
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e207      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ee:	4b5b      	ldr	r3, [pc, #364]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d0f0      	beq.n	80056dc <HAL_RCC_OscConfig+0xc0>
 80056fa:	e014      	b.n	8005726 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056fc:	f7fd ff5e 	bl	80035bc <HAL_GetTick>
 8005700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005702:	e008      	b.n	8005716 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005704:	f7fd ff5a 	bl	80035bc <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b64      	cmp	r3, #100	@ 0x64
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e1f3      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005716:	4b51      	ldr	r3, [pc, #324]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1f0      	bne.n	8005704 <HAL_RCC_OscConfig+0xe8>
 8005722:	e000      	b.n	8005726 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d063      	beq.n	80057fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005732:	4b4a      	ldr	r3, [pc, #296]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f003 030c 	and.w	r3, r3, #12
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00b      	beq.n	8005756 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800573e:	4b47      	ldr	r3, [pc, #284]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005746:	2b08      	cmp	r3, #8
 8005748:	d11c      	bne.n	8005784 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800574a:	4b44      	ldr	r3, [pc, #272]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d116      	bne.n	8005784 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005756:	4b41      	ldr	r3, [pc, #260]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0302 	and.w	r3, r3, #2
 800575e:	2b00      	cmp	r3, #0
 8005760:	d005      	beq.n	800576e <HAL_RCC_OscConfig+0x152>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d001      	beq.n	800576e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e1c7      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800576e:	4b3b      	ldr	r3, [pc, #236]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	00db      	lsls	r3, r3, #3
 800577c:	4937      	ldr	r1, [pc, #220]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 800577e:	4313      	orrs	r3, r2
 8005780:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005782:	e03a      	b.n	80057fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d020      	beq.n	80057ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800578c:	4b34      	ldr	r3, [pc, #208]	@ (8005860 <HAL_RCC_OscConfig+0x244>)
 800578e:	2201      	movs	r2, #1
 8005790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005792:	f7fd ff13 	bl	80035bc <HAL_GetTick>
 8005796:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005798:	e008      	b.n	80057ac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800579a:	f7fd ff0f 	bl	80035bc <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d901      	bls.n	80057ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e1a8      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057ac:	4b2b      	ldr	r3, [pc, #172]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d0f0      	beq.n	800579a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057b8:	4b28      	ldr	r3, [pc, #160]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	00db      	lsls	r3, r3, #3
 80057c6:	4925      	ldr	r1, [pc, #148]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80057c8:	4313      	orrs	r3, r2
 80057ca:	600b      	str	r3, [r1, #0]
 80057cc:	e015      	b.n	80057fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057ce:	4b24      	ldr	r3, [pc, #144]	@ (8005860 <HAL_RCC_OscConfig+0x244>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057d4:	f7fd fef2 	bl	80035bc <HAL_GetTick>
 80057d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057dc:	f7fd feee 	bl	80035bc <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e187      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057ee:	4b1b      	ldr	r3, [pc, #108]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1f0      	bne.n	80057dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0308 	and.w	r3, r3, #8
 8005802:	2b00      	cmp	r3, #0
 8005804:	d036      	beq.n	8005874 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d016      	beq.n	800583c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800580e:	4b15      	ldr	r3, [pc, #84]	@ (8005864 <HAL_RCC_OscConfig+0x248>)
 8005810:	2201      	movs	r2, #1
 8005812:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005814:	f7fd fed2 	bl	80035bc <HAL_GetTick>
 8005818:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800581a:	e008      	b.n	800582e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800581c:	f7fd fece 	bl	80035bc <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	2b02      	cmp	r3, #2
 8005828:	d901      	bls.n	800582e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e167      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800582e:	4b0b      	ldr	r3, [pc, #44]	@ (800585c <HAL_RCC_OscConfig+0x240>)
 8005830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d0f0      	beq.n	800581c <HAL_RCC_OscConfig+0x200>
 800583a:	e01b      	b.n	8005874 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800583c:	4b09      	ldr	r3, [pc, #36]	@ (8005864 <HAL_RCC_OscConfig+0x248>)
 800583e:	2200      	movs	r2, #0
 8005840:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005842:	f7fd febb 	bl	80035bc <HAL_GetTick>
 8005846:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005848:	e00e      	b.n	8005868 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800584a:	f7fd feb7 	bl	80035bc <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d907      	bls.n	8005868 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e150      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
 800585c:	40023800 	.word	0x40023800
 8005860:	42470000 	.word	0x42470000
 8005864:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005868:	4b88      	ldr	r3, [pc, #544]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 800586a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800586c:	f003 0302 	and.w	r3, r3, #2
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1ea      	bne.n	800584a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0304 	and.w	r3, r3, #4
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 8097 	beq.w	80059b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005882:	2300      	movs	r3, #0
 8005884:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005886:	4b81      	ldr	r3, [pc, #516]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800588e:	2b00      	cmp	r3, #0
 8005890:	d10f      	bne.n	80058b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005892:	2300      	movs	r3, #0
 8005894:	60bb      	str	r3, [r7, #8]
 8005896:	4b7d      	ldr	r3, [pc, #500]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589a:	4a7c      	ldr	r2, [pc, #496]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 800589c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80058a2:	4b7a      	ldr	r3, [pc, #488]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 80058a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058aa:	60bb      	str	r3, [r7, #8]
 80058ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058ae:	2301      	movs	r3, #1
 80058b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058b2:	4b77      	ldr	r3, [pc, #476]	@ (8005a90 <HAL_RCC_OscConfig+0x474>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d118      	bne.n	80058f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058be:	4b74      	ldr	r3, [pc, #464]	@ (8005a90 <HAL_RCC_OscConfig+0x474>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a73      	ldr	r2, [pc, #460]	@ (8005a90 <HAL_RCC_OscConfig+0x474>)
 80058c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058ca:	f7fd fe77 	bl	80035bc <HAL_GetTick>
 80058ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058d0:	e008      	b.n	80058e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058d2:	f7fd fe73 	bl	80035bc <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d901      	bls.n	80058e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e10c      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058e4:	4b6a      	ldr	r3, [pc, #424]	@ (8005a90 <HAL_RCC_OscConfig+0x474>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0f0      	beq.n	80058d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d106      	bne.n	8005906 <HAL_RCC_OscConfig+0x2ea>
 80058f8:	4b64      	ldr	r3, [pc, #400]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 80058fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058fc:	4a63      	ldr	r2, [pc, #396]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 80058fe:	f043 0301 	orr.w	r3, r3, #1
 8005902:	6713      	str	r3, [r2, #112]	@ 0x70
 8005904:	e01c      	b.n	8005940 <HAL_RCC_OscConfig+0x324>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	2b05      	cmp	r3, #5
 800590c:	d10c      	bne.n	8005928 <HAL_RCC_OscConfig+0x30c>
 800590e:	4b5f      	ldr	r3, [pc, #380]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005912:	4a5e      	ldr	r2, [pc, #376]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005914:	f043 0304 	orr.w	r3, r3, #4
 8005918:	6713      	str	r3, [r2, #112]	@ 0x70
 800591a:	4b5c      	ldr	r3, [pc, #368]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 800591c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800591e:	4a5b      	ldr	r2, [pc, #364]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005920:	f043 0301 	orr.w	r3, r3, #1
 8005924:	6713      	str	r3, [r2, #112]	@ 0x70
 8005926:	e00b      	b.n	8005940 <HAL_RCC_OscConfig+0x324>
 8005928:	4b58      	ldr	r3, [pc, #352]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 800592a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800592c:	4a57      	ldr	r2, [pc, #348]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 800592e:	f023 0301 	bic.w	r3, r3, #1
 8005932:	6713      	str	r3, [r2, #112]	@ 0x70
 8005934:	4b55      	ldr	r3, [pc, #340]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005938:	4a54      	ldr	r2, [pc, #336]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 800593a:	f023 0304 	bic.w	r3, r3, #4
 800593e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d015      	beq.n	8005974 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005948:	f7fd fe38 	bl	80035bc <HAL_GetTick>
 800594c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800594e:	e00a      	b.n	8005966 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005950:	f7fd fe34 	bl	80035bc <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800595e:	4293      	cmp	r3, r2
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e0cb      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005966:	4b49      	ldr	r3, [pc, #292]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b00      	cmp	r3, #0
 8005970:	d0ee      	beq.n	8005950 <HAL_RCC_OscConfig+0x334>
 8005972:	e014      	b.n	800599e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005974:	f7fd fe22 	bl	80035bc <HAL_GetTick>
 8005978:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800597a:	e00a      	b.n	8005992 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800597c:	f7fd fe1e 	bl	80035bc <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	f241 3288 	movw	r2, #5000	@ 0x1388
 800598a:	4293      	cmp	r3, r2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e0b5      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005992:	4b3e      	ldr	r3, [pc, #248]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1ee      	bne.n	800597c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800599e:	7dfb      	ldrb	r3, [r7, #23]
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d105      	bne.n	80059b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059a4:	4b39      	ldr	r3, [pc, #228]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 80059a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a8:	4a38      	ldr	r2, [pc, #224]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 80059aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	699b      	ldr	r3, [r3, #24]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 80a1 	beq.w	8005afc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059ba:	4b34      	ldr	r3, [pc, #208]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f003 030c 	and.w	r3, r3, #12
 80059c2:	2b08      	cmp	r3, #8
 80059c4:	d05c      	beq.n	8005a80 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d141      	bne.n	8005a52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ce:	4b31      	ldr	r3, [pc, #196]	@ (8005a94 <HAL_RCC_OscConfig+0x478>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059d4:	f7fd fdf2 	bl	80035bc <HAL_GetTick>
 80059d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059da:	e008      	b.n	80059ee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059dc:	f7fd fdee 	bl	80035bc <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d901      	bls.n	80059ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e087      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059ee:	4b27      	ldr	r3, [pc, #156]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1f0      	bne.n	80059dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	69da      	ldr	r2, [r3, #28]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a1b      	ldr	r3, [r3, #32]
 8005a02:	431a      	orrs	r2, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a08:	019b      	lsls	r3, r3, #6
 8005a0a:	431a      	orrs	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a10:	085b      	lsrs	r3, r3, #1
 8005a12:	3b01      	subs	r3, #1
 8005a14:	041b      	lsls	r3, r3, #16
 8005a16:	431a      	orrs	r2, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a1c:	061b      	lsls	r3, r3, #24
 8005a1e:	491b      	ldr	r1, [pc, #108]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005a20:	4313      	orrs	r3, r2
 8005a22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a24:	4b1b      	ldr	r3, [pc, #108]	@ (8005a94 <HAL_RCC_OscConfig+0x478>)
 8005a26:	2201      	movs	r2, #1
 8005a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a2a:	f7fd fdc7 	bl	80035bc <HAL_GetTick>
 8005a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a30:	e008      	b.n	8005a44 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a32:	f7fd fdc3 	bl	80035bc <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e05c      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a44:	4b11      	ldr	r3, [pc, #68]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0f0      	beq.n	8005a32 <HAL_RCC_OscConfig+0x416>
 8005a50:	e054      	b.n	8005afc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a52:	4b10      	ldr	r3, [pc, #64]	@ (8005a94 <HAL_RCC_OscConfig+0x478>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a58:	f7fd fdb0 	bl	80035bc <HAL_GetTick>
 8005a5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a5e:	e008      	b.n	8005a72 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a60:	f7fd fdac 	bl	80035bc <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e045      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a72:	4b06      	ldr	r3, [pc, #24]	@ (8005a8c <HAL_RCC_OscConfig+0x470>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1f0      	bne.n	8005a60 <HAL_RCC_OscConfig+0x444>
 8005a7e:	e03d      	b.n	8005afc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d107      	bne.n	8005a98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e038      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
 8005a8c:	40023800 	.word	0x40023800
 8005a90:	40007000 	.word	0x40007000
 8005a94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a98:	4b1b      	ldr	r3, [pc, #108]	@ (8005b08 <HAL_RCC_OscConfig+0x4ec>)
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	699b      	ldr	r3, [r3, #24]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d028      	beq.n	8005af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d121      	bne.n	8005af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d11a      	bne.n	8005af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ac8:	4013      	ands	r3, r2
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005ace:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d111      	bne.n	8005af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ade:	085b      	lsrs	r3, r3, #1
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d107      	bne.n	8005af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d001      	beq.n	8005afc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e000      	b.n	8005afe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3718      	adds	r7, #24
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	40023800 	.word	0x40023800

08005b0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d101      	bne.n	8005b20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e0cc      	b.n	8005cba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b20:	4b68      	ldr	r3, [pc, #416]	@ (8005cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 0307 	and.w	r3, r3, #7
 8005b28:	683a      	ldr	r2, [r7, #0]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d90c      	bls.n	8005b48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b2e:	4b65      	ldr	r3, [pc, #404]	@ (8005cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b30:	683a      	ldr	r2, [r7, #0]
 8005b32:	b2d2      	uxtb	r2, r2
 8005b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b36:	4b63      	ldr	r3, [pc, #396]	@ (8005cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0307 	and.w	r3, r3, #7
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d001      	beq.n	8005b48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e0b8      	b.n	8005cba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0302 	and.w	r3, r3, #2
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d020      	beq.n	8005b96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0304 	and.w	r3, r3, #4
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d005      	beq.n	8005b6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b60:	4b59      	ldr	r3, [pc, #356]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	4a58      	ldr	r2, [pc, #352]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005b6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0308 	and.w	r3, r3, #8
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d005      	beq.n	8005b84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b78:	4b53      	ldr	r3, [pc, #332]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	4a52      	ldr	r2, [pc, #328]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005b82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b84:	4b50      	ldr	r3, [pc, #320]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	494d      	ldr	r1, [pc, #308]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0301 	and.w	r3, r3, #1
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d044      	beq.n	8005c2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d107      	bne.n	8005bba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005baa:	4b47      	ldr	r3, [pc, #284]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d119      	bne.n	8005bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e07f      	b.n	8005cba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d003      	beq.n	8005bca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005bc6:	2b03      	cmp	r3, #3
 8005bc8:	d107      	bne.n	8005bda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bca:	4b3f      	ldr	r3, [pc, #252]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d109      	bne.n	8005bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e06f      	b.n	8005cba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bda:	4b3b      	ldr	r3, [pc, #236]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0302 	and.w	r3, r3, #2
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d101      	bne.n	8005bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e067      	b.n	8005cba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005bea:	4b37      	ldr	r3, [pc, #220]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f023 0203 	bic.w	r2, r3, #3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	4934      	ldr	r1, [pc, #208]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005bfc:	f7fd fcde 	bl	80035bc <HAL_GetTick>
 8005c00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c02:	e00a      	b.n	8005c1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c04:	f7fd fcda 	bl	80035bc <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d901      	bls.n	8005c1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e04f      	b.n	8005cba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	f003 020c 	and.w	r2, r3, #12
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d1eb      	bne.n	8005c04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c2c:	4b25      	ldr	r3, [pc, #148]	@ (8005cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0307 	and.w	r3, r3, #7
 8005c34:	683a      	ldr	r2, [r7, #0]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d20c      	bcs.n	8005c54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c3a:	4b22      	ldr	r3, [pc, #136]	@ (8005cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c3c:	683a      	ldr	r2, [r7, #0]
 8005c3e:	b2d2      	uxtb	r2, r2
 8005c40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c42:	4b20      	ldr	r3, [pc, #128]	@ (8005cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0307 	and.w	r3, r3, #7
 8005c4a:	683a      	ldr	r2, [r7, #0]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d001      	beq.n	8005c54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e032      	b.n	8005cba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 0304 	and.w	r3, r3, #4
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d008      	beq.n	8005c72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c60:	4b19      	ldr	r3, [pc, #100]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	4916      	ldr	r1, [pc, #88]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d009      	beq.n	8005c92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c7e:	4b12      	ldr	r3, [pc, #72]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	490e      	ldr	r1, [pc, #56]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005c92:	f000 f821 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 8005c96:	4602      	mov	r2, r0
 8005c98:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	091b      	lsrs	r3, r3, #4
 8005c9e:	f003 030f 	and.w	r3, r3, #15
 8005ca2:	490a      	ldr	r1, [pc, #40]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c0>)
 8005ca4:	5ccb      	ldrb	r3, [r1, r3]
 8005ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8005caa:	4a09      	ldr	r2, [pc, #36]	@ (8005cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005cac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005cae:	4b09      	ldr	r3, [pc, #36]	@ (8005cd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7fd fc3e 	bl	8003534 <HAL_InitTick>

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3710      	adds	r7, #16
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	40023c00 	.word	0x40023c00
 8005cc8:	40023800 	.word	0x40023800
 8005ccc:	08009050 	.word	0x08009050
 8005cd0:	20000008 	.word	0x20000008
 8005cd4:	2000000c 	.word	0x2000000c

08005cd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cdc:	b094      	sub	sp, #80	@ 0x50
 8005cde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005cec:	2300      	movs	r3, #0
 8005cee:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cf0:	4b79      	ldr	r3, [pc, #484]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f003 030c 	and.w	r3, r3, #12
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d00d      	beq.n	8005d18 <HAL_RCC_GetSysClockFreq+0x40>
 8005cfc:	2b08      	cmp	r3, #8
 8005cfe:	f200 80e1 	bhi.w	8005ec4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d002      	beq.n	8005d0c <HAL_RCC_GetSysClockFreq+0x34>
 8005d06:	2b04      	cmp	r3, #4
 8005d08:	d003      	beq.n	8005d12 <HAL_RCC_GetSysClockFreq+0x3a>
 8005d0a:	e0db      	b.n	8005ec4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d0c:	4b73      	ldr	r3, [pc, #460]	@ (8005edc <HAL_RCC_GetSysClockFreq+0x204>)
 8005d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d10:	e0db      	b.n	8005eca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d12:	4b73      	ldr	r3, [pc, #460]	@ (8005ee0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005d14:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d16:	e0d8      	b.n	8005eca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d18:	4b6f      	ldr	r3, [pc, #444]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d20:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d22:	4b6d      	ldr	r3, [pc, #436]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d063      	beq.n	8005df6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d2e:	4b6a      	ldr	r3, [pc, #424]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	099b      	lsrs	r3, r3, #6
 8005d34:	2200      	movs	r2, #0
 8005d36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d38:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d40:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d42:	2300      	movs	r3, #0
 8005d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d46:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005d4a:	4622      	mov	r2, r4
 8005d4c:	462b      	mov	r3, r5
 8005d4e:	f04f 0000 	mov.w	r0, #0
 8005d52:	f04f 0100 	mov.w	r1, #0
 8005d56:	0159      	lsls	r1, r3, #5
 8005d58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d5c:	0150      	lsls	r0, r2, #5
 8005d5e:	4602      	mov	r2, r0
 8005d60:	460b      	mov	r3, r1
 8005d62:	4621      	mov	r1, r4
 8005d64:	1a51      	subs	r1, r2, r1
 8005d66:	6139      	str	r1, [r7, #16]
 8005d68:	4629      	mov	r1, r5
 8005d6a:	eb63 0301 	sbc.w	r3, r3, r1
 8005d6e:	617b      	str	r3, [r7, #20]
 8005d70:	f04f 0200 	mov.w	r2, #0
 8005d74:	f04f 0300 	mov.w	r3, #0
 8005d78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d7c:	4659      	mov	r1, fp
 8005d7e:	018b      	lsls	r3, r1, #6
 8005d80:	4651      	mov	r1, sl
 8005d82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005d86:	4651      	mov	r1, sl
 8005d88:	018a      	lsls	r2, r1, #6
 8005d8a:	4651      	mov	r1, sl
 8005d8c:	ebb2 0801 	subs.w	r8, r2, r1
 8005d90:	4659      	mov	r1, fp
 8005d92:	eb63 0901 	sbc.w	r9, r3, r1
 8005d96:	f04f 0200 	mov.w	r2, #0
 8005d9a:	f04f 0300 	mov.w	r3, #0
 8005d9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005da2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005da6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005daa:	4690      	mov	r8, r2
 8005dac:	4699      	mov	r9, r3
 8005dae:	4623      	mov	r3, r4
 8005db0:	eb18 0303 	adds.w	r3, r8, r3
 8005db4:	60bb      	str	r3, [r7, #8]
 8005db6:	462b      	mov	r3, r5
 8005db8:	eb49 0303 	adc.w	r3, r9, r3
 8005dbc:	60fb      	str	r3, [r7, #12]
 8005dbe:	f04f 0200 	mov.w	r2, #0
 8005dc2:	f04f 0300 	mov.w	r3, #0
 8005dc6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005dca:	4629      	mov	r1, r5
 8005dcc:	024b      	lsls	r3, r1, #9
 8005dce:	4621      	mov	r1, r4
 8005dd0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005dd4:	4621      	mov	r1, r4
 8005dd6:	024a      	lsls	r2, r1, #9
 8005dd8:	4610      	mov	r0, r2
 8005dda:	4619      	mov	r1, r3
 8005ddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dde:	2200      	movs	r2, #0
 8005de0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005de2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005de4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005de8:	f7fa fee6 	bl	8000bb8 <__aeabi_uldivmod>
 8005dec:	4602      	mov	r2, r0
 8005dee:	460b      	mov	r3, r1
 8005df0:	4613      	mov	r3, r2
 8005df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005df4:	e058      	b.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005df6:	4b38      	ldr	r3, [pc, #224]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	099b      	lsrs	r3, r3, #6
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	4618      	mov	r0, r3
 8005e00:	4611      	mov	r1, r2
 8005e02:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e06:	623b      	str	r3, [r7, #32]
 8005e08:	2300      	movs	r3, #0
 8005e0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e0c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005e10:	4642      	mov	r2, r8
 8005e12:	464b      	mov	r3, r9
 8005e14:	f04f 0000 	mov.w	r0, #0
 8005e18:	f04f 0100 	mov.w	r1, #0
 8005e1c:	0159      	lsls	r1, r3, #5
 8005e1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e22:	0150      	lsls	r0, r2, #5
 8005e24:	4602      	mov	r2, r0
 8005e26:	460b      	mov	r3, r1
 8005e28:	4641      	mov	r1, r8
 8005e2a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e2e:	4649      	mov	r1, r9
 8005e30:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e34:	f04f 0200 	mov.w	r2, #0
 8005e38:	f04f 0300 	mov.w	r3, #0
 8005e3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005e40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005e44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005e48:	ebb2 040a 	subs.w	r4, r2, sl
 8005e4c:	eb63 050b 	sbc.w	r5, r3, fp
 8005e50:	f04f 0200 	mov.w	r2, #0
 8005e54:	f04f 0300 	mov.w	r3, #0
 8005e58:	00eb      	lsls	r3, r5, #3
 8005e5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e5e:	00e2      	lsls	r2, r4, #3
 8005e60:	4614      	mov	r4, r2
 8005e62:	461d      	mov	r5, r3
 8005e64:	4643      	mov	r3, r8
 8005e66:	18e3      	adds	r3, r4, r3
 8005e68:	603b      	str	r3, [r7, #0]
 8005e6a:	464b      	mov	r3, r9
 8005e6c:	eb45 0303 	adc.w	r3, r5, r3
 8005e70:	607b      	str	r3, [r7, #4]
 8005e72:	f04f 0200 	mov.w	r2, #0
 8005e76:	f04f 0300 	mov.w	r3, #0
 8005e7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e7e:	4629      	mov	r1, r5
 8005e80:	028b      	lsls	r3, r1, #10
 8005e82:	4621      	mov	r1, r4
 8005e84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e88:	4621      	mov	r1, r4
 8005e8a:	028a      	lsls	r2, r1, #10
 8005e8c:	4610      	mov	r0, r2
 8005e8e:	4619      	mov	r1, r3
 8005e90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e92:	2200      	movs	r2, #0
 8005e94:	61bb      	str	r3, [r7, #24]
 8005e96:	61fa      	str	r2, [r7, #28]
 8005e98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e9c:	f7fa fe8c 	bl	8000bb8 <__aeabi_uldivmod>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	0c1b      	lsrs	r3, r3, #16
 8005eae:	f003 0303 	and.w	r3, r3, #3
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	005b      	lsls	r3, r3, #1
 8005eb6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005eb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005eba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ec2:	e002      	b.n	8005eca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ec4:	4b05      	ldr	r3, [pc, #20]	@ (8005edc <HAL_RCC_GetSysClockFreq+0x204>)
 8005ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ec8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3750      	adds	r7, #80	@ 0x50
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ed6:	bf00      	nop
 8005ed8:	40023800 	.word	0x40023800
 8005edc:	00f42400 	.word	0x00f42400
 8005ee0:	007a1200 	.word	0x007a1200

08005ee4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ee8:	4b03      	ldr	r3, [pc, #12]	@ (8005ef8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005eea:	681b      	ldr	r3, [r3, #0]
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	20000008 	.word	0x20000008

08005efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f00:	f7ff fff0 	bl	8005ee4 <HAL_RCC_GetHCLKFreq>
 8005f04:	4602      	mov	r2, r0
 8005f06:	4b05      	ldr	r3, [pc, #20]	@ (8005f1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	0a9b      	lsrs	r3, r3, #10
 8005f0c:	f003 0307 	and.w	r3, r3, #7
 8005f10:	4903      	ldr	r1, [pc, #12]	@ (8005f20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f12:	5ccb      	ldrb	r3, [r1, r3]
 8005f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	40023800 	.word	0x40023800
 8005f20:	08009060 	.word	0x08009060

08005f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f28:	f7ff ffdc 	bl	8005ee4 <HAL_RCC_GetHCLKFreq>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	4b05      	ldr	r3, [pc, #20]	@ (8005f44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	0b5b      	lsrs	r3, r3, #13
 8005f34:	f003 0307 	and.w	r3, r3, #7
 8005f38:	4903      	ldr	r1, [pc, #12]	@ (8005f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f3a:	5ccb      	ldrb	r3, [r1, r3]
 8005f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	40023800 	.word	0x40023800
 8005f48:	08009060 	.word	0x08009060

08005f4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e042      	b.n	8005fe4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d106      	bne.n	8005f78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f7fd f95e 	bl	8003234 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2224      	movs	r2, #36	@ 0x24
 8005f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68da      	ldr	r2, [r3, #12]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f000 f82b 	bl	8005fec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	691a      	ldr	r2, [r3, #16]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fa4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	695a      	ldr	r2, [r3, #20]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68da      	ldr	r2, [r3, #12]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2220      	movs	r2, #32
 8005fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3708      	adds	r7, #8
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ff0:	b0c0      	sub	sp, #256	@ 0x100
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006008:	68d9      	ldr	r1, [r3, #12]
 800600a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	ea40 0301 	orr.w	r3, r0, r1
 8006014:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	431a      	orrs	r2, r3
 8006024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	431a      	orrs	r2, r3
 800602c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006030:	69db      	ldr	r3, [r3, #28]
 8006032:	4313      	orrs	r3, r2
 8006034:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006044:	f021 010c 	bic.w	r1, r1, #12
 8006048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006052:	430b      	orrs	r3, r1
 8006054:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006066:	6999      	ldr	r1, [r3, #24]
 8006068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	ea40 0301 	orr.w	r3, r0, r1
 8006072:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	4b8f      	ldr	r3, [pc, #572]	@ (80062b8 <UART_SetConfig+0x2cc>)
 800607c:	429a      	cmp	r2, r3
 800607e:	d005      	beq.n	800608c <UART_SetConfig+0xa0>
 8006080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	4b8d      	ldr	r3, [pc, #564]	@ (80062bc <UART_SetConfig+0x2d0>)
 8006088:	429a      	cmp	r2, r3
 800608a:	d104      	bne.n	8006096 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800608c:	f7ff ff4a 	bl	8005f24 <HAL_RCC_GetPCLK2Freq>
 8006090:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006094:	e003      	b.n	800609e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006096:	f7ff ff31 	bl	8005efc <HAL_RCC_GetPCLK1Freq>
 800609a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800609e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060a2:	69db      	ldr	r3, [r3, #28]
 80060a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060a8:	f040 810c 	bne.w	80062c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80060ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060b0:	2200      	movs	r2, #0
 80060b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80060b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80060ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80060be:	4622      	mov	r2, r4
 80060c0:	462b      	mov	r3, r5
 80060c2:	1891      	adds	r1, r2, r2
 80060c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80060c6:	415b      	adcs	r3, r3
 80060c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80060ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80060ce:	4621      	mov	r1, r4
 80060d0:	eb12 0801 	adds.w	r8, r2, r1
 80060d4:	4629      	mov	r1, r5
 80060d6:	eb43 0901 	adc.w	r9, r3, r1
 80060da:	f04f 0200 	mov.w	r2, #0
 80060de:	f04f 0300 	mov.w	r3, #0
 80060e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80060e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060ee:	4690      	mov	r8, r2
 80060f0:	4699      	mov	r9, r3
 80060f2:	4623      	mov	r3, r4
 80060f4:	eb18 0303 	adds.w	r3, r8, r3
 80060f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80060fc:	462b      	mov	r3, r5
 80060fe:	eb49 0303 	adc.w	r3, r9, r3
 8006102:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006112:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006116:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800611a:	460b      	mov	r3, r1
 800611c:	18db      	adds	r3, r3, r3
 800611e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006120:	4613      	mov	r3, r2
 8006122:	eb42 0303 	adc.w	r3, r2, r3
 8006126:	657b      	str	r3, [r7, #84]	@ 0x54
 8006128:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800612c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006130:	f7fa fd42 	bl	8000bb8 <__aeabi_uldivmod>
 8006134:	4602      	mov	r2, r0
 8006136:	460b      	mov	r3, r1
 8006138:	4b61      	ldr	r3, [pc, #388]	@ (80062c0 <UART_SetConfig+0x2d4>)
 800613a:	fba3 2302 	umull	r2, r3, r3, r2
 800613e:	095b      	lsrs	r3, r3, #5
 8006140:	011c      	lsls	r4, r3, #4
 8006142:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006146:	2200      	movs	r2, #0
 8006148:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800614c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006150:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006154:	4642      	mov	r2, r8
 8006156:	464b      	mov	r3, r9
 8006158:	1891      	adds	r1, r2, r2
 800615a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800615c:	415b      	adcs	r3, r3
 800615e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006160:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006164:	4641      	mov	r1, r8
 8006166:	eb12 0a01 	adds.w	sl, r2, r1
 800616a:	4649      	mov	r1, r9
 800616c:	eb43 0b01 	adc.w	fp, r3, r1
 8006170:	f04f 0200 	mov.w	r2, #0
 8006174:	f04f 0300 	mov.w	r3, #0
 8006178:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800617c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006180:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006184:	4692      	mov	sl, r2
 8006186:	469b      	mov	fp, r3
 8006188:	4643      	mov	r3, r8
 800618a:	eb1a 0303 	adds.w	r3, sl, r3
 800618e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006192:	464b      	mov	r3, r9
 8006194:	eb4b 0303 	adc.w	r3, fp, r3
 8006198:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800619c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80061a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80061ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80061b0:	460b      	mov	r3, r1
 80061b2:	18db      	adds	r3, r3, r3
 80061b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80061b6:	4613      	mov	r3, r2
 80061b8:	eb42 0303 	adc.w	r3, r2, r3
 80061bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80061be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80061c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80061c6:	f7fa fcf7 	bl	8000bb8 <__aeabi_uldivmod>
 80061ca:	4602      	mov	r2, r0
 80061cc:	460b      	mov	r3, r1
 80061ce:	4611      	mov	r1, r2
 80061d0:	4b3b      	ldr	r3, [pc, #236]	@ (80062c0 <UART_SetConfig+0x2d4>)
 80061d2:	fba3 2301 	umull	r2, r3, r3, r1
 80061d6:	095b      	lsrs	r3, r3, #5
 80061d8:	2264      	movs	r2, #100	@ 0x64
 80061da:	fb02 f303 	mul.w	r3, r2, r3
 80061de:	1acb      	subs	r3, r1, r3
 80061e0:	00db      	lsls	r3, r3, #3
 80061e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80061e6:	4b36      	ldr	r3, [pc, #216]	@ (80062c0 <UART_SetConfig+0x2d4>)
 80061e8:	fba3 2302 	umull	r2, r3, r3, r2
 80061ec:	095b      	lsrs	r3, r3, #5
 80061ee:	005b      	lsls	r3, r3, #1
 80061f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80061f4:	441c      	add	r4, r3
 80061f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061fa:	2200      	movs	r2, #0
 80061fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006200:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006204:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006208:	4642      	mov	r2, r8
 800620a:	464b      	mov	r3, r9
 800620c:	1891      	adds	r1, r2, r2
 800620e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006210:	415b      	adcs	r3, r3
 8006212:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006214:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006218:	4641      	mov	r1, r8
 800621a:	1851      	adds	r1, r2, r1
 800621c:	6339      	str	r1, [r7, #48]	@ 0x30
 800621e:	4649      	mov	r1, r9
 8006220:	414b      	adcs	r3, r1
 8006222:	637b      	str	r3, [r7, #52]	@ 0x34
 8006224:	f04f 0200 	mov.w	r2, #0
 8006228:	f04f 0300 	mov.w	r3, #0
 800622c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006230:	4659      	mov	r1, fp
 8006232:	00cb      	lsls	r3, r1, #3
 8006234:	4651      	mov	r1, sl
 8006236:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800623a:	4651      	mov	r1, sl
 800623c:	00ca      	lsls	r2, r1, #3
 800623e:	4610      	mov	r0, r2
 8006240:	4619      	mov	r1, r3
 8006242:	4603      	mov	r3, r0
 8006244:	4642      	mov	r2, r8
 8006246:	189b      	adds	r3, r3, r2
 8006248:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800624c:	464b      	mov	r3, r9
 800624e:	460a      	mov	r2, r1
 8006250:	eb42 0303 	adc.w	r3, r2, r3
 8006254:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006264:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006268:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800626c:	460b      	mov	r3, r1
 800626e:	18db      	adds	r3, r3, r3
 8006270:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006272:	4613      	mov	r3, r2
 8006274:	eb42 0303 	adc.w	r3, r2, r3
 8006278:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800627a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800627e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006282:	f7fa fc99 	bl	8000bb8 <__aeabi_uldivmod>
 8006286:	4602      	mov	r2, r0
 8006288:	460b      	mov	r3, r1
 800628a:	4b0d      	ldr	r3, [pc, #52]	@ (80062c0 <UART_SetConfig+0x2d4>)
 800628c:	fba3 1302 	umull	r1, r3, r3, r2
 8006290:	095b      	lsrs	r3, r3, #5
 8006292:	2164      	movs	r1, #100	@ 0x64
 8006294:	fb01 f303 	mul.w	r3, r1, r3
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	00db      	lsls	r3, r3, #3
 800629c:	3332      	adds	r3, #50	@ 0x32
 800629e:	4a08      	ldr	r2, [pc, #32]	@ (80062c0 <UART_SetConfig+0x2d4>)
 80062a0:	fba2 2303 	umull	r2, r3, r2, r3
 80062a4:	095b      	lsrs	r3, r3, #5
 80062a6:	f003 0207 	and.w	r2, r3, #7
 80062aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4422      	add	r2, r4
 80062b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80062b4:	e106      	b.n	80064c4 <UART_SetConfig+0x4d8>
 80062b6:	bf00      	nop
 80062b8:	40011000 	.word	0x40011000
 80062bc:	40011400 	.word	0x40011400
 80062c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062c8:	2200      	movs	r2, #0
 80062ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80062ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80062d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80062d6:	4642      	mov	r2, r8
 80062d8:	464b      	mov	r3, r9
 80062da:	1891      	adds	r1, r2, r2
 80062dc:	6239      	str	r1, [r7, #32]
 80062de:	415b      	adcs	r3, r3
 80062e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80062e6:	4641      	mov	r1, r8
 80062e8:	1854      	adds	r4, r2, r1
 80062ea:	4649      	mov	r1, r9
 80062ec:	eb43 0501 	adc.w	r5, r3, r1
 80062f0:	f04f 0200 	mov.w	r2, #0
 80062f4:	f04f 0300 	mov.w	r3, #0
 80062f8:	00eb      	lsls	r3, r5, #3
 80062fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062fe:	00e2      	lsls	r2, r4, #3
 8006300:	4614      	mov	r4, r2
 8006302:	461d      	mov	r5, r3
 8006304:	4643      	mov	r3, r8
 8006306:	18e3      	adds	r3, r4, r3
 8006308:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800630c:	464b      	mov	r3, r9
 800630e:	eb45 0303 	adc.w	r3, r5, r3
 8006312:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006322:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006326:	f04f 0200 	mov.w	r2, #0
 800632a:	f04f 0300 	mov.w	r3, #0
 800632e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006332:	4629      	mov	r1, r5
 8006334:	008b      	lsls	r3, r1, #2
 8006336:	4621      	mov	r1, r4
 8006338:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800633c:	4621      	mov	r1, r4
 800633e:	008a      	lsls	r2, r1, #2
 8006340:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006344:	f7fa fc38 	bl	8000bb8 <__aeabi_uldivmod>
 8006348:	4602      	mov	r2, r0
 800634a:	460b      	mov	r3, r1
 800634c:	4b60      	ldr	r3, [pc, #384]	@ (80064d0 <UART_SetConfig+0x4e4>)
 800634e:	fba3 2302 	umull	r2, r3, r3, r2
 8006352:	095b      	lsrs	r3, r3, #5
 8006354:	011c      	lsls	r4, r3, #4
 8006356:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800635a:	2200      	movs	r2, #0
 800635c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006360:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006364:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006368:	4642      	mov	r2, r8
 800636a:	464b      	mov	r3, r9
 800636c:	1891      	adds	r1, r2, r2
 800636e:	61b9      	str	r1, [r7, #24]
 8006370:	415b      	adcs	r3, r3
 8006372:	61fb      	str	r3, [r7, #28]
 8006374:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006378:	4641      	mov	r1, r8
 800637a:	1851      	adds	r1, r2, r1
 800637c:	6139      	str	r1, [r7, #16]
 800637e:	4649      	mov	r1, r9
 8006380:	414b      	adcs	r3, r1
 8006382:	617b      	str	r3, [r7, #20]
 8006384:	f04f 0200 	mov.w	r2, #0
 8006388:	f04f 0300 	mov.w	r3, #0
 800638c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006390:	4659      	mov	r1, fp
 8006392:	00cb      	lsls	r3, r1, #3
 8006394:	4651      	mov	r1, sl
 8006396:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800639a:	4651      	mov	r1, sl
 800639c:	00ca      	lsls	r2, r1, #3
 800639e:	4610      	mov	r0, r2
 80063a0:	4619      	mov	r1, r3
 80063a2:	4603      	mov	r3, r0
 80063a4:	4642      	mov	r2, r8
 80063a6:	189b      	adds	r3, r3, r2
 80063a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80063ac:	464b      	mov	r3, r9
 80063ae:	460a      	mov	r2, r1
 80063b0:	eb42 0303 	adc.w	r3, r2, r3
 80063b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80063b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80063c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80063c4:	f04f 0200 	mov.w	r2, #0
 80063c8:	f04f 0300 	mov.w	r3, #0
 80063cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80063d0:	4649      	mov	r1, r9
 80063d2:	008b      	lsls	r3, r1, #2
 80063d4:	4641      	mov	r1, r8
 80063d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063da:	4641      	mov	r1, r8
 80063dc:	008a      	lsls	r2, r1, #2
 80063de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80063e2:	f7fa fbe9 	bl	8000bb8 <__aeabi_uldivmod>
 80063e6:	4602      	mov	r2, r0
 80063e8:	460b      	mov	r3, r1
 80063ea:	4611      	mov	r1, r2
 80063ec:	4b38      	ldr	r3, [pc, #224]	@ (80064d0 <UART_SetConfig+0x4e4>)
 80063ee:	fba3 2301 	umull	r2, r3, r3, r1
 80063f2:	095b      	lsrs	r3, r3, #5
 80063f4:	2264      	movs	r2, #100	@ 0x64
 80063f6:	fb02 f303 	mul.w	r3, r2, r3
 80063fa:	1acb      	subs	r3, r1, r3
 80063fc:	011b      	lsls	r3, r3, #4
 80063fe:	3332      	adds	r3, #50	@ 0x32
 8006400:	4a33      	ldr	r2, [pc, #204]	@ (80064d0 <UART_SetConfig+0x4e4>)
 8006402:	fba2 2303 	umull	r2, r3, r2, r3
 8006406:	095b      	lsrs	r3, r3, #5
 8006408:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800640c:	441c      	add	r4, r3
 800640e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006412:	2200      	movs	r2, #0
 8006414:	673b      	str	r3, [r7, #112]	@ 0x70
 8006416:	677a      	str	r2, [r7, #116]	@ 0x74
 8006418:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800641c:	4642      	mov	r2, r8
 800641e:	464b      	mov	r3, r9
 8006420:	1891      	adds	r1, r2, r2
 8006422:	60b9      	str	r1, [r7, #8]
 8006424:	415b      	adcs	r3, r3
 8006426:	60fb      	str	r3, [r7, #12]
 8006428:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800642c:	4641      	mov	r1, r8
 800642e:	1851      	adds	r1, r2, r1
 8006430:	6039      	str	r1, [r7, #0]
 8006432:	4649      	mov	r1, r9
 8006434:	414b      	adcs	r3, r1
 8006436:	607b      	str	r3, [r7, #4]
 8006438:	f04f 0200 	mov.w	r2, #0
 800643c:	f04f 0300 	mov.w	r3, #0
 8006440:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006444:	4659      	mov	r1, fp
 8006446:	00cb      	lsls	r3, r1, #3
 8006448:	4651      	mov	r1, sl
 800644a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800644e:	4651      	mov	r1, sl
 8006450:	00ca      	lsls	r2, r1, #3
 8006452:	4610      	mov	r0, r2
 8006454:	4619      	mov	r1, r3
 8006456:	4603      	mov	r3, r0
 8006458:	4642      	mov	r2, r8
 800645a:	189b      	adds	r3, r3, r2
 800645c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800645e:	464b      	mov	r3, r9
 8006460:	460a      	mov	r2, r1
 8006462:	eb42 0303 	adc.w	r3, r2, r3
 8006466:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	663b      	str	r3, [r7, #96]	@ 0x60
 8006472:	667a      	str	r2, [r7, #100]	@ 0x64
 8006474:	f04f 0200 	mov.w	r2, #0
 8006478:	f04f 0300 	mov.w	r3, #0
 800647c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006480:	4649      	mov	r1, r9
 8006482:	008b      	lsls	r3, r1, #2
 8006484:	4641      	mov	r1, r8
 8006486:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800648a:	4641      	mov	r1, r8
 800648c:	008a      	lsls	r2, r1, #2
 800648e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006492:	f7fa fb91 	bl	8000bb8 <__aeabi_uldivmod>
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	4b0d      	ldr	r3, [pc, #52]	@ (80064d0 <UART_SetConfig+0x4e4>)
 800649c:	fba3 1302 	umull	r1, r3, r3, r2
 80064a0:	095b      	lsrs	r3, r3, #5
 80064a2:	2164      	movs	r1, #100	@ 0x64
 80064a4:	fb01 f303 	mul.w	r3, r1, r3
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	011b      	lsls	r3, r3, #4
 80064ac:	3332      	adds	r3, #50	@ 0x32
 80064ae:	4a08      	ldr	r2, [pc, #32]	@ (80064d0 <UART_SetConfig+0x4e4>)
 80064b0:	fba2 2303 	umull	r2, r3, r2, r3
 80064b4:	095b      	lsrs	r3, r3, #5
 80064b6:	f003 020f 	and.w	r2, r3, #15
 80064ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4422      	add	r2, r4
 80064c2:	609a      	str	r2, [r3, #8]
}
 80064c4:	bf00      	nop
 80064c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80064ca:	46bd      	mov	sp, r7
 80064cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064d0:	51eb851f 	.word	0x51eb851f

080064d4 <__cvt>:
 80064d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064d8:	ec57 6b10 	vmov	r6, r7, d0
 80064dc:	2f00      	cmp	r7, #0
 80064de:	460c      	mov	r4, r1
 80064e0:	4619      	mov	r1, r3
 80064e2:	463b      	mov	r3, r7
 80064e4:	bfbb      	ittet	lt
 80064e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80064ea:	461f      	movlt	r7, r3
 80064ec:	2300      	movge	r3, #0
 80064ee:	232d      	movlt	r3, #45	@ 0x2d
 80064f0:	700b      	strb	r3, [r1, #0]
 80064f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80064f8:	4691      	mov	r9, r2
 80064fa:	f023 0820 	bic.w	r8, r3, #32
 80064fe:	bfbc      	itt	lt
 8006500:	4632      	movlt	r2, r6
 8006502:	4616      	movlt	r6, r2
 8006504:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006508:	d005      	beq.n	8006516 <__cvt+0x42>
 800650a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800650e:	d100      	bne.n	8006512 <__cvt+0x3e>
 8006510:	3401      	adds	r4, #1
 8006512:	2102      	movs	r1, #2
 8006514:	e000      	b.n	8006518 <__cvt+0x44>
 8006516:	2103      	movs	r1, #3
 8006518:	ab03      	add	r3, sp, #12
 800651a:	9301      	str	r3, [sp, #4]
 800651c:	ab02      	add	r3, sp, #8
 800651e:	9300      	str	r3, [sp, #0]
 8006520:	ec47 6b10 	vmov	d0, r6, r7
 8006524:	4653      	mov	r3, sl
 8006526:	4622      	mov	r2, r4
 8006528:	f001 f80e 	bl	8007548 <_dtoa_r>
 800652c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006530:	4605      	mov	r5, r0
 8006532:	d119      	bne.n	8006568 <__cvt+0x94>
 8006534:	f019 0f01 	tst.w	r9, #1
 8006538:	d00e      	beq.n	8006558 <__cvt+0x84>
 800653a:	eb00 0904 	add.w	r9, r0, r4
 800653e:	2200      	movs	r2, #0
 8006540:	2300      	movs	r3, #0
 8006542:	4630      	mov	r0, r6
 8006544:	4639      	mov	r1, r7
 8006546:	f7fa fac7 	bl	8000ad8 <__aeabi_dcmpeq>
 800654a:	b108      	cbz	r0, 8006550 <__cvt+0x7c>
 800654c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006550:	2230      	movs	r2, #48	@ 0x30
 8006552:	9b03      	ldr	r3, [sp, #12]
 8006554:	454b      	cmp	r3, r9
 8006556:	d31e      	bcc.n	8006596 <__cvt+0xc2>
 8006558:	9b03      	ldr	r3, [sp, #12]
 800655a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800655c:	1b5b      	subs	r3, r3, r5
 800655e:	4628      	mov	r0, r5
 8006560:	6013      	str	r3, [r2, #0]
 8006562:	b004      	add	sp, #16
 8006564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006568:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800656c:	eb00 0904 	add.w	r9, r0, r4
 8006570:	d1e5      	bne.n	800653e <__cvt+0x6a>
 8006572:	7803      	ldrb	r3, [r0, #0]
 8006574:	2b30      	cmp	r3, #48	@ 0x30
 8006576:	d10a      	bne.n	800658e <__cvt+0xba>
 8006578:	2200      	movs	r2, #0
 800657a:	2300      	movs	r3, #0
 800657c:	4630      	mov	r0, r6
 800657e:	4639      	mov	r1, r7
 8006580:	f7fa faaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8006584:	b918      	cbnz	r0, 800658e <__cvt+0xba>
 8006586:	f1c4 0401 	rsb	r4, r4, #1
 800658a:	f8ca 4000 	str.w	r4, [sl]
 800658e:	f8da 3000 	ldr.w	r3, [sl]
 8006592:	4499      	add	r9, r3
 8006594:	e7d3      	b.n	800653e <__cvt+0x6a>
 8006596:	1c59      	adds	r1, r3, #1
 8006598:	9103      	str	r1, [sp, #12]
 800659a:	701a      	strb	r2, [r3, #0]
 800659c:	e7d9      	b.n	8006552 <__cvt+0x7e>

0800659e <__exponent>:
 800659e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065a0:	2900      	cmp	r1, #0
 80065a2:	bfba      	itte	lt
 80065a4:	4249      	neglt	r1, r1
 80065a6:	232d      	movlt	r3, #45	@ 0x2d
 80065a8:	232b      	movge	r3, #43	@ 0x2b
 80065aa:	2909      	cmp	r1, #9
 80065ac:	7002      	strb	r2, [r0, #0]
 80065ae:	7043      	strb	r3, [r0, #1]
 80065b0:	dd29      	ble.n	8006606 <__exponent+0x68>
 80065b2:	f10d 0307 	add.w	r3, sp, #7
 80065b6:	461d      	mov	r5, r3
 80065b8:	270a      	movs	r7, #10
 80065ba:	461a      	mov	r2, r3
 80065bc:	fbb1 f6f7 	udiv	r6, r1, r7
 80065c0:	fb07 1416 	mls	r4, r7, r6, r1
 80065c4:	3430      	adds	r4, #48	@ 0x30
 80065c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80065ca:	460c      	mov	r4, r1
 80065cc:	2c63      	cmp	r4, #99	@ 0x63
 80065ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80065d2:	4631      	mov	r1, r6
 80065d4:	dcf1      	bgt.n	80065ba <__exponent+0x1c>
 80065d6:	3130      	adds	r1, #48	@ 0x30
 80065d8:	1e94      	subs	r4, r2, #2
 80065da:	f803 1c01 	strb.w	r1, [r3, #-1]
 80065de:	1c41      	adds	r1, r0, #1
 80065e0:	4623      	mov	r3, r4
 80065e2:	42ab      	cmp	r3, r5
 80065e4:	d30a      	bcc.n	80065fc <__exponent+0x5e>
 80065e6:	f10d 0309 	add.w	r3, sp, #9
 80065ea:	1a9b      	subs	r3, r3, r2
 80065ec:	42ac      	cmp	r4, r5
 80065ee:	bf88      	it	hi
 80065f0:	2300      	movhi	r3, #0
 80065f2:	3302      	adds	r3, #2
 80065f4:	4403      	add	r3, r0
 80065f6:	1a18      	subs	r0, r3, r0
 80065f8:	b003      	add	sp, #12
 80065fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006600:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006604:	e7ed      	b.n	80065e2 <__exponent+0x44>
 8006606:	2330      	movs	r3, #48	@ 0x30
 8006608:	3130      	adds	r1, #48	@ 0x30
 800660a:	7083      	strb	r3, [r0, #2]
 800660c:	70c1      	strb	r1, [r0, #3]
 800660e:	1d03      	adds	r3, r0, #4
 8006610:	e7f1      	b.n	80065f6 <__exponent+0x58>
	...

08006614 <_printf_float>:
 8006614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006618:	b08d      	sub	sp, #52	@ 0x34
 800661a:	460c      	mov	r4, r1
 800661c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006620:	4616      	mov	r6, r2
 8006622:	461f      	mov	r7, r3
 8006624:	4605      	mov	r5, r0
 8006626:	f000 fe7f 	bl	8007328 <_localeconv_r>
 800662a:	6803      	ldr	r3, [r0, #0]
 800662c:	9304      	str	r3, [sp, #16]
 800662e:	4618      	mov	r0, r3
 8006630:	f7f9 fe26 	bl	8000280 <strlen>
 8006634:	2300      	movs	r3, #0
 8006636:	930a      	str	r3, [sp, #40]	@ 0x28
 8006638:	f8d8 3000 	ldr.w	r3, [r8]
 800663c:	9005      	str	r0, [sp, #20]
 800663e:	3307      	adds	r3, #7
 8006640:	f023 0307 	bic.w	r3, r3, #7
 8006644:	f103 0208 	add.w	r2, r3, #8
 8006648:	f894 a018 	ldrb.w	sl, [r4, #24]
 800664c:	f8d4 b000 	ldr.w	fp, [r4]
 8006650:	f8c8 2000 	str.w	r2, [r8]
 8006654:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006658:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800665c:	9307      	str	r3, [sp, #28]
 800665e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006662:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006666:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800666a:	4b9c      	ldr	r3, [pc, #624]	@ (80068dc <_printf_float+0x2c8>)
 800666c:	f04f 32ff 	mov.w	r2, #4294967295
 8006670:	f7fa fa64 	bl	8000b3c <__aeabi_dcmpun>
 8006674:	bb70      	cbnz	r0, 80066d4 <_printf_float+0xc0>
 8006676:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800667a:	4b98      	ldr	r3, [pc, #608]	@ (80068dc <_printf_float+0x2c8>)
 800667c:	f04f 32ff 	mov.w	r2, #4294967295
 8006680:	f7fa fa3e 	bl	8000b00 <__aeabi_dcmple>
 8006684:	bb30      	cbnz	r0, 80066d4 <_printf_float+0xc0>
 8006686:	2200      	movs	r2, #0
 8006688:	2300      	movs	r3, #0
 800668a:	4640      	mov	r0, r8
 800668c:	4649      	mov	r1, r9
 800668e:	f7fa fa2d 	bl	8000aec <__aeabi_dcmplt>
 8006692:	b110      	cbz	r0, 800669a <_printf_float+0x86>
 8006694:	232d      	movs	r3, #45	@ 0x2d
 8006696:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800669a:	4a91      	ldr	r2, [pc, #580]	@ (80068e0 <_printf_float+0x2cc>)
 800669c:	4b91      	ldr	r3, [pc, #580]	@ (80068e4 <_printf_float+0x2d0>)
 800669e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80066a2:	bf94      	ite	ls
 80066a4:	4690      	movls	r8, r2
 80066a6:	4698      	movhi	r8, r3
 80066a8:	2303      	movs	r3, #3
 80066aa:	6123      	str	r3, [r4, #16]
 80066ac:	f02b 0304 	bic.w	r3, fp, #4
 80066b0:	6023      	str	r3, [r4, #0]
 80066b2:	f04f 0900 	mov.w	r9, #0
 80066b6:	9700      	str	r7, [sp, #0]
 80066b8:	4633      	mov	r3, r6
 80066ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 80066bc:	4621      	mov	r1, r4
 80066be:	4628      	mov	r0, r5
 80066c0:	f000 f9d2 	bl	8006a68 <_printf_common>
 80066c4:	3001      	adds	r0, #1
 80066c6:	f040 808d 	bne.w	80067e4 <_printf_float+0x1d0>
 80066ca:	f04f 30ff 	mov.w	r0, #4294967295
 80066ce:	b00d      	add	sp, #52	@ 0x34
 80066d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d4:	4642      	mov	r2, r8
 80066d6:	464b      	mov	r3, r9
 80066d8:	4640      	mov	r0, r8
 80066da:	4649      	mov	r1, r9
 80066dc:	f7fa fa2e 	bl	8000b3c <__aeabi_dcmpun>
 80066e0:	b140      	cbz	r0, 80066f4 <_printf_float+0xe0>
 80066e2:	464b      	mov	r3, r9
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	bfbc      	itt	lt
 80066e8:	232d      	movlt	r3, #45	@ 0x2d
 80066ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80066ee:	4a7e      	ldr	r2, [pc, #504]	@ (80068e8 <_printf_float+0x2d4>)
 80066f0:	4b7e      	ldr	r3, [pc, #504]	@ (80068ec <_printf_float+0x2d8>)
 80066f2:	e7d4      	b.n	800669e <_printf_float+0x8a>
 80066f4:	6863      	ldr	r3, [r4, #4]
 80066f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80066fa:	9206      	str	r2, [sp, #24]
 80066fc:	1c5a      	adds	r2, r3, #1
 80066fe:	d13b      	bne.n	8006778 <_printf_float+0x164>
 8006700:	2306      	movs	r3, #6
 8006702:	6063      	str	r3, [r4, #4]
 8006704:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006708:	2300      	movs	r3, #0
 800670a:	6022      	str	r2, [r4, #0]
 800670c:	9303      	str	r3, [sp, #12]
 800670e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006710:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006714:	ab09      	add	r3, sp, #36	@ 0x24
 8006716:	9300      	str	r3, [sp, #0]
 8006718:	6861      	ldr	r1, [r4, #4]
 800671a:	ec49 8b10 	vmov	d0, r8, r9
 800671e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006722:	4628      	mov	r0, r5
 8006724:	f7ff fed6 	bl	80064d4 <__cvt>
 8006728:	9b06      	ldr	r3, [sp, #24]
 800672a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800672c:	2b47      	cmp	r3, #71	@ 0x47
 800672e:	4680      	mov	r8, r0
 8006730:	d129      	bne.n	8006786 <_printf_float+0x172>
 8006732:	1cc8      	adds	r0, r1, #3
 8006734:	db02      	blt.n	800673c <_printf_float+0x128>
 8006736:	6863      	ldr	r3, [r4, #4]
 8006738:	4299      	cmp	r1, r3
 800673a:	dd41      	ble.n	80067c0 <_printf_float+0x1ac>
 800673c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006740:	fa5f fa8a 	uxtb.w	sl, sl
 8006744:	3901      	subs	r1, #1
 8006746:	4652      	mov	r2, sl
 8006748:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800674c:	9109      	str	r1, [sp, #36]	@ 0x24
 800674e:	f7ff ff26 	bl	800659e <__exponent>
 8006752:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006754:	1813      	adds	r3, r2, r0
 8006756:	2a01      	cmp	r2, #1
 8006758:	4681      	mov	r9, r0
 800675a:	6123      	str	r3, [r4, #16]
 800675c:	dc02      	bgt.n	8006764 <_printf_float+0x150>
 800675e:	6822      	ldr	r2, [r4, #0]
 8006760:	07d2      	lsls	r2, r2, #31
 8006762:	d501      	bpl.n	8006768 <_printf_float+0x154>
 8006764:	3301      	adds	r3, #1
 8006766:	6123      	str	r3, [r4, #16]
 8006768:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800676c:	2b00      	cmp	r3, #0
 800676e:	d0a2      	beq.n	80066b6 <_printf_float+0xa2>
 8006770:	232d      	movs	r3, #45	@ 0x2d
 8006772:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006776:	e79e      	b.n	80066b6 <_printf_float+0xa2>
 8006778:	9a06      	ldr	r2, [sp, #24]
 800677a:	2a47      	cmp	r2, #71	@ 0x47
 800677c:	d1c2      	bne.n	8006704 <_printf_float+0xf0>
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1c0      	bne.n	8006704 <_printf_float+0xf0>
 8006782:	2301      	movs	r3, #1
 8006784:	e7bd      	b.n	8006702 <_printf_float+0xee>
 8006786:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800678a:	d9db      	bls.n	8006744 <_printf_float+0x130>
 800678c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006790:	d118      	bne.n	80067c4 <_printf_float+0x1b0>
 8006792:	2900      	cmp	r1, #0
 8006794:	6863      	ldr	r3, [r4, #4]
 8006796:	dd0b      	ble.n	80067b0 <_printf_float+0x19c>
 8006798:	6121      	str	r1, [r4, #16]
 800679a:	b913      	cbnz	r3, 80067a2 <_printf_float+0x18e>
 800679c:	6822      	ldr	r2, [r4, #0]
 800679e:	07d0      	lsls	r0, r2, #31
 80067a0:	d502      	bpl.n	80067a8 <_printf_float+0x194>
 80067a2:	3301      	adds	r3, #1
 80067a4:	440b      	add	r3, r1
 80067a6:	6123      	str	r3, [r4, #16]
 80067a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80067aa:	f04f 0900 	mov.w	r9, #0
 80067ae:	e7db      	b.n	8006768 <_printf_float+0x154>
 80067b0:	b913      	cbnz	r3, 80067b8 <_printf_float+0x1a4>
 80067b2:	6822      	ldr	r2, [r4, #0]
 80067b4:	07d2      	lsls	r2, r2, #31
 80067b6:	d501      	bpl.n	80067bc <_printf_float+0x1a8>
 80067b8:	3302      	adds	r3, #2
 80067ba:	e7f4      	b.n	80067a6 <_printf_float+0x192>
 80067bc:	2301      	movs	r3, #1
 80067be:	e7f2      	b.n	80067a6 <_printf_float+0x192>
 80067c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80067c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067c6:	4299      	cmp	r1, r3
 80067c8:	db05      	blt.n	80067d6 <_printf_float+0x1c2>
 80067ca:	6823      	ldr	r3, [r4, #0]
 80067cc:	6121      	str	r1, [r4, #16]
 80067ce:	07d8      	lsls	r0, r3, #31
 80067d0:	d5ea      	bpl.n	80067a8 <_printf_float+0x194>
 80067d2:	1c4b      	adds	r3, r1, #1
 80067d4:	e7e7      	b.n	80067a6 <_printf_float+0x192>
 80067d6:	2900      	cmp	r1, #0
 80067d8:	bfd4      	ite	le
 80067da:	f1c1 0202 	rsble	r2, r1, #2
 80067de:	2201      	movgt	r2, #1
 80067e0:	4413      	add	r3, r2
 80067e2:	e7e0      	b.n	80067a6 <_printf_float+0x192>
 80067e4:	6823      	ldr	r3, [r4, #0]
 80067e6:	055a      	lsls	r2, r3, #21
 80067e8:	d407      	bmi.n	80067fa <_printf_float+0x1e6>
 80067ea:	6923      	ldr	r3, [r4, #16]
 80067ec:	4642      	mov	r2, r8
 80067ee:	4631      	mov	r1, r6
 80067f0:	4628      	mov	r0, r5
 80067f2:	47b8      	blx	r7
 80067f4:	3001      	adds	r0, #1
 80067f6:	d12b      	bne.n	8006850 <_printf_float+0x23c>
 80067f8:	e767      	b.n	80066ca <_printf_float+0xb6>
 80067fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80067fe:	f240 80dd 	bls.w	80069bc <_printf_float+0x3a8>
 8006802:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006806:	2200      	movs	r2, #0
 8006808:	2300      	movs	r3, #0
 800680a:	f7fa f965 	bl	8000ad8 <__aeabi_dcmpeq>
 800680e:	2800      	cmp	r0, #0
 8006810:	d033      	beq.n	800687a <_printf_float+0x266>
 8006812:	4a37      	ldr	r2, [pc, #220]	@ (80068f0 <_printf_float+0x2dc>)
 8006814:	2301      	movs	r3, #1
 8006816:	4631      	mov	r1, r6
 8006818:	4628      	mov	r0, r5
 800681a:	47b8      	blx	r7
 800681c:	3001      	adds	r0, #1
 800681e:	f43f af54 	beq.w	80066ca <_printf_float+0xb6>
 8006822:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006826:	4543      	cmp	r3, r8
 8006828:	db02      	blt.n	8006830 <_printf_float+0x21c>
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	07d8      	lsls	r0, r3, #31
 800682e:	d50f      	bpl.n	8006850 <_printf_float+0x23c>
 8006830:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006834:	4631      	mov	r1, r6
 8006836:	4628      	mov	r0, r5
 8006838:	47b8      	blx	r7
 800683a:	3001      	adds	r0, #1
 800683c:	f43f af45 	beq.w	80066ca <_printf_float+0xb6>
 8006840:	f04f 0900 	mov.w	r9, #0
 8006844:	f108 38ff 	add.w	r8, r8, #4294967295
 8006848:	f104 0a1a 	add.w	sl, r4, #26
 800684c:	45c8      	cmp	r8, r9
 800684e:	dc09      	bgt.n	8006864 <_printf_float+0x250>
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	079b      	lsls	r3, r3, #30
 8006854:	f100 8103 	bmi.w	8006a5e <_printf_float+0x44a>
 8006858:	68e0      	ldr	r0, [r4, #12]
 800685a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800685c:	4298      	cmp	r0, r3
 800685e:	bfb8      	it	lt
 8006860:	4618      	movlt	r0, r3
 8006862:	e734      	b.n	80066ce <_printf_float+0xba>
 8006864:	2301      	movs	r3, #1
 8006866:	4652      	mov	r2, sl
 8006868:	4631      	mov	r1, r6
 800686a:	4628      	mov	r0, r5
 800686c:	47b8      	blx	r7
 800686e:	3001      	adds	r0, #1
 8006870:	f43f af2b 	beq.w	80066ca <_printf_float+0xb6>
 8006874:	f109 0901 	add.w	r9, r9, #1
 8006878:	e7e8      	b.n	800684c <_printf_float+0x238>
 800687a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800687c:	2b00      	cmp	r3, #0
 800687e:	dc39      	bgt.n	80068f4 <_printf_float+0x2e0>
 8006880:	4a1b      	ldr	r2, [pc, #108]	@ (80068f0 <_printf_float+0x2dc>)
 8006882:	2301      	movs	r3, #1
 8006884:	4631      	mov	r1, r6
 8006886:	4628      	mov	r0, r5
 8006888:	47b8      	blx	r7
 800688a:	3001      	adds	r0, #1
 800688c:	f43f af1d 	beq.w	80066ca <_printf_float+0xb6>
 8006890:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006894:	ea59 0303 	orrs.w	r3, r9, r3
 8006898:	d102      	bne.n	80068a0 <_printf_float+0x28c>
 800689a:	6823      	ldr	r3, [r4, #0]
 800689c:	07d9      	lsls	r1, r3, #31
 800689e:	d5d7      	bpl.n	8006850 <_printf_float+0x23c>
 80068a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068a4:	4631      	mov	r1, r6
 80068a6:	4628      	mov	r0, r5
 80068a8:	47b8      	blx	r7
 80068aa:	3001      	adds	r0, #1
 80068ac:	f43f af0d 	beq.w	80066ca <_printf_float+0xb6>
 80068b0:	f04f 0a00 	mov.w	sl, #0
 80068b4:	f104 0b1a 	add.w	fp, r4, #26
 80068b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068ba:	425b      	negs	r3, r3
 80068bc:	4553      	cmp	r3, sl
 80068be:	dc01      	bgt.n	80068c4 <_printf_float+0x2b0>
 80068c0:	464b      	mov	r3, r9
 80068c2:	e793      	b.n	80067ec <_printf_float+0x1d8>
 80068c4:	2301      	movs	r3, #1
 80068c6:	465a      	mov	r2, fp
 80068c8:	4631      	mov	r1, r6
 80068ca:	4628      	mov	r0, r5
 80068cc:	47b8      	blx	r7
 80068ce:	3001      	adds	r0, #1
 80068d0:	f43f aefb 	beq.w	80066ca <_printf_float+0xb6>
 80068d4:	f10a 0a01 	add.w	sl, sl, #1
 80068d8:	e7ee      	b.n	80068b8 <_printf_float+0x2a4>
 80068da:	bf00      	nop
 80068dc:	7fefffff 	.word	0x7fefffff
 80068e0:	08009068 	.word	0x08009068
 80068e4:	0800906c 	.word	0x0800906c
 80068e8:	08009070 	.word	0x08009070
 80068ec:	08009074 	.word	0x08009074
 80068f0:	08009078 	.word	0x08009078
 80068f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80068f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80068fa:	4553      	cmp	r3, sl
 80068fc:	bfa8      	it	ge
 80068fe:	4653      	movge	r3, sl
 8006900:	2b00      	cmp	r3, #0
 8006902:	4699      	mov	r9, r3
 8006904:	dc36      	bgt.n	8006974 <_printf_float+0x360>
 8006906:	f04f 0b00 	mov.w	fp, #0
 800690a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800690e:	f104 021a 	add.w	r2, r4, #26
 8006912:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006914:	9306      	str	r3, [sp, #24]
 8006916:	eba3 0309 	sub.w	r3, r3, r9
 800691a:	455b      	cmp	r3, fp
 800691c:	dc31      	bgt.n	8006982 <_printf_float+0x36e>
 800691e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006920:	459a      	cmp	sl, r3
 8006922:	dc3a      	bgt.n	800699a <_printf_float+0x386>
 8006924:	6823      	ldr	r3, [r4, #0]
 8006926:	07da      	lsls	r2, r3, #31
 8006928:	d437      	bmi.n	800699a <_printf_float+0x386>
 800692a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800692c:	ebaa 0903 	sub.w	r9, sl, r3
 8006930:	9b06      	ldr	r3, [sp, #24]
 8006932:	ebaa 0303 	sub.w	r3, sl, r3
 8006936:	4599      	cmp	r9, r3
 8006938:	bfa8      	it	ge
 800693a:	4699      	movge	r9, r3
 800693c:	f1b9 0f00 	cmp.w	r9, #0
 8006940:	dc33      	bgt.n	80069aa <_printf_float+0x396>
 8006942:	f04f 0800 	mov.w	r8, #0
 8006946:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800694a:	f104 0b1a 	add.w	fp, r4, #26
 800694e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006950:	ebaa 0303 	sub.w	r3, sl, r3
 8006954:	eba3 0309 	sub.w	r3, r3, r9
 8006958:	4543      	cmp	r3, r8
 800695a:	f77f af79 	ble.w	8006850 <_printf_float+0x23c>
 800695e:	2301      	movs	r3, #1
 8006960:	465a      	mov	r2, fp
 8006962:	4631      	mov	r1, r6
 8006964:	4628      	mov	r0, r5
 8006966:	47b8      	blx	r7
 8006968:	3001      	adds	r0, #1
 800696a:	f43f aeae 	beq.w	80066ca <_printf_float+0xb6>
 800696e:	f108 0801 	add.w	r8, r8, #1
 8006972:	e7ec      	b.n	800694e <_printf_float+0x33a>
 8006974:	4642      	mov	r2, r8
 8006976:	4631      	mov	r1, r6
 8006978:	4628      	mov	r0, r5
 800697a:	47b8      	blx	r7
 800697c:	3001      	adds	r0, #1
 800697e:	d1c2      	bne.n	8006906 <_printf_float+0x2f2>
 8006980:	e6a3      	b.n	80066ca <_printf_float+0xb6>
 8006982:	2301      	movs	r3, #1
 8006984:	4631      	mov	r1, r6
 8006986:	4628      	mov	r0, r5
 8006988:	9206      	str	r2, [sp, #24]
 800698a:	47b8      	blx	r7
 800698c:	3001      	adds	r0, #1
 800698e:	f43f ae9c 	beq.w	80066ca <_printf_float+0xb6>
 8006992:	9a06      	ldr	r2, [sp, #24]
 8006994:	f10b 0b01 	add.w	fp, fp, #1
 8006998:	e7bb      	b.n	8006912 <_printf_float+0x2fe>
 800699a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800699e:	4631      	mov	r1, r6
 80069a0:	4628      	mov	r0, r5
 80069a2:	47b8      	blx	r7
 80069a4:	3001      	adds	r0, #1
 80069a6:	d1c0      	bne.n	800692a <_printf_float+0x316>
 80069a8:	e68f      	b.n	80066ca <_printf_float+0xb6>
 80069aa:	9a06      	ldr	r2, [sp, #24]
 80069ac:	464b      	mov	r3, r9
 80069ae:	4442      	add	r2, r8
 80069b0:	4631      	mov	r1, r6
 80069b2:	4628      	mov	r0, r5
 80069b4:	47b8      	blx	r7
 80069b6:	3001      	adds	r0, #1
 80069b8:	d1c3      	bne.n	8006942 <_printf_float+0x32e>
 80069ba:	e686      	b.n	80066ca <_printf_float+0xb6>
 80069bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80069c0:	f1ba 0f01 	cmp.w	sl, #1
 80069c4:	dc01      	bgt.n	80069ca <_printf_float+0x3b6>
 80069c6:	07db      	lsls	r3, r3, #31
 80069c8:	d536      	bpl.n	8006a38 <_printf_float+0x424>
 80069ca:	2301      	movs	r3, #1
 80069cc:	4642      	mov	r2, r8
 80069ce:	4631      	mov	r1, r6
 80069d0:	4628      	mov	r0, r5
 80069d2:	47b8      	blx	r7
 80069d4:	3001      	adds	r0, #1
 80069d6:	f43f ae78 	beq.w	80066ca <_printf_float+0xb6>
 80069da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069de:	4631      	mov	r1, r6
 80069e0:	4628      	mov	r0, r5
 80069e2:	47b8      	blx	r7
 80069e4:	3001      	adds	r0, #1
 80069e6:	f43f ae70 	beq.w	80066ca <_printf_float+0xb6>
 80069ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80069ee:	2200      	movs	r2, #0
 80069f0:	2300      	movs	r3, #0
 80069f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069f6:	f7fa f86f 	bl	8000ad8 <__aeabi_dcmpeq>
 80069fa:	b9c0      	cbnz	r0, 8006a2e <_printf_float+0x41a>
 80069fc:	4653      	mov	r3, sl
 80069fe:	f108 0201 	add.w	r2, r8, #1
 8006a02:	4631      	mov	r1, r6
 8006a04:	4628      	mov	r0, r5
 8006a06:	47b8      	blx	r7
 8006a08:	3001      	adds	r0, #1
 8006a0a:	d10c      	bne.n	8006a26 <_printf_float+0x412>
 8006a0c:	e65d      	b.n	80066ca <_printf_float+0xb6>
 8006a0e:	2301      	movs	r3, #1
 8006a10:	465a      	mov	r2, fp
 8006a12:	4631      	mov	r1, r6
 8006a14:	4628      	mov	r0, r5
 8006a16:	47b8      	blx	r7
 8006a18:	3001      	adds	r0, #1
 8006a1a:	f43f ae56 	beq.w	80066ca <_printf_float+0xb6>
 8006a1e:	f108 0801 	add.w	r8, r8, #1
 8006a22:	45d0      	cmp	r8, sl
 8006a24:	dbf3      	blt.n	8006a0e <_printf_float+0x3fa>
 8006a26:	464b      	mov	r3, r9
 8006a28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006a2c:	e6df      	b.n	80067ee <_printf_float+0x1da>
 8006a2e:	f04f 0800 	mov.w	r8, #0
 8006a32:	f104 0b1a 	add.w	fp, r4, #26
 8006a36:	e7f4      	b.n	8006a22 <_printf_float+0x40e>
 8006a38:	2301      	movs	r3, #1
 8006a3a:	4642      	mov	r2, r8
 8006a3c:	e7e1      	b.n	8006a02 <_printf_float+0x3ee>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	464a      	mov	r2, r9
 8006a42:	4631      	mov	r1, r6
 8006a44:	4628      	mov	r0, r5
 8006a46:	47b8      	blx	r7
 8006a48:	3001      	adds	r0, #1
 8006a4a:	f43f ae3e 	beq.w	80066ca <_printf_float+0xb6>
 8006a4e:	f108 0801 	add.w	r8, r8, #1
 8006a52:	68e3      	ldr	r3, [r4, #12]
 8006a54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a56:	1a5b      	subs	r3, r3, r1
 8006a58:	4543      	cmp	r3, r8
 8006a5a:	dcf0      	bgt.n	8006a3e <_printf_float+0x42a>
 8006a5c:	e6fc      	b.n	8006858 <_printf_float+0x244>
 8006a5e:	f04f 0800 	mov.w	r8, #0
 8006a62:	f104 0919 	add.w	r9, r4, #25
 8006a66:	e7f4      	b.n	8006a52 <_printf_float+0x43e>

08006a68 <_printf_common>:
 8006a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a6c:	4616      	mov	r6, r2
 8006a6e:	4698      	mov	r8, r3
 8006a70:	688a      	ldr	r2, [r1, #8]
 8006a72:	690b      	ldr	r3, [r1, #16]
 8006a74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	bfb8      	it	lt
 8006a7c:	4613      	movlt	r3, r2
 8006a7e:	6033      	str	r3, [r6, #0]
 8006a80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a84:	4607      	mov	r7, r0
 8006a86:	460c      	mov	r4, r1
 8006a88:	b10a      	cbz	r2, 8006a8e <_printf_common+0x26>
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	6033      	str	r3, [r6, #0]
 8006a8e:	6823      	ldr	r3, [r4, #0]
 8006a90:	0699      	lsls	r1, r3, #26
 8006a92:	bf42      	ittt	mi
 8006a94:	6833      	ldrmi	r3, [r6, #0]
 8006a96:	3302      	addmi	r3, #2
 8006a98:	6033      	strmi	r3, [r6, #0]
 8006a9a:	6825      	ldr	r5, [r4, #0]
 8006a9c:	f015 0506 	ands.w	r5, r5, #6
 8006aa0:	d106      	bne.n	8006ab0 <_printf_common+0x48>
 8006aa2:	f104 0a19 	add.w	sl, r4, #25
 8006aa6:	68e3      	ldr	r3, [r4, #12]
 8006aa8:	6832      	ldr	r2, [r6, #0]
 8006aaa:	1a9b      	subs	r3, r3, r2
 8006aac:	42ab      	cmp	r3, r5
 8006aae:	dc26      	bgt.n	8006afe <_printf_common+0x96>
 8006ab0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ab4:	6822      	ldr	r2, [r4, #0]
 8006ab6:	3b00      	subs	r3, #0
 8006ab8:	bf18      	it	ne
 8006aba:	2301      	movne	r3, #1
 8006abc:	0692      	lsls	r2, r2, #26
 8006abe:	d42b      	bmi.n	8006b18 <_printf_common+0xb0>
 8006ac0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ac4:	4641      	mov	r1, r8
 8006ac6:	4638      	mov	r0, r7
 8006ac8:	47c8      	blx	r9
 8006aca:	3001      	adds	r0, #1
 8006acc:	d01e      	beq.n	8006b0c <_printf_common+0xa4>
 8006ace:	6823      	ldr	r3, [r4, #0]
 8006ad0:	6922      	ldr	r2, [r4, #16]
 8006ad2:	f003 0306 	and.w	r3, r3, #6
 8006ad6:	2b04      	cmp	r3, #4
 8006ad8:	bf02      	ittt	eq
 8006ada:	68e5      	ldreq	r5, [r4, #12]
 8006adc:	6833      	ldreq	r3, [r6, #0]
 8006ade:	1aed      	subeq	r5, r5, r3
 8006ae0:	68a3      	ldr	r3, [r4, #8]
 8006ae2:	bf0c      	ite	eq
 8006ae4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ae8:	2500      	movne	r5, #0
 8006aea:	4293      	cmp	r3, r2
 8006aec:	bfc4      	itt	gt
 8006aee:	1a9b      	subgt	r3, r3, r2
 8006af0:	18ed      	addgt	r5, r5, r3
 8006af2:	2600      	movs	r6, #0
 8006af4:	341a      	adds	r4, #26
 8006af6:	42b5      	cmp	r5, r6
 8006af8:	d11a      	bne.n	8006b30 <_printf_common+0xc8>
 8006afa:	2000      	movs	r0, #0
 8006afc:	e008      	b.n	8006b10 <_printf_common+0xa8>
 8006afe:	2301      	movs	r3, #1
 8006b00:	4652      	mov	r2, sl
 8006b02:	4641      	mov	r1, r8
 8006b04:	4638      	mov	r0, r7
 8006b06:	47c8      	blx	r9
 8006b08:	3001      	adds	r0, #1
 8006b0a:	d103      	bne.n	8006b14 <_printf_common+0xac>
 8006b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b14:	3501      	adds	r5, #1
 8006b16:	e7c6      	b.n	8006aa6 <_printf_common+0x3e>
 8006b18:	18e1      	adds	r1, r4, r3
 8006b1a:	1c5a      	adds	r2, r3, #1
 8006b1c:	2030      	movs	r0, #48	@ 0x30
 8006b1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b22:	4422      	add	r2, r4
 8006b24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b2c:	3302      	adds	r3, #2
 8006b2e:	e7c7      	b.n	8006ac0 <_printf_common+0x58>
 8006b30:	2301      	movs	r3, #1
 8006b32:	4622      	mov	r2, r4
 8006b34:	4641      	mov	r1, r8
 8006b36:	4638      	mov	r0, r7
 8006b38:	47c8      	blx	r9
 8006b3a:	3001      	adds	r0, #1
 8006b3c:	d0e6      	beq.n	8006b0c <_printf_common+0xa4>
 8006b3e:	3601      	adds	r6, #1
 8006b40:	e7d9      	b.n	8006af6 <_printf_common+0x8e>
	...

08006b44 <_printf_i>:
 8006b44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b48:	7e0f      	ldrb	r7, [r1, #24]
 8006b4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b4c:	2f78      	cmp	r7, #120	@ 0x78
 8006b4e:	4691      	mov	r9, r2
 8006b50:	4680      	mov	r8, r0
 8006b52:	460c      	mov	r4, r1
 8006b54:	469a      	mov	sl, r3
 8006b56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b5a:	d807      	bhi.n	8006b6c <_printf_i+0x28>
 8006b5c:	2f62      	cmp	r7, #98	@ 0x62
 8006b5e:	d80a      	bhi.n	8006b76 <_printf_i+0x32>
 8006b60:	2f00      	cmp	r7, #0
 8006b62:	f000 80d2 	beq.w	8006d0a <_printf_i+0x1c6>
 8006b66:	2f58      	cmp	r7, #88	@ 0x58
 8006b68:	f000 80b9 	beq.w	8006cde <_printf_i+0x19a>
 8006b6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b74:	e03a      	b.n	8006bec <_printf_i+0xa8>
 8006b76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b7a:	2b15      	cmp	r3, #21
 8006b7c:	d8f6      	bhi.n	8006b6c <_printf_i+0x28>
 8006b7e:	a101      	add	r1, pc, #4	@ (adr r1, 8006b84 <_printf_i+0x40>)
 8006b80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b84:	08006bdd 	.word	0x08006bdd
 8006b88:	08006bf1 	.word	0x08006bf1
 8006b8c:	08006b6d 	.word	0x08006b6d
 8006b90:	08006b6d 	.word	0x08006b6d
 8006b94:	08006b6d 	.word	0x08006b6d
 8006b98:	08006b6d 	.word	0x08006b6d
 8006b9c:	08006bf1 	.word	0x08006bf1
 8006ba0:	08006b6d 	.word	0x08006b6d
 8006ba4:	08006b6d 	.word	0x08006b6d
 8006ba8:	08006b6d 	.word	0x08006b6d
 8006bac:	08006b6d 	.word	0x08006b6d
 8006bb0:	08006cf1 	.word	0x08006cf1
 8006bb4:	08006c1b 	.word	0x08006c1b
 8006bb8:	08006cab 	.word	0x08006cab
 8006bbc:	08006b6d 	.word	0x08006b6d
 8006bc0:	08006b6d 	.word	0x08006b6d
 8006bc4:	08006d13 	.word	0x08006d13
 8006bc8:	08006b6d 	.word	0x08006b6d
 8006bcc:	08006c1b 	.word	0x08006c1b
 8006bd0:	08006b6d 	.word	0x08006b6d
 8006bd4:	08006b6d 	.word	0x08006b6d
 8006bd8:	08006cb3 	.word	0x08006cb3
 8006bdc:	6833      	ldr	r3, [r6, #0]
 8006bde:	1d1a      	adds	r2, r3, #4
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	6032      	str	r2, [r6, #0]
 8006be4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006be8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006bec:	2301      	movs	r3, #1
 8006bee:	e09d      	b.n	8006d2c <_printf_i+0x1e8>
 8006bf0:	6833      	ldr	r3, [r6, #0]
 8006bf2:	6820      	ldr	r0, [r4, #0]
 8006bf4:	1d19      	adds	r1, r3, #4
 8006bf6:	6031      	str	r1, [r6, #0]
 8006bf8:	0606      	lsls	r6, r0, #24
 8006bfa:	d501      	bpl.n	8006c00 <_printf_i+0xbc>
 8006bfc:	681d      	ldr	r5, [r3, #0]
 8006bfe:	e003      	b.n	8006c08 <_printf_i+0xc4>
 8006c00:	0645      	lsls	r5, r0, #25
 8006c02:	d5fb      	bpl.n	8006bfc <_printf_i+0xb8>
 8006c04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c08:	2d00      	cmp	r5, #0
 8006c0a:	da03      	bge.n	8006c14 <_printf_i+0xd0>
 8006c0c:	232d      	movs	r3, #45	@ 0x2d
 8006c0e:	426d      	negs	r5, r5
 8006c10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c14:	4859      	ldr	r0, [pc, #356]	@ (8006d7c <_printf_i+0x238>)
 8006c16:	230a      	movs	r3, #10
 8006c18:	e011      	b.n	8006c3e <_printf_i+0xfa>
 8006c1a:	6821      	ldr	r1, [r4, #0]
 8006c1c:	6833      	ldr	r3, [r6, #0]
 8006c1e:	0608      	lsls	r0, r1, #24
 8006c20:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c24:	d402      	bmi.n	8006c2c <_printf_i+0xe8>
 8006c26:	0649      	lsls	r1, r1, #25
 8006c28:	bf48      	it	mi
 8006c2a:	b2ad      	uxthmi	r5, r5
 8006c2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c2e:	4853      	ldr	r0, [pc, #332]	@ (8006d7c <_printf_i+0x238>)
 8006c30:	6033      	str	r3, [r6, #0]
 8006c32:	bf14      	ite	ne
 8006c34:	230a      	movne	r3, #10
 8006c36:	2308      	moveq	r3, #8
 8006c38:	2100      	movs	r1, #0
 8006c3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c3e:	6866      	ldr	r6, [r4, #4]
 8006c40:	60a6      	str	r6, [r4, #8]
 8006c42:	2e00      	cmp	r6, #0
 8006c44:	bfa2      	ittt	ge
 8006c46:	6821      	ldrge	r1, [r4, #0]
 8006c48:	f021 0104 	bicge.w	r1, r1, #4
 8006c4c:	6021      	strge	r1, [r4, #0]
 8006c4e:	b90d      	cbnz	r5, 8006c54 <_printf_i+0x110>
 8006c50:	2e00      	cmp	r6, #0
 8006c52:	d04b      	beq.n	8006cec <_printf_i+0x1a8>
 8006c54:	4616      	mov	r6, r2
 8006c56:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c5a:	fb03 5711 	mls	r7, r3, r1, r5
 8006c5e:	5dc7      	ldrb	r7, [r0, r7]
 8006c60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c64:	462f      	mov	r7, r5
 8006c66:	42bb      	cmp	r3, r7
 8006c68:	460d      	mov	r5, r1
 8006c6a:	d9f4      	bls.n	8006c56 <_printf_i+0x112>
 8006c6c:	2b08      	cmp	r3, #8
 8006c6e:	d10b      	bne.n	8006c88 <_printf_i+0x144>
 8006c70:	6823      	ldr	r3, [r4, #0]
 8006c72:	07df      	lsls	r7, r3, #31
 8006c74:	d508      	bpl.n	8006c88 <_printf_i+0x144>
 8006c76:	6923      	ldr	r3, [r4, #16]
 8006c78:	6861      	ldr	r1, [r4, #4]
 8006c7a:	4299      	cmp	r1, r3
 8006c7c:	bfde      	ittt	le
 8006c7e:	2330      	movle	r3, #48	@ 0x30
 8006c80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c88:	1b92      	subs	r2, r2, r6
 8006c8a:	6122      	str	r2, [r4, #16]
 8006c8c:	f8cd a000 	str.w	sl, [sp]
 8006c90:	464b      	mov	r3, r9
 8006c92:	aa03      	add	r2, sp, #12
 8006c94:	4621      	mov	r1, r4
 8006c96:	4640      	mov	r0, r8
 8006c98:	f7ff fee6 	bl	8006a68 <_printf_common>
 8006c9c:	3001      	adds	r0, #1
 8006c9e:	d14a      	bne.n	8006d36 <_printf_i+0x1f2>
 8006ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ca4:	b004      	add	sp, #16
 8006ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	f043 0320 	orr.w	r3, r3, #32
 8006cb0:	6023      	str	r3, [r4, #0]
 8006cb2:	4833      	ldr	r0, [pc, #204]	@ (8006d80 <_printf_i+0x23c>)
 8006cb4:	2778      	movs	r7, #120	@ 0x78
 8006cb6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006cba:	6823      	ldr	r3, [r4, #0]
 8006cbc:	6831      	ldr	r1, [r6, #0]
 8006cbe:	061f      	lsls	r7, r3, #24
 8006cc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8006cc4:	d402      	bmi.n	8006ccc <_printf_i+0x188>
 8006cc6:	065f      	lsls	r7, r3, #25
 8006cc8:	bf48      	it	mi
 8006cca:	b2ad      	uxthmi	r5, r5
 8006ccc:	6031      	str	r1, [r6, #0]
 8006cce:	07d9      	lsls	r1, r3, #31
 8006cd0:	bf44      	itt	mi
 8006cd2:	f043 0320 	orrmi.w	r3, r3, #32
 8006cd6:	6023      	strmi	r3, [r4, #0]
 8006cd8:	b11d      	cbz	r5, 8006ce2 <_printf_i+0x19e>
 8006cda:	2310      	movs	r3, #16
 8006cdc:	e7ac      	b.n	8006c38 <_printf_i+0xf4>
 8006cde:	4827      	ldr	r0, [pc, #156]	@ (8006d7c <_printf_i+0x238>)
 8006ce0:	e7e9      	b.n	8006cb6 <_printf_i+0x172>
 8006ce2:	6823      	ldr	r3, [r4, #0]
 8006ce4:	f023 0320 	bic.w	r3, r3, #32
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	e7f6      	b.n	8006cda <_printf_i+0x196>
 8006cec:	4616      	mov	r6, r2
 8006cee:	e7bd      	b.n	8006c6c <_printf_i+0x128>
 8006cf0:	6833      	ldr	r3, [r6, #0]
 8006cf2:	6825      	ldr	r5, [r4, #0]
 8006cf4:	6961      	ldr	r1, [r4, #20]
 8006cf6:	1d18      	adds	r0, r3, #4
 8006cf8:	6030      	str	r0, [r6, #0]
 8006cfa:	062e      	lsls	r6, r5, #24
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	d501      	bpl.n	8006d04 <_printf_i+0x1c0>
 8006d00:	6019      	str	r1, [r3, #0]
 8006d02:	e002      	b.n	8006d0a <_printf_i+0x1c6>
 8006d04:	0668      	lsls	r0, r5, #25
 8006d06:	d5fb      	bpl.n	8006d00 <_printf_i+0x1bc>
 8006d08:	8019      	strh	r1, [r3, #0]
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	6123      	str	r3, [r4, #16]
 8006d0e:	4616      	mov	r6, r2
 8006d10:	e7bc      	b.n	8006c8c <_printf_i+0x148>
 8006d12:	6833      	ldr	r3, [r6, #0]
 8006d14:	1d1a      	adds	r2, r3, #4
 8006d16:	6032      	str	r2, [r6, #0]
 8006d18:	681e      	ldr	r6, [r3, #0]
 8006d1a:	6862      	ldr	r2, [r4, #4]
 8006d1c:	2100      	movs	r1, #0
 8006d1e:	4630      	mov	r0, r6
 8006d20:	f7f9 fa5e 	bl	80001e0 <memchr>
 8006d24:	b108      	cbz	r0, 8006d2a <_printf_i+0x1e6>
 8006d26:	1b80      	subs	r0, r0, r6
 8006d28:	6060      	str	r0, [r4, #4]
 8006d2a:	6863      	ldr	r3, [r4, #4]
 8006d2c:	6123      	str	r3, [r4, #16]
 8006d2e:	2300      	movs	r3, #0
 8006d30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d34:	e7aa      	b.n	8006c8c <_printf_i+0x148>
 8006d36:	6923      	ldr	r3, [r4, #16]
 8006d38:	4632      	mov	r2, r6
 8006d3a:	4649      	mov	r1, r9
 8006d3c:	4640      	mov	r0, r8
 8006d3e:	47d0      	blx	sl
 8006d40:	3001      	adds	r0, #1
 8006d42:	d0ad      	beq.n	8006ca0 <_printf_i+0x15c>
 8006d44:	6823      	ldr	r3, [r4, #0]
 8006d46:	079b      	lsls	r3, r3, #30
 8006d48:	d413      	bmi.n	8006d72 <_printf_i+0x22e>
 8006d4a:	68e0      	ldr	r0, [r4, #12]
 8006d4c:	9b03      	ldr	r3, [sp, #12]
 8006d4e:	4298      	cmp	r0, r3
 8006d50:	bfb8      	it	lt
 8006d52:	4618      	movlt	r0, r3
 8006d54:	e7a6      	b.n	8006ca4 <_printf_i+0x160>
 8006d56:	2301      	movs	r3, #1
 8006d58:	4632      	mov	r2, r6
 8006d5a:	4649      	mov	r1, r9
 8006d5c:	4640      	mov	r0, r8
 8006d5e:	47d0      	blx	sl
 8006d60:	3001      	adds	r0, #1
 8006d62:	d09d      	beq.n	8006ca0 <_printf_i+0x15c>
 8006d64:	3501      	adds	r5, #1
 8006d66:	68e3      	ldr	r3, [r4, #12]
 8006d68:	9903      	ldr	r1, [sp, #12]
 8006d6a:	1a5b      	subs	r3, r3, r1
 8006d6c:	42ab      	cmp	r3, r5
 8006d6e:	dcf2      	bgt.n	8006d56 <_printf_i+0x212>
 8006d70:	e7eb      	b.n	8006d4a <_printf_i+0x206>
 8006d72:	2500      	movs	r5, #0
 8006d74:	f104 0619 	add.w	r6, r4, #25
 8006d78:	e7f5      	b.n	8006d66 <_printf_i+0x222>
 8006d7a:	bf00      	nop
 8006d7c:	0800907a 	.word	0x0800907a
 8006d80:	0800908b 	.word	0x0800908b

08006d84 <__sflush_r>:
 8006d84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d8c:	0716      	lsls	r6, r2, #28
 8006d8e:	4605      	mov	r5, r0
 8006d90:	460c      	mov	r4, r1
 8006d92:	d454      	bmi.n	8006e3e <__sflush_r+0xba>
 8006d94:	684b      	ldr	r3, [r1, #4]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	dc02      	bgt.n	8006da0 <__sflush_r+0x1c>
 8006d9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	dd48      	ble.n	8006e32 <__sflush_r+0xae>
 8006da0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006da2:	2e00      	cmp	r6, #0
 8006da4:	d045      	beq.n	8006e32 <__sflush_r+0xae>
 8006da6:	2300      	movs	r3, #0
 8006da8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006dac:	682f      	ldr	r7, [r5, #0]
 8006dae:	6a21      	ldr	r1, [r4, #32]
 8006db0:	602b      	str	r3, [r5, #0]
 8006db2:	d030      	beq.n	8006e16 <__sflush_r+0x92>
 8006db4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006db6:	89a3      	ldrh	r3, [r4, #12]
 8006db8:	0759      	lsls	r1, r3, #29
 8006dba:	d505      	bpl.n	8006dc8 <__sflush_r+0x44>
 8006dbc:	6863      	ldr	r3, [r4, #4]
 8006dbe:	1ad2      	subs	r2, r2, r3
 8006dc0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006dc2:	b10b      	cbz	r3, 8006dc8 <__sflush_r+0x44>
 8006dc4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006dc6:	1ad2      	subs	r2, r2, r3
 8006dc8:	2300      	movs	r3, #0
 8006dca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dcc:	6a21      	ldr	r1, [r4, #32]
 8006dce:	4628      	mov	r0, r5
 8006dd0:	47b0      	blx	r6
 8006dd2:	1c43      	adds	r3, r0, #1
 8006dd4:	89a3      	ldrh	r3, [r4, #12]
 8006dd6:	d106      	bne.n	8006de6 <__sflush_r+0x62>
 8006dd8:	6829      	ldr	r1, [r5, #0]
 8006dda:	291d      	cmp	r1, #29
 8006ddc:	d82b      	bhi.n	8006e36 <__sflush_r+0xb2>
 8006dde:	4a2a      	ldr	r2, [pc, #168]	@ (8006e88 <__sflush_r+0x104>)
 8006de0:	410a      	asrs	r2, r1
 8006de2:	07d6      	lsls	r6, r2, #31
 8006de4:	d427      	bmi.n	8006e36 <__sflush_r+0xb2>
 8006de6:	2200      	movs	r2, #0
 8006de8:	6062      	str	r2, [r4, #4]
 8006dea:	04d9      	lsls	r1, r3, #19
 8006dec:	6922      	ldr	r2, [r4, #16]
 8006dee:	6022      	str	r2, [r4, #0]
 8006df0:	d504      	bpl.n	8006dfc <__sflush_r+0x78>
 8006df2:	1c42      	adds	r2, r0, #1
 8006df4:	d101      	bne.n	8006dfa <__sflush_r+0x76>
 8006df6:	682b      	ldr	r3, [r5, #0]
 8006df8:	b903      	cbnz	r3, 8006dfc <__sflush_r+0x78>
 8006dfa:	6560      	str	r0, [r4, #84]	@ 0x54
 8006dfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006dfe:	602f      	str	r7, [r5, #0]
 8006e00:	b1b9      	cbz	r1, 8006e32 <__sflush_r+0xae>
 8006e02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e06:	4299      	cmp	r1, r3
 8006e08:	d002      	beq.n	8006e10 <__sflush_r+0x8c>
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	f001 f960 	bl	80080d0 <_free_r>
 8006e10:	2300      	movs	r3, #0
 8006e12:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e14:	e00d      	b.n	8006e32 <__sflush_r+0xae>
 8006e16:	2301      	movs	r3, #1
 8006e18:	4628      	mov	r0, r5
 8006e1a:	47b0      	blx	r6
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	1c50      	adds	r0, r2, #1
 8006e20:	d1c9      	bne.n	8006db6 <__sflush_r+0x32>
 8006e22:	682b      	ldr	r3, [r5, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d0c6      	beq.n	8006db6 <__sflush_r+0x32>
 8006e28:	2b1d      	cmp	r3, #29
 8006e2a:	d001      	beq.n	8006e30 <__sflush_r+0xac>
 8006e2c:	2b16      	cmp	r3, #22
 8006e2e:	d11e      	bne.n	8006e6e <__sflush_r+0xea>
 8006e30:	602f      	str	r7, [r5, #0]
 8006e32:	2000      	movs	r0, #0
 8006e34:	e022      	b.n	8006e7c <__sflush_r+0xf8>
 8006e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e3a:	b21b      	sxth	r3, r3
 8006e3c:	e01b      	b.n	8006e76 <__sflush_r+0xf2>
 8006e3e:	690f      	ldr	r7, [r1, #16]
 8006e40:	2f00      	cmp	r7, #0
 8006e42:	d0f6      	beq.n	8006e32 <__sflush_r+0xae>
 8006e44:	0793      	lsls	r3, r2, #30
 8006e46:	680e      	ldr	r6, [r1, #0]
 8006e48:	bf08      	it	eq
 8006e4a:	694b      	ldreq	r3, [r1, #20]
 8006e4c:	600f      	str	r7, [r1, #0]
 8006e4e:	bf18      	it	ne
 8006e50:	2300      	movne	r3, #0
 8006e52:	eba6 0807 	sub.w	r8, r6, r7
 8006e56:	608b      	str	r3, [r1, #8]
 8006e58:	f1b8 0f00 	cmp.w	r8, #0
 8006e5c:	dde9      	ble.n	8006e32 <__sflush_r+0xae>
 8006e5e:	6a21      	ldr	r1, [r4, #32]
 8006e60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e62:	4643      	mov	r3, r8
 8006e64:	463a      	mov	r2, r7
 8006e66:	4628      	mov	r0, r5
 8006e68:	47b0      	blx	r6
 8006e6a:	2800      	cmp	r0, #0
 8006e6c:	dc08      	bgt.n	8006e80 <__sflush_r+0xfc>
 8006e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e76:	81a3      	strh	r3, [r4, #12]
 8006e78:	f04f 30ff 	mov.w	r0, #4294967295
 8006e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e80:	4407      	add	r7, r0
 8006e82:	eba8 0800 	sub.w	r8, r8, r0
 8006e86:	e7e7      	b.n	8006e58 <__sflush_r+0xd4>
 8006e88:	dfbffffe 	.word	0xdfbffffe

08006e8c <_fflush_r>:
 8006e8c:	b538      	push	{r3, r4, r5, lr}
 8006e8e:	690b      	ldr	r3, [r1, #16]
 8006e90:	4605      	mov	r5, r0
 8006e92:	460c      	mov	r4, r1
 8006e94:	b913      	cbnz	r3, 8006e9c <_fflush_r+0x10>
 8006e96:	2500      	movs	r5, #0
 8006e98:	4628      	mov	r0, r5
 8006e9a:	bd38      	pop	{r3, r4, r5, pc}
 8006e9c:	b118      	cbz	r0, 8006ea6 <_fflush_r+0x1a>
 8006e9e:	6a03      	ldr	r3, [r0, #32]
 8006ea0:	b90b      	cbnz	r3, 8006ea6 <_fflush_r+0x1a>
 8006ea2:	f000 f8bb 	bl	800701c <__sinit>
 8006ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d0f3      	beq.n	8006e96 <_fflush_r+0xa>
 8006eae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006eb0:	07d0      	lsls	r0, r2, #31
 8006eb2:	d404      	bmi.n	8006ebe <_fflush_r+0x32>
 8006eb4:	0599      	lsls	r1, r3, #22
 8006eb6:	d402      	bmi.n	8006ebe <_fflush_r+0x32>
 8006eb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eba:	f000 faaa 	bl	8007412 <__retarget_lock_acquire_recursive>
 8006ebe:	4628      	mov	r0, r5
 8006ec0:	4621      	mov	r1, r4
 8006ec2:	f7ff ff5f 	bl	8006d84 <__sflush_r>
 8006ec6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ec8:	07da      	lsls	r2, r3, #31
 8006eca:	4605      	mov	r5, r0
 8006ecc:	d4e4      	bmi.n	8006e98 <_fflush_r+0xc>
 8006ece:	89a3      	ldrh	r3, [r4, #12]
 8006ed0:	059b      	lsls	r3, r3, #22
 8006ed2:	d4e1      	bmi.n	8006e98 <_fflush_r+0xc>
 8006ed4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ed6:	f000 fa9d 	bl	8007414 <__retarget_lock_release_recursive>
 8006eda:	e7dd      	b.n	8006e98 <_fflush_r+0xc>

08006edc <fflush>:
 8006edc:	4601      	mov	r1, r0
 8006ede:	b920      	cbnz	r0, 8006eea <fflush+0xe>
 8006ee0:	4a04      	ldr	r2, [pc, #16]	@ (8006ef4 <fflush+0x18>)
 8006ee2:	4905      	ldr	r1, [pc, #20]	@ (8006ef8 <fflush+0x1c>)
 8006ee4:	4805      	ldr	r0, [pc, #20]	@ (8006efc <fflush+0x20>)
 8006ee6:	f000 b8b1 	b.w	800704c <_fwalk_sglue>
 8006eea:	4b05      	ldr	r3, [pc, #20]	@ (8006f00 <fflush+0x24>)
 8006eec:	6818      	ldr	r0, [r3, #0]
 8006eee:	f7ff bfcd 	b.w	8006e8c <_fflush_r>
 8006ef2:	bf00      	nop
 8006ef4:	20000014 	.word	0x20000014
 8006ef8:	08006e8d 	.word	0x08006e8d
 8006efc:	20000024 	.word	0x20000024
 8006f00:	20000020 	.word	0x20000020

08006f04 <std>:
 8006f04:	2300      	movs	r3, #0
 8006f06:	b510      	push	{r4, lr}
 8006f08:	4604      	mov	r4, r0
 8006f0a:	e9c0 3300 	strd	r3, r3, [r0]
 8006f0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f12:	6083      	str	r3, [r0, #8]
 8006f14:	8181      	strh	r1, [r0, #12]
 8006f16:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f18:	81c2      	strh	r2, [r0, #14]
 8006f1a:	6183      	str	r3, [r0, #24]
 8006f1c:	4619      	mov	r1, r3
 8006f1e:	2208      	movs	r2, #8
 8006f20:	305c      	adds	r0, #92	@ 0x5c
 8006f22:	f000 f9f9 	bl	8007318 <memset>
 8006f26:	4b0d      	ldr	r3, [pc, #52]	@ (8006f5c <std+0x58>)
 8006f28:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f60 <std+0x5c>)
 8006f2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f64 <std+0x60>)
 8006f30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f32:	4b0d      	ldr	r3, [pc, #52]	@ (8006f68 <std+0x64>)
 8006f34:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f36:	4b0d      	ldr	r3, [pc, #52]	@ (8006f6c <std+0x68>)
 8006f38:	6224      	str	r4, [r4, #32]
 8006f3a:	429c      	cmp	r4, r3
 8006f3c:	d006      	beq.n	8006f4c <std+0x48>
 8006f3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f42:	4294      	cmp	r4, r2
 8006f44:	d002      	beq.n	8006f4c <std+0x48>
 8006f46:	33d0      	adds	r3, #208	@ 0xd0
 8006f48:	429c      	cmp	r4, r3
 8006f4a:	d105      	bne.n	8006f58 <std+0x54>
 8006f4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f54:	f000 ba5c 	b.w	8007410 <__retarget_lock_init_recursive>
 8006f58:	bd10      	pop	{r4, pc}
 8006f5a:	bf00      	nop
 8006f5c:	08007169 	.word	0x08007169
 8006f60:	0800718b 	.word	0x0800718b
 8006f64:	080071c3 	.word	0x080071c3
 8006f68:	080071e7 	.word	0x080071e7
 8006f6c:	200003d0 	.word	0x200003d0

08006f70 <stdio_exit_handler>:
 8006f70:	4a02      	ldr	r2, [pc, #8]	@ (8006f7c <stdio_exit_handler+0xc>)
 8006f72:	4903      	ldr	r1, [pc, #12]	@ (8006f80 <stdio_exit_handler+0x10>)
 8006f74:	4803      	ldr	r0, [pc, #12]	@ (8006f84 <stdio_exit_handler+0x14>)
 8006f76:	f000 b869 	b.w	800704c <_fwalk_sglue>
 8006f7a:	bf00      	nop
 8006f7c:	20000014 	.word	0x20000014
 8006f80:	08006e8d 	.word	0x08006e8d
 8006f84:	20000024 	.word	0x20000024

08006f88 <cleanup_stdio>:
 8006f88:	6841      	ldr	r1, [r0, #4]
 8006f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8006fbc <cleanup_stdio+0x34>)
 8006f8c:	4299      	cmp	r1, r3
 8006f8e:	b510      	push	{r4, lr}
 8006f90:	4604      	mov	r4, r0
 8006f92:	d001      	beq.n	8006f98 <cleanup_stdio+0x10>
 8006f94:	f7ff ff7a 	bl	8006e8c <_fflush_r>
 8006f98:	68a1      	ldr	r1, [r4, #8]
 8006f9a:	4b09      	ldr	r3, [pc, #36]	@ (8006fc0 <cleanup_stdio+0x38>)
 8006f9c:	4299      	cmp	r1, r3
 8006f9e:	d002      	beq.n	8006fa6 <cleanup_stdio+0x1e>
 8006fa0:	4620      	mov	r0, r4
 8006fa2:	f7ff ff73 	bl	8006e8c <_fflush_r>
 8006fa6:	68e1      	ldr	r1, [r4, #12]
 8006fa8:	4b06      	ldr	r3, [pc, #24]	@ (8006fc4 <cleanup_stdio+0x3c>)
 8006faa:	4299      	cmp	r1, r3
 8006fac:	d004      	beq.n	8006fb8 <cleanup_stdio+0x30>
 8006fae:	4620      	mov	r0, r4
 8006fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fb4:	f7ff bf6a 	b.w	8006e8c <_fflush_r>
 8006fb8:	bd10      	pop	{r4, pc}
 8006fba:	bf00      	nop
 8006fbc:	200003d0 	.word	0x200003d0
 8006fc0:	20000438 	.word	0x20000438
 8006fc4:	200004a0 	.word	0x200004a0

08006fc8 <global_stdio_init.part.0>:
 8006fc8:	b510      	push	{r4, lr}
 8006fca:	4b0b      	ldr	r3, [pc, #44]	@ (8006ff8 <global_stdio_init.part.0+0x30>)
 8006fcc:	4c0b      	ldr	r4, [pc, #44]	@ (8006ffc <global_stdio_init.part.0+0x34>)
 8006fce:	4a0c      	ldr	r2, [pc, #48]	@ (8007000 <global_stdio_init.part.0+0x38>)
 8006fd0:	601a      	str	r2, [r3, #0]
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	2104      	movs	r1, #4
 8006fd8:	f7ff ff94 	bl	8006f04 <std>
 8006fdc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	2109      	movs	r1, #9
 8006fe4:	f7ff ff8e 	bl	8006f04 <std>
 8006fe8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006fec:	2202      	movs	r2, #2
 8006fee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ff2:	2112      	movs	r1, #18
 8006ff4:	f7ff bf86 	b.w	8006f04 <std>
 8006ff8:	20000508 	.word	0x20000508
 8006ffc:	200003d0 	.word	0x200003d0
 8007000:	08006f71 	.word	0x08006f71

08007004 <__sfp_lock_acquire>:
 8007004:	4801      	ldr	r0, [pc, #4]	@ (800700c <__sfp_lock_acquire+0x8>)
 8007006:	f000 ba04 	b.w	8007412 <__retarget_lock_acquire_recursive>
 800700a:	bf00      	nop
 800700c:	20000511 	.word	0x20000511

08007010 <__sfp_lock_release>:
 8007010:	4801      	ldr	r0, [pc, #4]	@ (8007018 <__sfp_lock_release+0x8>)
 8007012:	f000 b9ff 	b.w	8007414 <__retarget_lock_release_recursive>
 8007016:	bf00      	nop
 8007018:	20000511 	.word	0x20000511

0800701c <__sinit>:
 800701c:	b510      	push	{r4, lr}
 800701e:	4604      	mov	r4, r0
 8007020:	f7ff fff0 	bl	8007004 <__sfp_lock_acquire>
 8007024:	6a23      	ldr	r3, [r4, #32]
 8007026:	b11b      	cbz	r3, 8007030 <__sinit+0x14>
 8007028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800702c:	f7ff bff0 	b.w	8007010 <__sfp_lock_release>
 8007030:	4b04      	ldr	r3, [pc, #16]	@ (8007044 <__sinit+0x28>)
 8007032:	6223      	str	r3, [r4, #32]
 8007034:	4b04      	ldr	r3, [pc, #16]	@ (8007048 <__sinit+0x2c>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d1f5      	bne.n	8007028 <__sinit+0xc>
 800703c:	f7ff ffc4 	bl	8006fc8 <global_stdio_init.part.0>
 8007040:	e7f2      	b.n	8007028 <__sinit+0xc>
 8007042:	bf00      	nop
 8007044:	08006f89 	.word	0x08006f89
 8007048:	20000508 	.word	0x20000508

0800704c <_fwalk_sglue>:
 800704c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007050:	4607      	mov	r7, r0
 8007052:	4688      	mov	r8, r1
 8007054:	4614      	mov	r4, r2
 8007056:	2600      	movs	r6, #0
 8007058:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800705c:	f1b9 0901 	subs.w	r9, r9, #1
 8007060:	d505      	bpl.n	800706e <_fwalk_sglue+0x22>
 8007062:	6824      	ldr	r4, [r4, #0]
 8007064:	2c00      	cmp	r4, #0
 8007066:	d1f7      	bne.n	8007058 <_fwalk_sglue+0xc>
 8007068:	4630      	mov	r0, r6
 800706a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800706e:	89ab      	ldrh	r3, [r5, #12]
 8007070:	2b01      	cmp	r3, #1
 8007072:	d907      	bls.n	8007084 <_fwalk_sglue+0x38>
 8007074:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007078:	3301      	adds	r3, #1
 800707a:	d003      	beq.n	8007084 <_fwalk_sglue+0x38>
 800707c:	4629      	mov	r1, r5
 800707e:	4638      	mov	r0, r7
 8007080:	47c0      	blx	r8
 8007082:	4306      	orrs	r6, r0
 8007084:	3568      	adds	r5, #104	@ 0x68
 8007086:	e7e9      	b.n	800705c <_fwalk_sglue+0x10>

08007088 <iprintf>:
 8007088:	b40f      	push	{r0, r1, r2, r3}
 800708a:	b507      	push	{r0, r1, r2, lr}
 800708c:	4906      	ldr	r1, [pc, #24]	@ (80070a8 <iprintf+0x20>)
 800708e:	ab04      	add	r3, sp, #16
 8007090:	6808      	ldr	r0, [r1, #0]
 8007092:	f853 2b04 	ldr.w	r2, [r3], #4
 8007096:	6881      	ldr	r1, [r0, #8]
 8007098:	9301      	str	r3, [sp, #4]
 800709a:	f001 fcc5 	bl	8008a28 <_vfiprintf_r>
 800709e:	b003      	add	sp, #12
 80070a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80070a4:	b004      	add	sp, #16
 80070a6:	4770      	bx	lr
 80070a8:	20000020 	.word	0x20000020

080070ac <_puts_r>:
 80070ac:	6a03      	ldr	r3, [r0, #32]
 80070ae:	b570      	push	{r4, r5, r6, lr}
 80070b0:	6884      	ldr	r4, [r0, #8]
 80070b2:	4605      	mov	r5, r0
 80070b4:	460e      	mov	r6, r1
 80070b6:	b90b      	cbnz	r3, 80070bc <_puts_r+0x10>
 80070b8:	f7ff ffb0 	bl	800701c <__sinit>
 80070bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070be:	07db      	lsls	r3, r3, #31
 80070c0:	d405      	bmi.n	80070ce <_puts_r+0x22>
 80070c2:	89a3      	ldrh	r3, [r4, #12]
 80070c4:	0598      	lsls	r0, r3, #22
 80070c6:	d402      	bmi.n	80070ce <_puts_r+0x22>
 80070c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070ca:	f000 f9a2 	bl	8007412 <__retarget_lock_acquire_recursive>
 80070ce:	89a3      	ldrh	r3, [r4, #12]
 80070d0:	0719      	lsls	r1, r3, #28
 80070d2:	d502      	bpl.n	80070da <_puts_r+0x2e>
 80070d4:	6923      	ldr	r3, [r4, #16]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d135      	bne.n	8007146 <_puts_r+0x9a>
 80070da:	4621      	mov	r1, r4
 80070dc:	4628      	mov	r0, r5
 80070de:	f000 f8c5 	bl	800726c <__swsetup_r>
 80070e2:	b380      	cbz	r0, 8007146 <_puts_r+0x9a>
 80070e4:	f04f 35ff 	mov.w	r5, #4294967295
 80070e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070ea:	07da      	lsls	r2, r3, #31
 80070ec:	d405      	bmi.n	80070fa <_puts_r+0x4e>
 80070ee:	89a3      	ldrh	r3, [r4, #12]
 80070f0:	059b      	lsls	r3, r3, #22
 80070f2:	d402      	bmi.n	80070fa <_puts_r+0x4e>
 80070f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070f6:	f000 f98d 	bl	8007414 <__retarget_lock_release_recursive>
 80070fa:	4628      	mov	r0, r5
 80070fc:	bd70      	pop	{r4, r5, r6, pc}
 80070fe:	2b00      	cmp	r3, #0
 8007100:	da04      	bge.n	800710c <_puts_r+0x60>
 8007102:	69a2      	ldr	r2, [r4, #24]
 8007104:	429a      	cmp	r2, r3
 8007106:	dc17      	bgt.n	8007138 <_puts_r+0x8c>
 8007108:	290a      	cmp	r1, #10
 800710a:	d015      	beq.n	8007138 <_puts_r+0x8c>
 800710c:	6823      	ldr	r3, [r4, #0]
 800710e:	1c5a      	adds	r2, r3, #1
 8007110:	6022      	str	r2, [r4, #0]
 8007112:	7019      	strb	r1, [r3, #0]
 8007114:	68a3      	ldr	r3, [r4, #8]
 8007116:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800711a:	3b01      	subs	r3, #1
 800711c:	60a3      	str	r3, [r4, #8]
 800711e:	2900      	cmp	r1, #0
 8007120:	d1ed      	bne.n	80070fe <_puts_r+0x52>
 8007122:	2b00      	cmp	r3, #0
 8007124:	da11      	bge.n	800714a <_puts_r+0x9e>
 8007126:	4622      	mov	r2, r4
 8007128:	210a      	movs	r1, #10
 800712a:	4628      	mov	r0, r5
 800712c:	f000 f85f 	bl	80071ee <__swbuf_r>
 8007130:	3001      	adds	r0, #1
 8007132:	d0d7      	beq.n	80070e4 <_puts_r+0x38>
 8007134:	250a      	movs	r5, #10
 8007136:	e7d7      	b.n	80070e8 <_puts_r+0x3c>
 8007138:	4622      	mov	r2, r4
 800713a:	4628      	mov	r0, r5
 800713c:	f000 f857 	bl	80071ee <__swbuf_r>
 8007140:	3001      	adds	r0, #1
 8007142:	d1e7      	bne.n	8007114 <_puts_r+0x68>
 8007144:	e7ce      	b.n	80070e4 <_puts_r+0x38>
 8007146:	3e01      	subs	r6, #1
 8007148:	e7e4      	b.n	8007114 <_puts_r+0x68>
 800714a:	6823      	ldr	r3, [r4, #0]
 800714c:	1c5a      	adds	r2, r3, #1
 800714e:	6022      	str	r2, [r4, #0]
 8007150:	220a      	movs	r2, #10
 8007152:	701a      	strb	r2, [r3, #0]
 8007154:	e7ee      	b.n	8007134 <_puts_r+0x88>
	...

08007158 <puts>:
 8007158:	4b02      	ldr	r3, [pc, #8]	@ (8007164 <puts+0xc>)
 800715a:	4601      	mov	r1, r0
 800715c:	6818      	ldr	r0, [r3, #0]
 800715e:	f7ff bfa5 	b.w	80070ac <_puts_r>
 8007162:	bf00      	nop
 8007164:	20000020 	.word	0x20000020

08007168 <__sread>:
 8007168:	b510      	push	{r4, lr}
 800716a:	460c      	mov	r4, r1
 800716c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007170:	f000 f900 	bl	8007374 <_read_r>
 8007174:	2800      	cmp	r0, #0
 8007176:	bfab      	itete	ge
 8007178:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800717a:	89a3      	ldrhlt	r3, [r4, #12]
 800717c:	181b      	addge	r3, r3, r0
 800717e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007182:	bfac      	ite	ge
 8007184:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007186:	81a3      	strhlt	r3, [r4, #12]
 8007188:	bd10      	pop	{r4, pc}

0800718a <__swrite>:
 800718a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800718e:	461f      	mov	r7, r3
 8007190:	898b      	ldrh	r3, [r1, #12]
 8007192:	05db      	lsls	r3, r3, #23
 8007194:	4605      	mov	r5, r0
 8007196:	460c      	mov	r4, r1
 8007198:	4616      	mov	r6, r2
 800719a:	d505      	bpl.n	80071a8 <__swrite+0x1e>
 800719c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071a0:	2302      	movs	r3, #2
 80071a2:	2200      	movs	r2, #0
 80071a4:	f000 f8d4 	bl	8007350 <_lseek_r>
 80071a8:	89a3      	ldrh	r3, [r4, #12]
 80071aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071b2:	81a3      	strh	r3, [r4, #12]
 80071b4:	4632      	mov	r2, r6
 80071b6:	463b      	mov	r3, r7
 80071b8:	4628      	mov	r0, r5
 80071ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071be:	f000 b8eb 	b.w	8007398 <_write_r>

080071c2 <__sseek>:
 80071c2:	b510      	push	{r4, lr}
 80071c4:	460c      	mov	r4, r1
 80071c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ca:	f000 f8c1 	bl	8007350 <_lseek_r>
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	89a3      	ldrh	r3, [r4, #12]
 80071d2:	bf15      	itete	ne
 80071d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80071d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80071da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80071de:	81a3      	strheq	r3, [r4, #12]
 80071e0:	bf18      	it	ne
 80071e2:	81a3      	strhne	r3, [r4, #12]
 80071e4:	bd10      	pop	{r4, pc}

080071e6 <__sclose>:
 80071e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ea:	f000 b8a1 	b.w	8007330 <_close_r>

080071ee <__swbuf_r>:
 80071ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f0:	460e      	mov	r6, r1
 80071f2:	4614      	mov	r4, r2
 80071f4:	4605      	mov	r5, r0
 80071f6:	b118      	cbz	r0, 8007200 <__swbuf_r+0x12>
 80071f8:	6a03      	ldr	r3, [r0, #32]
 80071fa:	b90b      	cbnz	r3, 8007200 <__swbuf_r+0x12>
 80071fc:	f7ff ff0e 	bl	800701c <__sinit>
 8007200:	69a3      	ldr	r3, [r4, #24]
 8007202:	60a3      	str	r3, [r4, #8]
 8007204:	89a3      	ldrh	r3, [r4, #12]
 8007206:	071a      	lsls	r2, r3, #28
 8007208:	d501      	bpl.n	800720e <__swbuf_r+0x20>
 800720a:	6923      	ldr	r3, [r4, #16]
 800720c:	b943      	cbnz	r3, 8007220 <__swbuf_r+0x32>
 800720e:	4621      	mov	r1, r4
 8007210:	4628      	mov	r0, r5
 8007212:	f000 f82b 	bl	800726c <__swsetup_r>
 8007216:	b118      	cbz	r0, 8007220 <__swbuf_r+0x32>
 8007218:	f04f 37ff 	mov.w	r7, #4294967295
 800721c:	4638      	mov	r0, r7
 800721e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	6922      	ldr	r2, [r4, #16]
 8007224:	1a98      	subs	r0, r3, r2
 8007226:	6963      	ldr	r3, [r4, #20]
 8007228:	b2f6      	uxtb	r6, r6
 800722a:	4283      	cmp	r3, r0
 800722c:	4637      	mov	r7, r6
 800722e:	dc05      	bgt.n	800723c <__swbuf_r+0x4e>
 8007230:	4621      	mov	r1, r4
 8007232:	4628      	mov	r0, r5
 8007234:	f7ff fe2a 	bl	8006e8c <_fflush_r>
 8007238:	2800      	cmp	r0, #0
 800723a:	d1ed      	bne.n	8007218 <__swbuf_r+0x2a>
 800723c:	68a3      	ldr	r3, [r4, #8]
 800723e:	3b01      	subs	r3, #1
 8007240:	60a3      	str	r3, [r4, #8]
 8007242:	6823      	ldr	r3, [r4, #0]
 8007244:	1c5a      	adds	r2, r3, #1
 8007246:	6022      	str	r2, [r4, #0]
 8007248:	701e      	strb	r6, [r3, #0]
 800724a:	6962      	ldr	r2, [r4, #20]
 800724c:	1c43      	adds	r3, r0, #1
 800724e:	429a      	cmp	r2, r3
 8007250:	d004      	beq.n	800725c <__swbuf_r+0x6e>
 8007252:	89a3      	ldrh	r3, [r4, #12]
 8007254:	07db      	lsls	r3, r3, #31
 8007256:	d5e1      	bpl.n	800721c <__swbuf_r+0x2e>
 8007258:	2e0a      	cmp	r6, #10
 800725a:	d1df      	bne.n	800721c <__swbuf_r+0x2e>
 800725c:	4621      	mov	r1, r4
 800725e:	4628      	mov	r0, r5
 8007260:	f7ff fe14 	bl	8006e8c <_fflush_r>
 8007264:	2800      	cmp	r0, #0
 8007266:	d0d9      	beq.n	800721c <__swbuf_r+0x2e>
 8007268:	e7d6      	b.n	8007218 <__swbuf_r+0x2a>
	...

0800726c <__swsetup_r>:
 800726c:	b538      	push	{r3, r4, r5, lr}
 800726e:	4b29      	ldr	r3, [pc, #164]	@ (8007314 <__swsetup_r+0xa8>)
 8007270:	4605      	mov	r5, r0
 8007272:	6818      	ldr	r0, [r3, #0]
 8007274:	460c      	mov	r4, r1
 8007276:	b118      	cbz	r0, 8007280 <__swsetup_r+0x14>
 8007278:	6a03      	ldr	r3, [r0, #32]
 800727a:	b90b      	cbnz	r3, 8007280 <__swsetup_r+0x14>
 800727c:	f7ff fece 	bl	800701c <__sinit>
 8007280:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007284:	0719      	lsls	r1, r3, #28
 8007286:	d422      	bmi.n	80072ce <__swsetup_r+0x62>
 8007288:	06da      	lsls	r2, r3, #27
 800728a:	d407      	bmi.n	800729c <__swsetup_r+0x30>
 800728c:	2209      	movs	r2, #9
 800728e:	602a      	str	r2, [r5, #0]
 8007290:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007294:	81a3      	strh	r3, [r4, #12]
 8007296:	f04f 30ff 	mov.w	r0, #4294967295
 800729a:	e033      	b.n	8007304 <__swsetup_r+0x98>
 800729c:	0758      	lsls	r0, r3, #29
 800729e:	d512      	bpl.n	80072c6 <__swsetup_r+0x5a>
 80072a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072a2:	b141      	cbz	r1, 80072b6 <__swsetup_r+0x4a>
 80072a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80072a8:	4299      	cmp	r1, r3
 80072aa:	d002      	beq.n	80072b2 <__swsetup_r+0x46>
 80072ac:	4628      	mov	r0, r5
 80072ae:	f000 ff0f 	bl	80080d0 <_free_r>
 80072b2:	2300      	movs	r3, #0
 80072b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80072b6:	89a3      	ldrh	r3, [r4, #12]
 80072b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80072bc:	81a3      	strh	r3, [r4, #12]
 80072be:	2300      	movs	r3, #0
 80072c0:	6063      	str	r3, [r4, #4]
 80072c2:	6923      	ldr	r3, [r4, #16]
 80072c4:	6023      	str	r3, [r4, #0]
 80072c6:	89a3      	ldrh	r3, [r4, #12]
 80072c8:	f043 0308 	orr.w	r3, r3, #8
 80072cc:	81a3      	strh	r3, [r4, #12]
 80072ce:	6923      	ldr	r3, [r4, #16]
 80072d0:	b94b      	cbnz	r3, 80072e6 <__swsetup_r+0x7a>
 80072d2:	89a3      	ldrh	r3, [r4, #12]
 80072d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80072d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072dc:	d003      	beq.n	80072e6 <__swsetup_r+0x7a>
 80072de:	4621      	mov	r1, r4
 80072e0:	4628      	mov	r0, r5
 80072e2:	f001 fcdf 	bl	8008ca4 <__smakebuf_r>
 80072e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072ea:	f013 0201 	ands.w	r2, r3, #1
 80072ee:	d00a      	beq.n	8007306 <__swsetup_r+0x9a>
 80072f0:	2200      	movs	r2, #0
 80072f2:	60a2      	str	r2, [r4, #8]
 80072f4:	6962      	ldr	r2, [r4, #20]
 80072f6:	4252      	negs	r2, r2
 80072f8:	61a2      	str	r2, [r4, #24]
 80072fa:	6922      	ldr	r2, [r4, #16]
 80072fc:	b942      	cbnz	r2, 8007310 <__swsetup_r+0xa4>
 80072fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007302:	d1c5      	bne.n	8007290 <__swsetup_r+0x24>
 8007304:	bd38      	pop	{r3, r4, r5, pc}
 8007306:	0799      	lsls	r1, r3, #30
 8007308:	bf58      	it	pl
 800730a:	6962      	ldrpl	r2, [r4, #20]
 800730c:	60a2      	str	r2, [r4, #8]
 800730e:	e7f4      	b.n	80072fa <__swsetup_r+0x8e>
 8007310:	2000      	movs	r0, #0
 8007312:	e7f7      	b.n	8007304 <__swsetup_r+0x98>
 8007314:	20000020 	.word	0x20000020

08007318 <memset>:
 8007318:	4402      	add	r2, r0
 800731a:	4603      	mov	r3, r0
 800731c:	4293      	cmp	r3, r2
 800731e:	d100      	bne.n	8007322 <memset+0xa>
 8007320:	4770      	bx	lr
 8007322:	f803 1b01 	strb.w	r1, [r3], #1
 8007326:	e7f9      	b.n	800731c <memset+0x4>

08007328 <_localeconv_r>:
 8007328:	4800      	ldr	r0, [pc, #0]	@ (800732c <_localeconv_r+0x4>)
 800732a:	4770      	bx	lr
 800732c:	20000160 	.word	0x20000160

08007330 <_close_r>:
 8007330:	b538      	push	{r3, r4, r5, lr}
 8007332:	4d06      	ldr	r5, [pc, #24]	@ (800734c <_close_r+0x1c>)
 8007334:	2300      	movs	r3, #0
 8007336:	4604      	mov	r4, r0
 8007338:	4608      	mov	r0, r1
 800733a:	602b      	str	r3, [r5, #0]
 800733c:	f7fc f831 	bl	80033a2 <_close>
 8007340:	1c43      	adds	r3, r0, #1
 8007342:	d102      	bne.n	800734a <_close_r+0x1a>
 8007344:	682b      	ldr	r3, [r5, #0]
 8007346:	b103      	cbz	r3, 800734a <_close_r+0x1a>
 8007348:	6023      	str	r3, [r4, #0]
 800734a:	bd38      	pop	{r3, r4, r5, pc}
 800734c:	2000050c 	.word	0x2000050c

08007350 <_lseek_r>:
 8007350:	b538      	push	{r3, r4, r5, lr}
 8007352:	4d07      	ldr	r5, [pc, #28]	@ (8007370 <_lseek_r+0x20>)
 8007354:	4604      	mov	r4, r0
 8007356:	4608      	mov	r0, r1
 8007358:	4611      	mov	r1, r2
 800735a:	2200      	movs	r2, #0
 800735c:	602a      	str	r2, [r5, #0]
 800735e:	461a      	mov	r2, r3
 8007360:	f7fc f846 	bl	80033f0 <_lseek>
 8007364:	1c43      	adds	r3, r0, #1
 8007366:	d102      	bne.n	800736e <_lseek_r+0x1e>
 8007368:	682b      	ldr	r3, [r5, #0]
 800736a:	b103      	cbz	r3, 800736e <_lseek_r+0x1e>
 800736c:	6023      	str	r3, [r4, #0]
 800736e:	bd38      	pop	{r3, r4, r5, pc}
 8007370:	2000050c 	.word	0x2000050c

08007374 <_read_r>:
 8007374:	b538      	push	{r3, r4, r5, lr}
 8007376:	4d07      	ldr	r5, [pc, #28]	@ (8007394 <_read_r+0x20>)
 8007378:	4604      	mov	r4, r0
 800737a:	4608      	mov	r0, r1
 800737c:	4611      	mov	r1, r2
 800737e:	2200      	movs	r2, #0
 8007380:	602a      	str	r2, [r5, #0]
 8007382:	461a      	mov	r2, r3
 8007384:	f7fb fff0 	bl	8003368 <_read>
 8007388:	1c43      	adds	r3, r0, #1
 800738a:	d102      	bne.n	8007392 <_read_r+0x1e>
 800738c:	682b      	ldr	r3, [r5, #0]
 800738e:	b103      	cbz	r3, 8007392 <_read_r+0x1e>
 8007390:	6023      	str	r3, [r4, #0]
 8007392:	bd38      	pop	{r3, r4, r5, pc}
 8007394:	2000050c 	.word	0x2000050c

08007398 <_write_r>:
 8007398:	b538      	push	{r3, r4, r5, lr}
 800739a:	4d07      	ldr	r5, [pc, #28]	@ (80073b8 <_write_r+0x20>)
 800739c:	4604      	mov	r4, r0
 800739e:	4608      	mov	r0, r1
 80073a0:	4611      	mov	r1, r2
 80073a2:	2200      	movs	r2, #0
 80073a4:	602a      	str	r2, [r5, #0]
 80073a6:	461a      	mov	r2, r3
 80073a8:	f7fb fe6e 	bl	8003088 <_write>
 80073ac:	1c43      	adds	r3, r0, #1
 80073ae:	d102      	bne.n	80073b6 <_write_r+0x1e>
 80073b0:	682b      	ldr	r3, [r5, #0]
 80073b2:	b103      	cbz	r3, 80073b6 <_write_r+0x1e>
 80073b4:	6023      	str	r3, [r4, #0]
 80073b6:	bd38      	pop	{r3, r4, r5, pc}
 80073b8:	2000050c 	.word	0x2000050c

080073bc <__errno>:
 80073bc:	4b01      	ldr	r3, [pc, #4]	@ (80073c4 <__errno+0x8>)
 80073be:	6818      	ldr	r0, [r3, #0]
 80073c0:	4770      	bx	lr
 80073c2:	bf00      	nop
 80073c4:	20000020 	.word	0x20000020

080073c8 <__libc_init_array>:
 80073c8:	b570      	push	{r4, r5, r6, lr}
 80073ca:	4d0d      	ldr	r5, [pc, #52]	@ (8007400 <__libc_init_array+0x38>)
 80073cc:	4c0d      	ldr	r4, [pc, #52]	@ (8007404 <__libc_init_array+0x3c>)
 80073ce:	1b64      	subs	r4, r4, r5
 80073d0:	10a4      	asrs	r4, r4, #2
 80073d2:	2600      	movs	r6, #0
 80073d4:	42a6      	cmp	r6, r4
 80073d6:	d109      	bne.n	80073ec <__libc_init_array+0x24>
 80073d8:	4d0b      	ldr	r5, [pc, #44]	@ (8007408 <__libc_init_array+0x40>)
 80073da:	4c0c      	ldr	r4, [pc, #48]	@ (800740c <__libc_init_array+0x44>)
 80073dc:	f001 fd80 	bl	8008ee0 <_init>
 80073e0:	1b64      	subs	r4, r4, r5
 80073e2:	10a4      	asrs	r4, r4, #2
 80073e4:	2600      	movs	r6, #0
 80073e6:	42a6      	cmp	r6, r4
 80073e8:	d105      	bne.n	80073f6 <__libc_init_array+0x2e>
 80073ea:	bd70      	pop	{r4, r5, r6, pc}
 80073ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80073f0:	4798      	blx	r3
 80073f2:	3601      	adds	r6, #1
 80073f4:	e7ee      	b.n	80073d4 <__libc_init_array+0xc>
 80073f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80073fa:	4798      	blx	r3
 80073fc:	3601      	adds	r6, #1
 80073fe:	e7f2      	b.n	80073e6 <__libc_init_array+0x1e>
 8007400:	080093e0 	.word	0x080093e0
 8007404:	080093e0 	.word	0x080093e0
 8007408:	080093e0 	.word	0x080093e0
 800740c:	080093e4 	.word	0x080093e4

08007410 <__retarget_lock_init_recursive>:
 8007410:	4770      	bx	lr

08007412 <__retarget_lock_acquire_recursive>:
 8007412:	4770      	bx	lr

08007414 <__retarget_lock_release_recursive>:
 8007414:	4770      	bx	lr

08007416 <memcpy>:
 8007416:	440a      	add	r2, r1
 8007418:	4291      	cmp	r1, r2
 800741a:	f100 33ff 	add.w	r3, r0, #4294967295
 800741e:	d100      	bne.n	8007422 <memcpy+0xc>
 8007420:	4770      	bx	lr
 8007422:	b510      	push	{r4, lr}
 8007424:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007428:	f803 4f01 	strb.w	r4, [r3, #1]!
 800742c:	4291      	cmp	r1, r2
 800742e:	d1f9      	bne.n	8007424 <memcpy+0xe>
 8007430:	bd10      	pop	{r4, pc}

08007432 <quorem>:
 8007432:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007436:	6903      	ldr	r3, [r0, #16]
 8007438:	690c      	ldr	r4, [r1, #16]
 800743a:	42a3      	cmp	r3, r4
 800743c:	4607      	mov	r7, r0
 800743e:	db7e      	blt.n	800753e <quorem+0x10c>
 8007440:	3c01      	subs	r4, #1
 8007442:	f101 0814 	add.w	r8, r1, #20
 8007446:	00a3      	lsls	r3, r4, #2
 8007448:	f100 0514 	add.w	r5, r0, #20
 800744c:	9300      	str	r3, [sp, #0]
 800744e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007452:	9301      	str	r3, [sp, #4]
 8007454:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007458:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800745c:	3301      	adds	r3, #1
 800745e:	429a      	cmp	r2, r3
 8007460:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007464:	fbb2 f6f3 	udiv	r6, r2, r3
 8007468:	d32e      	bcc.n	80074c8 <quorem+0x96>
 800746a:	f04f 0a00 	mov.w	sl, #0
 800746e:	46c4      	mov	ip, r8
 8007470:	46ae      	mov	lr, r5
 8007472:	46d3      	mov	fp, sl
 8007474:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007478:	b298      	uxth	r0, r3
 800747a:	fb06 a000 	mla	r0, r6, r0, sl
 800747e:	0c02      	lsrs	r2, r0, #16
 8007480:	0c1b      	lsrs	r3, r3, #16
 8007482:	fb06 2303 	mla	r3, r6, r3, r2
 8007486:	f8de 2000 	ldr.w	r2, [lr]
 800748a:	b280      	uxth	r0, r0
 800748c:	b292      	uxth	r2, r2
 800748e:	1a12      	subs	r2, r2, r0
 8007490:	445a      	add	r2, fp
 8007492:	f8de 0000 	ldr.w	r0, [lr]
 8007496:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800749a:	b29b      	uxth	r3, r3
 800749c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80074a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80074a4:	b292      	uxth	r2, r2
 80074a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80074aa:	45e1      	cmp	r9, ip
 80074ac:	f84e 2b04 	str.w	r2, [lr], #4
 80074b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80074b4:	d2de      	bcs.n	8007474 <quorem+0x42>
 80074b6:	9b00      	ldr	r3, [sp, #0]
 80074b8:	58eb      	ldr	r3, [r5, r3]
 80074ba:	b92b      	cbnz	r3, 80074c8 <quorem+0x96>
 80074bc:	9b01      	ldr	r3, [sp, #4]
 80074be:	3b04      	subs	r3, #4
 80074c0:	429d      	cmp	r5, r3
 80074c2:	461a      	mov	r2, r3
 80074c4:	d32f      	bcc.n	8007526 <quorem+0xf4>
 80074c6:	613c      	str	r4, [r7, #16]
 80074c8:	4638      	mov	r0, r7
 80074ca:	f001 f97b 	bl	80087c4 <__mcmp>
 80074ce:	2800      	cmp	r0, #0
 80074d0:	db25      	blt.n	800751e <quorem+0xec>
 80074d2:	4629      	mov	r1, r5
 80074d4:	2000      	movs	r0, #0
 80074d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80074da:	f8d1 c000 	ldr.w	ip, [r1]
 80074de:	fa1f fe82 	uxth.w	lr, r2
 80074e2:	fa1f f38c 	uxth.w	r3, ip
 80074e6:	eba3 030e 	sub.w	r3, r3, lr
 80074ea:	4403      	add	r3, r0
 80074ec:	0c12      	lsrs	r2, r2, #16
 80074ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80074f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074fc:	45c1      	cmp	r9, r8
 80074fe:	f841 3b04 	str.w	r3, [r1], #4
 8007502:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007506:	d2e6      	bcs.n	80074d6 <quorem+0xa4>
 8007508:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800750c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007510:	b922      	cbnz	r2, 800751c <quorem+0xea>
 8007512:	3b04      	subs	r3, #4
 8007514:	429d      	cmp	r5, r3
 8007516:	461a      	mov	r2, r3
 8007518:	d30b      	bcc.n	8007532 <quorem+0x100>
 800751a:	613c      	str	r4, [r7, #16]
 800751c:	3601      	adds	r6, #1
 800751e:	4630      	mov	r0, r6
 8007520:	b003      	add	sp, #12
 8007522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007526:	6812      	ldr	r2, [r2, #0]
 8007528:	3b04      	subs	r3, #4
 800752a:	2a00      	cmp	r2, #0
 800752c:	d1cb      	bne.n	80074c6 <quorem+0x94>
 800752e:	3c01      	subs	r4, #1
 8007530:	e7c6      	b.n	80074c0 <quorem+0x8e>
 8007532:	6812      	ldr	r2, [r2, #0]
 8007534:	3b04      	subs	r3, #4
 8007536:	2a00      	cmp	r2, #0
 8007538:	d1ef      	bne.n	800751a <quorem+0xe8>
 800753a:	3c01      	subs	r4, #1
 800753c:	e7ea      	b.n	8007514 <quorem+0xe2>
 800753e:	2000      	movs	r0, #0
 8007540:	e7ee      	b.n	8007520 <quorem+0xee>
 8007542:	0000      	movs	r0, r0
 8007544:	0000      	movs	r0, r0
	...

08007548 <_dtoa_r>:
 8007548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800754c:	69c7      	ldr	r7, [r0, #28]
 800754e:	b099      	sub	sp, #100	@ 0x64
 8007550:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007554:	ec55 4b10 	vmov	r4, r5, d0
 8007558:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800755a:	9109      	str	r1, [sp, #36]	@ 0x24
 800755c:	4683      	mov	fp, r0
 800755e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007560:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007562:	b97f      	cbnz	r7, 8007584 <_dtoa_r+0x3c>
 8007564:	2010      	movs	r0, #16
 8007566:	f000 fdfd 	bl	8008164 <malloc>
 800756a:	4602      	mov	r2, r0
 800756c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007570:	b920      	cbnz	r0, 800757c <_dtoa_r+0x34>
 8007572:	4ba7      	ldr	r3, [pc, #668]	@ (8007810 <_dtoa_r+0x2c8>)
 8007574:	21ef      	movs	r1, #239	@ 0xef
 8007576:	48a7      	ldr	r0, [pc, #668]	@ (8007814 <_dtoa_r+0x2cc>)
 8007578:	f001 fc02 	bl	8008d80 <__assert_func>
 800757c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007580:	6007      	str	r7, [r0, #0]
 8007582:	60c7      	str	r7, [r0, #12]
 8007584:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007588:	6819      	ldr	r1, [r3, #0]
 800758a:	b159      	cbz	r1, 80075a4 <_dtoa_r+0x5c>
 800758c:	685a      	ldr	r2, [r3, #4]
 800758e:	604a      	str	r2, [r1, #4]
 8007590:	2301      	movs	r3, #1
 8007592:	4093      	lsls	r3, r2
 8007594:	608b      	str	r3, [r1, #8]
 8007596:	4658      	mov	r0, fp
 8007598:	f000 feda 	bl	8008350 <_Bfree>
 800759c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80075a0:	2200      	movs	r2, #0
 80075a2:	601a      	str	r2, [r3, #0]
 80075a4:	1e2b      	subs	r3, r5, #0
 80075a6:	bfb9      	ittee	lt
 80075a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80075ac:	9303      	strlt	r3, [sp, #12]
 80075ae:	2300      	movge	r3, #0
 80075b0:	6033      	strge	r3, [r6, #0]
 80075b2:	9f03      	ldr	r7, [sp, #12]
 80075b4:	4b98      	ldr	r3, [pc, #608]	@ (8007818 <_dtoa_r+0x2d0>)
 80075b6:	bfbc      	itt	lt
 80075b8:	2201      	movlt	r2, #1
 80075ba:	6032      	strlt	r2, [r6, #0]
 80075bc:	43bb      	bics	r3, r7
 80075be:	d112      	bne.n	80075e6 <_dtoa_r+0x9e>
 80075c0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80075c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80075c6:	6013      	str	r3, [r2, #0]
 80075c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80075cc:	4323      	orrs	r3, r4
 80075ce:	f000 854d 	beq.w	800806c <_dtoa_r+0xb24>
 80075d2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80075d4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800782c <_dtoa_r+0x2e4>
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 854f 	beq.w	800807c <_dtoa_r+0xb34>
 80075de:	f10a 0303 	add.w	r3, sl, #3
 80075e2:	f000 bd49 	b.w	8008078 <_dtoa_r+0xb30>
 80075e6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075ea:	2200      	movs	r2, #0
 80075ec:	ec51 0b17 	vmov	r0, r1, d7
 80075f0:	2300      	movs	r3, #0
 80075f2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80075f6:	f7f9 fa6f 	bl	8000ad8 <__aeabi_dcmpeq>
 80075fa:	4680      	mov	r8, r0
 80075fc:	b158      	cbz	r0, 8007616 <_dtoa_r+0xce>
 80075fe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007600:	2301      	movs	r3, #1
 8007602:	6013      	str	r3, [r2, #0]
 8007604:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007606:	b113      	cbz	r3, 800760e <_dtoa_r+0xc6>
 8007608:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800760a:	4b84      	ldr	r3, [pc, #528]	@ (800781c <_dtoa_r+0x2d4>)
 800760c:	6013      	str	r3, [r2, #0]
 800760e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007830 <_dtoa_r+0x2e8>
 8007612:	f000 bd33 	b.w	800807c <_dtoa_r+0xb34>
 8007616:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800761a:	aa16      	add	r2, sp, #88	@ 0x58
 800761c:	a917      	add	r1, sp, #92	@ 0x5c
 800761e:	4658      	mov	r0, fp
 8007620:	f001 f980 	bl	8008924 <__d2b>
 8007624:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007628:	4681      	mov	r9, r0
 800762a:	2e00      	cmp	r6, #0
 800762c:	d077      	beq.n	800771e <_dtoa_r+0x1d6>
 800762e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007630:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007634:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007638:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800763c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007640:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007644:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007648:	4619      	mov	r1, r3
 800764a:	2200      	movs	r2, #0
 800764c:	4b74      	ldr	r3, [pc, #464]	@ (8007820 <_dtoa_r+0x2d8>)
 800764e:	f7f8 fe23 	bl	8000298 <__aeabi_dsub>
 8007652:	a369      	add	r3, pc, #420	@ (adr r3, 80077f8 <_dtoa_r+0x2b0>)
 8007654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007658:	f7f8 ffd6 	bl	8000608 <__aeabi_dmul>
 800765c:	a368      	add	r3, pc, #416	@ (adr r3, 8007800 <_dtoa_r+0x2b8>)
 800765e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007662:	f7f8 fe1b 	bl	800029c <__adddf3>
 8007666:	4604      	mov	r4, r0
 8007668:	4630      	mov	r0, r6
 800766a:	460d      	mov	r5, r1
 800766c:	f7f8 ff62 	bl	8000534 <__aeabi_i2d>
 8007670:	a365      	add	r3, pc, #404	@ (adr r3, 8007808 <_dtoa_r+0x2c0>)
 8007672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007676:	f7f8 ffc7 	bl	8000608 <__aeabi_dmul>
 800767a:	4602      	mov	r2, r0
 800767c:	460b      	mov	r3, r1
 800767e:	4620      	mov	r0, r4
 8007680:	4629      	mov	r1, r5
 8007682:	f7f8 fe0b 	bl	800029c <__adddf3>
 8007686:	4604      	mov	r4, r0
 8007688:	460d      	mov	r5, r1
 800768a:	f7f9 fa6d 	bl	8000b68 <__aeabi_d2iz>
 800768e:	2200      	movs	r2, #0
 8007690:	4607      	mov	r7, r0
 8007692:	2300      	movs	r3, #0
 8007694:	4620      	mov	r0, r4
 8007696:	4629      	mov	r1, r5
 8007698:	f7f9 fa28 	bl	8000aec <__aeabi_dcmplt>
 800769c:	b140      	cbz	r0, 80076b0 <_dtoa_r+0x168>
 800769e:	4638      	mov	r0, r7
 80076a0:	f7f8 ff48 	bl	8000534 <__aeabi_i2d>
 80076a4:	4622      	mov	r2, r4
 80076a6:	462b      	mov	r3, r5
 80076a8:	f7f9 fa16 	bl	8000ad8 <__aeabi_dcmpeq>
 80076ac:	b900      	cbnz	r0, 80076b0 <_dtoa_r+0x168>
 80076ae:	3f01      	subs	r7, #1
 80076b0:	2f16      	cmp	r7, #22
 80076b2:	d851      	bhi.n	8007758 <_dtoa_r+0x210>
 80076b4:	4b5b      	ldr	r3, [pc, #364]	@ (8007824 <_dtoa_r+0x2dc>)
 80076b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80076ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076c2:	f7f9 fa13 	bl	8000aec <__aeabi_dcmplt>
 80076c6:	2800      	cmp	r0, #0
 80076c8:	d048      	beq.n	800775c <_dtoa_r+0x214>
 80076ca:	3f01      	subs	r7, #1
 80076cc:	2300      	movs	r3, #0
 80076ce:	9312      	str	r3, [sp, #72]	@ 0x48
 80076d0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80076d2:	1b9b      	subs	r3, r3, r6
 80076d4:	1e5a      	subs	r2, r3, #1
 80076d6:	bf44      	itt	mi
 80076d8:	f1c3 0801 	rsbmi	r8, r3, #1
 80076dc:	2300      	movmi	r3, #0
 80076de:	9208      	str	r2, [sp, #32]
 80076e0:	bf54      	ite	pl
 80076e2:	f04f 0800 	movpl.w	r8, #0
 80076e6:	9308      	strmi	r3, [sp, #32]
 80076e8:	2f00      	cmp	r7, #0
 80076ea:	db39      	blt.n	8007760 <_dtoa_r+0x218>
 80076ec:	9b08      	ldr	r3, [sp, #32]
 80076ee:	970f      	str	r7, [sp, #60]	@ 0x3c
 80076f0:	443b      	add	r3, r7
 80076f2:	9308      	str	r3, [sp, #32]
 80076f4:	2300      	movs	r3, #0
 80076f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80076f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076fa:	2b09      	cmp	r3, #9
 80076fc:	d864      	bhi.n	80077c8 <_dtoa_r+0x280>
 80076fe:	2b05      	cmp	r3, #5
 8007700:	bfc4      	itt	gt
 8007702:	3b04      	subgt	r3, #4
 8007704:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007708:	f1a3 0302 	sub.w	r3, r3, #2
 800770c:	bfcc      	ite	gt
 800770e:	2400      	movgt	r4, #0
 8007710:	2401      	movle	r4, #1
 8007712:	2b03      	cmp	r3, #3
 8007714:	d863      	bhi.n	80077de <_dtoa_r+0x296>
 8007716:	e8df f003 	tbb	[pc, r3]
 800771a:	372a      	.short	0x372a
 800771c:	5535      	.short	0x5535
 800771e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007722:	441e      	add	r6, r3
 8007724:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007728:	2b20      	cmp	r3, #32
 800772a:	bfc1      	itttt	gt
 800772c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007730:	409f      	lslgt	r7, r3
 8007732:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007736:	fa24 f303 	lsrgt.w	r3, r4, r3
 800773a:	bfd6      	itet	le
 800773c:	f1c3 0320 	rsble	r3, r3, #32
 8007740:	ea47 0003 	orrgt.w	r0, r7, r3
 8007744:	fa04 f003 	lslle.w	r0, r4, r3
 8007748:	f7f8 fee4 	bl	8000514 <__aeabi_ui2d>
 800774c:	2201      	movs	r2, #1
 800774e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007752:	3e01      	subs	r6, #1
 8007754:	9214      	str	r2, [sp, #80]	@ 0x50
 8007756:	e777      	b.n	8007648 <_dtoa_r+0x100>
 8007758:	2301      	movs	r3, #1
 800775a:	e7b8      	b.n	80076ce <_dtoa_r+0x186>
 800775c:	9012      	str	r0, [sp, #72]	@ 0x48
 800775e:	e7b7      	b.n	80076d0 <_dtoa_r+0x188>
 8007760:	427b      	negs	r3, r7
 8007762:	930a      	str	r3, [sp, #40]	@ 0x28
 8007764:	2300      	movs	r3, #0
 8007766:	eba8 0807 	sub.w	r8, r8, r7
 800776a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800776c:	e7c4      	b.n	80076f8 <_dtoa_r+0x1b0>
 800776e:	2300      	movs	r3, #0
 8007770:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007772:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007774:	2b00      	cmp	r3, #0
 8007776:	dc35      	bgt.n	80077e4 <_dtoa_r+0x29c>
 8007778:	2301      	movs	r3, #1
 800777a:	9300      	str	r3, [sp, #0]
 800777c:	9307      	str	r3, [sp, #28]
 800777e:	461a      	mov	r2, r3
 8007780:	920e      	str	r2, [sp, #56]	@ 0x38
 8007782:	e00b      	b.n	800779c <_dtoa_r+0x254>
 8007784:	2301      	movs	r3, #1
 8007786:	e7f3      	b.n	8007770 <_dtoa_r+0x228>
 8007788:	2300      	movs	r3, #0
 800778a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800778c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800778e:	18fb      	adds	r3, r7, r3
 8007790:	9300      	str	r3, [sp, #0]
 8007792:	3301      	adds	r3, #1
 8007794:	2b01      	cmp	r3, #1
 8007796:	9307      	str	r3, [sp, #28]
 8007798:	bfb8      	it	lt
 800779a:	2301      	movlt	r3, #1
 800779c:	f8db 001c 	ldr.w	r0, [fp, #28]
 80077a0:	2100      	movs	r1, #0
 80077a2:	2204      	movs	r2, #4
 80077a4:	f102 0514 	add.w	r5, r2, #20
 80077a8:	429d      	cmp	r5, r3
 80077aa:	d91f      	bls.n	80077ec <_dtoa_r+0x2a4>
 80077ac:	6041      	str	r1, [r0, #4]
 80077ae:	4658      	mov	r0, fp
 80077b0:	f000 fd8e 	bl	80082d0 <_Balloc>
 80077b4:	4682      	mov	sl, r0
 80077b6:	2800      	cmp	r0, #0
 80077b8:	d13c      	bne.n	8007834 <_dtoa_r+0x2ec>
 80077ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007828 <_dtoa_r+0x2e0>)
 80077bc:	4602      	mov	r2, r0
 80077be:	f240 11af 	movw	r1, #431	@ 0x1af
 80077c2:	e6d8      	b.n	8007576 <_dtoa_r+0x2e>
 80077c4:	2301      	movs	r3, #1
 80077c6:	e7e0      	b.n	800778a <_dtoa_r+0x242>
 80077c8:	2401      	movs	r4, #1
 80077ca:	2300      	movs	r3, #0
 80077cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80077ce:	940b      	str	r4, [sp, #44]	@ 0x2c
 80077d0:	f04f 33ff 	mov.w	r3, #4294967295
 80077d4:	9300      	str	r3, [sp, #0]
 80077d6:	9307      	str	r3, [sp, #28]
 80077d8:	2200      	movs	r2, #0
 80077da:	2312      	movs	r3, #18
 80077dc:	e7d0      	b.n	8007780 <_dtoa_r+0x238>
 80077de:	2301      	movs	r3, #1
 80077e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077e2:	e7f5      	b.n	80077d0 <_dtoa_r+0x288>
 80077e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077e6:	9300      	str	r3, [sp, #0]
 80077e8:	9307      	str	r3, [sp, #28]
 80077ea:	e7d7      	b.n	800779c <_dtoa_r+0x254>
 80077ec:	3101      	adds	r1, #1
 80077ee:	0052      	lsls	r2, r2, #1
 80077f0:	e7d8      	b.n	80077a4 <_dtoa_r+0x25c>
 80077f2:	bf00      	nop
 80077f4:	f3af 8000 	nop.w
 80077f8:	636f4361 	.word	0x636f4361
 80077fc:	3fd287a7 	.word	0x3fd287a7
 8007800:	8b60c8b3 	.word	0x8b60c8b3
 8007804:	3fc68a28 	.word	0x3fc68a28
 8007808:	509f79fb 	.word	0x509f79fb
 800780c:	3fd34413 	.word	0x3fd34413
 8007810:	080090a9 	.word	0x080090a9
 8007814:	080090c0 	.word	0x080090c0
 8007818:	7ff00000 	.word	0x7ff00000
 800781c:	08009079 	.word	0x08009079
 8007820:	3ff80000 	.word	0x3ff80000
 8007824:	080091b8 	.word	0x080091b8
 8007828:	08009118 	.word	0x08009118
 800782c:	080090a5 	.word	0x080090a5
 8007830:	08009078 	.word	0x08009078
 8007834:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007838:	6018      	str	r0, [r3, #0]
 800783a:	9b07      	ldr	r3, [sp, #28]
 800783c:	2b0e      	cmp	r3, #14
 800783e:	f200 80a4 	bhi.w	800798a <_dtoa_r+0x442>
 8007842:	2c00      	cmp	r4, #0
 8007844:	f000 80a1 	beq.w	800798a <_dtoa_r+0x442>
 8007848:	2f00      	cmp	r7, #0
 800784a:	dd33      	ble.n	80078b4 <_dtoa_r+0x36c>
 800784c:	4bad      	ldr	r3, [pc, #692]	@ (8007b04 <_dtoa_r+0x5bc>)
 800784e:	f007 020f 	and.w	r2, r7, #15
 8007852:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007856:	ed93 7b00 	vldr	d7, [r3]
 800785a:	05f8      	lsls	r0, r7, #23
 800785c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007860:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007864:	d516      	bpl.n	8007894 <_dtoa_r+0x34c>
 8007866:	4ba8      	ldr	r3, [pc, #672]	@ (8007b08 <_dtoa_r+0x5c0>)
 8007868:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800786c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007870:	f7f8 fff4 	bl	800085c <__aeabi_ddiv>
 8007874:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007878:	f004 040f 	and.w	r4, r4, #15
 800787c:	2603      	movs	r6, #3
 800787e:	4da2      	ldr	r5, [pc, #648]	@ (8007b08 <_dtoa_r+0x5c0>)
 8007880:	b954      	cbnz	r4, 8007898 <_dtoa_r+0x350>
 8007882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800788a:	f7f8 ffe7 	bl	800085c <__aeabi_ddiv>
 800788e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007892:	e028      	b.n	80078e6 <_dtoa_r+0x39e>
 8007894:	2602      	movs	r6, #2
 8007896:	e7f2      	b.n	800787e <_dtoa_r+0x336>
 8007898:	07e1      	lsls	r1, r4, #31
 800789a:	d508      	bpl.n	80078ae <_dtoa_r+0x366>
 800789c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078a4:	f7f8 feb0 	bl	8000608 <__aeabi_dmul>
 80078a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078ac:	3601      	adds	r6, #1
 80078ae:	1064      	asrs	r4, r4, #1
 80078b0:	3508      	adds	r5, #8
 80078b2:	e7e5      	b.n	8007880 <_dtoa_r+0x338>
 80078b4:	f000 80d2 	beq.w	8007a5c <_dtoa_r+0x514>
 80078b8:	427c      	negs	r4, r7
 80078ba:	4b92      	ldr	r3, [pc, #584]	@ (8007b04 <_dtoa_r+0x5bc>)
 80078bc:	4d92      	ldr	r5, [pc, #584]	@ (8007b08 <_dtoa_r+0x5c0>)
 80078be:	f004 020f 	and.w	r2, r4, #15
 80078c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078ce:	f7f8 fe9b 	bl	8000608 <__aeabi_dmul>
 80078d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078d6:	1124      	asrs	r4, r4, #4
 80078d8:	2300      	movs	r3, #0
 80078da:	2602      	movs	r6, #2
 80078dc:	2c00      	cmp	r4, #0
 80078de:	f040 80b2 	bne.w	8007a46 <_dtoa_r+0x4fe>
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1d3      	bne.n	800788e <_dtoa_r+0x346>
 80078e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80078e8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 80b7 	beq.w	8007a60 <_dtoa_r+0x518>
 80078f2:	4b86      	ldr	r3, [pc, #536]	@ (8007b0c <_dtoa_r+0x5c4>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	4620      	mov	r0, r4
 80078f8:	4629      	mov	r1, r5
 80078fa:	f7f9 f8f7 	bl	8000aec <__aeabi_dcmplt>
 80078fe:	2800      	cmp	r0, #0
 8007900:	f000 80ae 	beq.w	8007a60 <_dtoa_r+0x518>
 8007904:	9b07      	ldr	r3, [sp, #28]
 8007906:	2b00      	cmp	r3, #0
 8007908:	f000 80aa 	beq.w	8007a60 <_dtoa_r+0x518>
 800790c:	9b00      	ldr	r3, [sp, #0]
 800790e:	2b00      	cmp	r3, #0
 8007910:	dd37      	ble.n	8007982 <_dtoa_r+0x43a>
 8007912:	1e7b      	subs	r3, r7, #1
 8007914:	9304      	str	r3, [sp, #16]
 8007916:	4620      	mov	r0, r4
 8007918:	4b7d      	ldr	r3, [pc, #500]	@ (8007b10 <_dtoa_r+0x5c8>)
 800791a:	2200      	movs	r2, #0
 800791c:	4629      	mov	r1, r5
 800791e:	f7f8 fe73 	bl	8000608 <__aeabi_dmul>
 8007922:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007926:	9c00      	ldr	r4, [sp, #0]
 8007928:	3601      	adds	r6, #1
 800792a:	4630      	mov	r0, r6
 800792c:	f7f8 fe02 	bl	8000534 <__aeabi_i2d>
 8007930:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007934:	f7f8 fe68 	bl	8000608 <__aeabi_dmul>
 8007938:	4b76      	ldr	r3, [pc, #472]	@ (8007b14 <_dtoa_r+0x5cc>)
 800793a:	2200      	movs	r2, #0
 800793c:	f7f8 fcae 	bl	800029c <__adddf3>
 8007940:	4605      	mov	r5, r0
 8007942:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007946:	2c00      	cmp	r4, #0
 8007948:	f040 808d 	bne.w	8007a66 <_dtoa_r+0x51e>
 800794c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007950:	4b71      	ldr	r3, [pc, #452]	@ (8007b18 <_dtoa_r+0x5d0>)
 8007952:	2200      	movs	r2, #0
 8007954:	f7f8 fca0 	bl	8000298 <__aeabi_dsub>
 8007958:	4602      	mov	r2, r0
 800795a:	460b      	mov	r3, r1
 800795c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007960:	462a      	mov	r2, r5
 8007962:	4633      	mov	r3, r6
 8007964:	f7f9 f8e0 	bl	8000b28 <__aeabi_dcmpgt>
 8007968:	2800      	cmp	r0, #0
 800796a:	f040 828b 	bne.w	8007e84 <_dtoa_r+0x93c>
 800796e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007972:	462a      	mov	r2, r5
 8007974:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007978:	f7f9 f8b8 	bl	8000aec <__aeabi_dcmplt>
 800797c:	2800      	cmp	r0, #0
 800797e:	f040 8128 	bne.w	8007bd2 <_dtoa_r+0x68a>
 8007982:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007986:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800798a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800798c:	2b00      	cmp	r3, #0
 800798e:	f2c0 815a 	blt.w	8007c46 <_dtoa_r+0x6fe>
 8007992:	2f0e      	cmp	r7, #14
 8007994:	f300 8157 	bgt.w	8007c46 <_dtoa_r+0x6fe>
 8007998:	4b5a      	ldr	r3, [pc, #360]	@ (8007b04 <_dtoa_r+0x5bc>)
 800799a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800799e:	ed93 7b00 	vldr	d7, [r3]
 80079a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	ed8d 7b00 	vstr	d7, [sp]
 80079aa:	da03      	bge.n	80079b4 <_dtoa_r+0x46c>
 80079ac:	9b07      	ldr	r3, [sp, #28]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	f340 8101 	ble.w	8007bb6 <_dtoa_r+0x66e>
 80079b4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80079b8:	4656      	mov	r6, sl
 80079ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079be:	4620      	mov	r0, r4
 80079c0:	4629      	mov	r1, r5
 80079c2:	f7f8 ff4b 	bl	800085c <__aeabi_ddiv>
 80079c6:	f7f9 f8cf 	bl	8000b68 <__aeabi_d2iz>
 80079ca:	4680      	mov	r8, r0
 80079cc:	f7f8 fdb2 	bl	8000534 <__aeabi_i2d>
 80079d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079d4:	f7f8 fe18 	bl	8000608 <__aeabi_dmul>
 80079d8:	4602      	mov	r2, r0
 80079da:	460b      	mov	r3, r1
 80079dc:	4620      	mov	r0, r4
 80079de:	4629      	mov	r1, r5
 80079e0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80079e4:	f7f8 fc58 	bl	8000298 <__aeabi_dsub>
 80079e8:	f806 4b01 	strb.w	r4, [r6], #1
 80079ec:	9d07      	ldr	r5, [sp, #28]
 80079ee:	eba6 040a 	sub.w	r4, r6, sl
 80079f2:	42a5      	cmp	r5, r4
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	f040 8117 	bne.w	8007c2a <_dtoa_r+0x6e2>
 80079fc:	f7f8 fc4e 	bl	800029c <__adddf3>
 8007a00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a04:	4604      	mov	r4, r0
 8007a06:	460d      	mov	r5, r1
 8007a08:	f7f9 f88e 	bl	8000b28 <__aeabi_dcmpgt>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	f040 80f9 	bne.w	8007c04 <_dtoa_r+0x6bc>
 8007a12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a16:	4620      	mov	r0, r4
 8007a18:	4629      	mov	r1, r5
 8007a1a:	f7f9 f85d 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a1e:	b118      	cbz	r0, 8007a28 <_dtoa_r+0x4e0>
 8007a20:	f018 0f01 	tst.w	r8, #1
 8007a24:	f040 80ee 	bne.w	8007c04 <_dtoa_r+0x6bc>
 8007a28:	4649      	mov	r1, r9
 8007a2a:	4658      	mov	r0, fp
 8007a2c:	f000 fc90 	bl	8008350 <_Bfree>
 8007a30:	2300      	movs	r3, #0
 8007a32:	7033      	strb	r3, [r6, #0]
 8007a34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a36:	3701      	adds	r7, #1
 8007a38:	601f      	str	r7, [r3, #0]
 8007a3a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 831d 	beq.w	800807c <_dtoa_r+0xb34>
 8007a42:	601e      	str	r6, [r3, #0]
 8007a44:	e31a      	b.n	800807c <_dtoa_r+0xb34>
 8007a46:	07e2      	lsls	r2, r4, #31
 8007a48:	d505      	bpl.n	8007a56 <_dtoa_r+0x50e>
 8007a4a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a4e:	f7f8 fddb 	bl	8000608 <__aeabi_dmul>
 8007a52:	3601      	adds	r6, #1
 8007a54:	2301      	movs	r3, #1
 8007a56:	1064      	asrs	r4, r4, #1
 8007a58:	3508      	adds	r5, #8
 8007a5a:	e73f      	b.n	80078dc <_dtoa_r+0x394>
 8007a5c:	2602      	movs	r6, #2
 8007a5e:	e742      	b.n	80078e6 <_dtoa_r+0x39e>
 8007a60:	9c07      	ldr	r4, [sp, #28]
 8007a62:	9704      	str	r7, [sp, #16]
 8007a64:	e761      	b.n	800792a <_dtoa_r+0x3e2>
 8007a66:	4b27      	ldr	r3, [pc, #156]	@ (8007b04 <_dtoa_r+0x5bc>)
 8007a68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a6a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a6e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a72:	4454      	add	r4, sl
 8007a74:	2900      	cmp	r1, #0
 8007a76:	d053      	beq.n	8007b20 <_dtoa_r+0x5d8>
 8007a78:	4928      	ldr	r1, [pc, #160]	@ (8007b1c <_dtoa_r+0x5d4>)
 8007a7a:	2000      	movs	r0, #0
 8007a7c:	f7f8 feee 	bl	800085c <__aeabi_ddiv>
 8007a80:	4633      	mov	r3, r6
 8007a82:	462a      	mov	r2, r5
 8007a84:	f7f8 fc08 	bl	8000298 <__aeabi_dsub>
 8007a88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a8c:	4656      	mov	r6, sl
 8007a8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a92:	f7f9 f869 	bl	8000b68 <__aeabi_d2iz>
 8007a96:	4605      	mov	r5, r0
 8007a98:	f7f8 fd4c 	bl	8000534 <__aeabi_i2d>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aa4:	f7f8 fbf8 	bl	8000298 <__aeabi_dsub>
 8007aa8:	3530      	adds	r5, #48	@ 0x30
 8007aaa:	4602      	mov	r2, r0
 8007aac:	460b      	mov	r3, r1
 8007aae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ab2:	f806 5b01 	strb.w	r5, [r6], #1
 8007ab6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007aba:	f7f9 f817 	bl	8000aec <__aeabi_dcmplt>
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	d171      	bne.n	8007ba6 <_dtoa_r+0x65e>
 8007ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ac6:	4911      	ldr	r1, [pc, #68]	@ (8007b0c <_dtoa_r+0x5c4>)
 8007ac8:	2000      	movs	r0, #0
 8007aca:	f7f8 fbe5 	bl	8000298 <__aeabi_dsub>
 8007ace:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007ad2:	f7f9 f80b 	bl	8000aec <__aeabi_dcmplt>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	f040 8095 	bne.w	8007c06 <_dtoa_r+0x6be>
 8007adc:	42a6      	cmp	r6, r4
 8007ade:	f43f af50 	beq.w	8007982 <_dtoa_r+0x43a>
 8007ae2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8007b10 <_dtoa_r+0x5c8>)
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f7f8 fd8d 	bl	8000608 <__aeabi_dmul>
 8007aee:	4b08      	ldr	r3, [pc, #32]	@ (8007b10 <_dtoa_r+0x5c8>)
 8007af0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007af4:	2200      	movs	r2, #0
 8007af6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007afa:	f7f8 fd85 	bl	8000608 <__aeabi_dmul>
 8007afe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b02:	e7c4      	b.n	8007a8e <_dtoa_r+0x546>
 8007b04:	080091b8 	.word	0x080091b8
 8007b08:	08009190 	.word	0x08009190
 8007b0c:	3ff00000 	.word	0x3ff00000
 8007b10:	40240000 	.word	0x40240000
 8007b14:	401c0000 	.word	0x401c0000
 8007b18:	40140000 	.word	0x40140000
 8007b1c:	3fe00000 	.word	0x3fe00000
 8007b20:	4631      	mov	r1, r6
 8007b22:	4628      	mov	r0, r5
 8007b24:	f7f8 fd70 	bl	8000608 <__aeabi_dmul>
 8007b28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b2c:	9415      	str	r4, [sp, #84]	@ 0x54
 8007b2e:	4656      	mov	r6, sl
 8007b30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b34:	f7f9 f818 	bl	8000b68 <__aeabi_d2iz>
 8007b38:	4605      	mov	r5, r0
 8007b3a:	f7f8 fcfb 	bl	8000534 <__aeabi_i2d>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	460b      	mov	r3, r1
 8007b42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b46:	f7f8 fba7 	bl	8000298 <__aeabi_dsub>
 8007b4a:	3530      	adds	r5, #48	@ 0x30
 8007b4c:	f806 5b01 	strb.w	r5, [r6], #1
 8007b50:	4602      	mov	r2, r0
 8007b52:	460b      	mov	r3, r1
 8007b54:	42a6      	cmp	r6, r4
 8007b56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b5a:	f04f 0200 	mov.w	r2, #0
 8007b5e:	d124      	bne.n	8007baa <_dtoa_r+0x662>
 8007b60:	4bac      	ldr	r3, [pc, #688]	@ (8007e14 <_dtoa_r+0x8cc>)
 8007b62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b66:	f7f8 fb99 	bl	800029c <__adddf3>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b72:	f7f8 ffd9 	bl	8000b28 <__aeabi_dcmpgt>
 8007b76:	2800      	cmp	r0, #0
 8007b78:	d145      	bne.n	8007c06 <_dtoa_r+0x6be>
 8007b7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b7e:	49a5      	ldr	r1, [pc, #660]	@ (8007e14 <_dtoa_r+0x8cc>)
 8007b80:	2000      	movs	r0, #0
 8007b82:	f7f8 fb89 	bl	8000298 <__aeabi_dsub>
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b8e:	f7f8 ffad 	bl	8000aec <__aeabi_dcmplt>
 8007b92:	2800      	cmp	r0, #0
 8007b94:	f43f aef5 	beq.w	8007982 <_dtoa_r+0x43a>
 8007b98:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007b9a:	1e73      	subs	r3, r6, #1
 8007b9c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007b9e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ba2:	2b30      	cmp	r3, #48	@ 0x30
 8007ba4:	d0f8      	beq.n	8007b98 <_dtoa_r+0x650>
 8007ba6:	9f04      	ldr	r7, [sp, #16]
 8007ba8:	e73e      	b.n	8007a28 <_dtoa_r+0x4e0>
 8007baa:	4b9b      	ldr	r3, [pc, #620]	@ (8007e18 <_dtoa_r+0x8d0>)
 8007bac:	f7f8 fd2c 	bl	8000608 <__aeabi_dmul>
 8007bb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bb4:	e7bc      	b.n	8007b30 <_dtoa_r+0x5e8>
 8007bb6:	d10c      	bne.n	8007bd2 <_dtoa_r+0x68a>
 8007bb8:	4b98      	ldr	r3, [pc, #608]	@ (8007e1c <_dtoa_r+0x8d4>)
 8007bba:	2200      	movs	r2, #0
 8007bbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bc0:	f7f8 fd22 	bl	8000608 <__aeabi_dmul>
 8007bc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bc8:	f7f8 ffa4 	bl	8000b14 <__aeabi_dcmpge>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	f000 8157 	beq.w	8007e80 <_dtoa_r+0x938>
 8007bd2:	2400      	movs	r4, #0
 8007bd4:	4625      	mov	r5, r4
 8007bd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bd8:	43db      	mvns	r3, r3
 8007bda:	9304      	str	r3, [sp, #16]
 8007bdc:	4656      	mov	r6, sl
 8007bde:	2700      	movs	r7, #0
 8007be0:	4621      	mov	r1, r4
 8007be2:	4658      	mov	r0, fp
 8007be4:	f000 fbb4 	bl	8008350 <_Bfree>
 8007be8:	2d00      	cmp	r5, #0
 8007bea:	d0dc      	beq.n	8007ba6 <_dtoa_r+0x65e>
 8007bec:	b12f      	cbz	r7, 8007bfa <_dtoa_r+0x6b2>
 8007bee:	42af      	cmp	r7, r5
 8007bf0:	d003      	beq.n	8007bfa <_dtoa_r+0x6b2>
 8007bf2:	4639      	mov	r1, r7
 8007bf4:	4658      	mov	r0, fp
 8007bf6:	f000 fbab 	bl	8008350 <_Bfree>
 8007bfa:	4629      	mov	r1, r5
 8007bfc:	4658      	mov	r0, fp
 8007bfe:	f000 fba7 	bl	8008350 <_Bfree>
 8007c02:	e7d0      	b.n	8007ba6 <_dtoa_r+0x65e>
 8007c04:	9704      	str	r7, [sp, #16]
 8007c06:	4633      	mov	r3, r6
 8007c08:	461e      	mov	r6, r3
 8007c0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c0e:	2a39      	cmp	r2, #57	@ 0x39
 8007c10:	d107      	bne.n	8007c22 <_dtoa_r+0x6da>
 8007c12:	459a      	cmp	sl, r3
 8007c14:	d1f8      	bne.n	8007c08 <_dtoa_r+0x6c0>
 8007c16:	9a04      	ldr	r2, [sp, #16]
 8007c18:	3201      	adds	r2, #1
 8007c1a:	9204      	str	r2, [sp, #16]
 8007c1c:	2230      	movs	r2, #48	@ 0x30
 8007c1e:	f88a 2000 	strb.w	r2, [sl]
 8007c22:	781a      	ldrb	r2, [r3, #0]
 8007c24:	3201      	adds	r2, #1
 8007c26:	701a      	strb	r2, [r3, #0]
 8007c28:	e7bd      	b.n	8007ba6 <_dtoa_r+0x65e>
 8007c2a:	4b7b      	ldr	r3, [pc, #492]	@ (8007e18 <_dtoa_r+0x8d0>)
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f7f8 fceb 	bl	8000608 <__aeabi_dmul>
 8007c32:	2200      	movs	r2, #0
 8007c34:	2300      	movs	r3, #0
 8007c36:	4604      	mov	r4, r0
 8007c38:	460d      	mov	r5, r1
 8007c3a:	f7f8 ff4d 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c3e:	2800      	cmp	r0, #0
 8007c40:	f43f aebb 	beq.w	80079ba <_dtoa_r+0x472>
 8007c44:	e6f0      	b.n	8007a28 <_dtoa_r+0x4e0>
 8007c46:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007c48:	2a00      	cmp	r2, #0
 8007c4a:	f000 80db 	beq.w	8007e04 <_dtoa_r+0x8bc>
 8007c4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c50:	2a01      	cmp	r2, #1
 8007c52:	f300 80bf 	bgt.w	8007dd4 <_dtoa_r+0x88c>
 8007c56:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007c58:	2a00      	cmp	r2, #0
 8007c5a:	f000 80b7 	beq.w	8007dcc <_dtoa_r+0x884>
 8007c5e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007c62:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007c64:	4646      	mov	r6, r8
 8007c66:	9a08      	ldr	r2, [sp, #32]
 8007c68:	2101      	movs	r1, #1
 8007c6a:	441a      	add	r2, r3
 8007c6c:	4658      	mov	r0, fp
 8007c6e:	4498      	add	r8, r3
 8007c70:	9208      	str	r2, [sp, #32]
 8007c72:	f000 fc21 	bl	80084b8 <__i2b>
 8007c76:	4605      	mov	r5, r0
 8007c78:	b15e      	cbz	r6, 8007c92 <_dtoa_r+0x74a>
 8007c7a:	9b08      	ldr	r3, [sp, #32]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	dd08      	ble.n	8007c92 <_dtoa_r+0x74a>
 8007c80:	42b3      	cmp	r3, r6
 8007c82:	9a08      	ldr	r2, [sp, #32]
 8007c84:	bfa8      	it	ge
 8007c86:	4633      	movge	r3, r6
 8007c88:	eba8 0803 	sub.w	r8, r8, r3
 8007c8c:	1af6      	subs	r6, r6, r3
 8007c8e:	1ad3      	subs	r3, r2, r3
 8007c90:	9308      	str	r3, [sp, #32]
 8007c92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c94:	b1f3      	cbz	r3, 8007cd4 <_dtoa_r+0x78c>
 8007c96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 80b7 	beq.w	8007e0c <_dtoa_r+0x8c4>
 8007c9e:	b18c      	cbz	r4, 8007cc4 <_dtoa_r+0x77c>
 8007ca0:	4629      	mov	r1, r5
 8007ca2:	4622      	mov	r2, r4
 8007ca4:	4658      	mov	r0, fp
 8007ca6:	f000 fcc7 	bl	8008638 <__pow5mult>
 8007caa:	464a      	mov	r2, r9
 8007cac:	4601      	mov	r1, r0
 8007cae:	4605      	mov	r5, r0
 8007cb0:	4658      	mov	r0, fp
 8007cb2:	f000 fc17 	bl	80084e4 <__multiply>
 8007cb6:	4649      	mov	r1, r9
 8007cb8:	9004      	str	r0, [sp, #16]
 8007cba:	4658      	mov	r0, fp
 8007cbc:	f000 fb48 	bl	8008350 <_Bfree>
 8007cc0:	9b04      	ldr	r3, [sp, #16]
 8007cc2:	4699      	mov	r9, r3
 8007cc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cc6:	1b1a      	subs	r2, r3, r4
 8007cc8:	d004      	beq.n	8007cd4 <_dtoa_r+0x78c>
 8007cca:	4649      	mov	r1, r9
 8007ccc:	4658      	mov	r0, fp
 8007cce:	f000 fcb3 	bl	8008638 <__pow5mult>
 8007cd2:	4681      	mov	r9, r0
 8007cd4:	2101      	movs	r1, #1
 8007cd6:	4658      	mov	r0, fp
 8007cd8:	f000 fbee 	bl	80084b8 <__i2b>
 8007cdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cde:	4604      	mov	r4, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f000 81cf 	beq.w	8008084 <_dtoa_r+0xb3c>
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	4601      	mov	r1, r0
 8007cea:	4658      	mov	r0, fp
 8007cec:	f000 fca4 	bl	8008638 <__pow5mult>
 8007cf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	4604      	mov	r4, r0
 8007cf6:	f300 8095 	bgt.w	8007e24 <_dtoa_r+0x8dc>
 8007cfa:	9b02      	ldr	r3, [sp, #8]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f040 8087 	bne.w	8007e10 <_dtoa_r+0x8c8>
 8007d02:	9b03      	ldr	r3, [sp, #12]
 8007d04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	f040 8089 	bne.w	8007e20 <_dtoa_r+0x8d8>
 8007d0e:	9b03      	ldr	r3, [sp, #12]
 8007d10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d14:	0d1b      	lsrs	r3, r3, #20
 8007d16:	051b      	lsls	r3, r3, #20
 8007d18:	b12b      	cbz	r3, 8007d26 <_dtoa_r+0x7de>
 8007d1a:	9b08      	ldr	r3, [sp, #32]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	9308      	str	r3, [sp, #32]
 8007d20:	f108 0801 	add.w	r8, r8, #1
 8007d24:	2301      	movs	r3, #1
 8007d26:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f000 81b0 	beq.w	8008090 <_dtoa_r+0xb48>
 8007d30:	6923      	ldr	r3, [r4, #16]
 8007d32:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d36:	6918      	ldr	r0, [r3, #16]
 8007d38:	f000 fb72 	bl	8008420 <__hi0bits>
 8007d3c:	f1c0 0020 	rsb	r0, r0, #32
 8007d40:	9b08      	ldr	r3, [sp, #32]
 8007d42:	4418      	add	r0, r3
 8007d44:	f010 001f 	ands.w	r0, r0, #31
 8007d48:	d077      	beq.n	8007e3a <_dtoa_r+0x8f2>
 8007d4a:	f1c0 0320 	rsb	r3, r0, #32
 8007d4e:	2b04      	cmp	r3, #4
 8007d50:	dd6b      	ble.n	8007e2a <_dtoa_r+0x8e2>
 8007d52:	9b08      	ldr	r3, [sp, #32]
 8007d54:	f1c0 001c 	rsb	r0, r0, #28
 8007d58:	4403      	add	r3, r0
 8007d5a:	4480      	add	r8, r0
 8007d5c:	4406      	add	r6, r0
 8007d5e:	9308      	str	r3, [sp, #32]
 8007d60:	f1b8 0f00 	cmp.w	r8, #0
 8007d64:	dd05      	ble.n	8007d72 <_dtoa_r+0x82a>
 8007d66:	4649      	mov	r1, r9
 8007d68:	4642      	mov	r2, r8
 8007d6a:	4658      	mov	r0, fp
 8007d6c:	f000 fcbe 	bl	80086ec <__lshift>
 8007d70:	4681      	mov	r9, r0
 8007d72:	9b08      	ldr	r3, [sp, #32]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	dd05      	ble.n	8007d84 <_dtoa_r+0x83c>
 8007d78:	4621      	mov	r1, r4
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	4658      	mov	r0, fp
 8007d7e:	f000 fcb5 	bl	80086ec <__lshift>
 8007d82:	4604      	mov	r4, r0
 8007d84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d059      	beq.n	8007e3e <_dtoa_r+0x8f6>
 8007d8a:	4621      	mov	r1, r4
 8007d8c:	4648      	mov	r0, r9
 8007d8e:	f000 fd19 	bl	80087c4 <__mcmp>
 8007d92:	2800      	cmp	r0, #0
 8007d94:	da53      	bge.n	8007e3e <_dtoa_r+0x8f6>
 8007d96:	1e7b      	subs	r3, r7, #1
 8007d98:	9304      	str	r3, [sp, #16]
 8007d9a:	4649      	mov	r1, r9
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	220a      	movs	r2, #10
 8007da0:	4658      	mov	r0, fp
 8007da2:	f000 faf7 	bl	8008394 <__multadd>
 8007da6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007da8:	4681      	mov	r9, r0
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f000 8172 	beq.w	8008094 <_dtoa_r+0xb4c>
 8007db0:	2300      	movs	r3, #0
 8007db2:	4629      	mov	r1, r5
 8007db4:	220a      	movs	r2, #10
 8007db6:	4658      	mov	r0, fp
 8007db8:	f000 faec 	bl	8008394 <__multadd>
 8007dbc:	9b00      	ldr	r3, [sp, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	4605      	mov	r5, r0
 8007dc2:	dc67      	bgt.n	8007e94 <_dtoa_r+0x94c>
 8007dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	dc41      	bgt.n	8007e4e <_dtoa_r+0x906>
 8007dca:	e063      	b.n	8007e94 <_dtoa_r+0x94c>
 8007dcc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007dce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007dd2:	e746      	b.n	8007c62 <_dtoa_r+0x71a>
 8007dd4:	9b07      	ldr	r3, [sp, #28]
 8007dd6:	1e5c      	subs	r4, r3, #1
 8007dd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dda:	42a3      	cmp	r3, r4
 8007ddc:	bfbf      	itttt	lt
 8007dde:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007de0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007de2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007de4:	1ae3      	sublt	r3, r4, r3
 8007de6:	bfb4      	ite	lt
 8007de8:	18d2      	addlt	r2, r2, r3
 8007dea:	1b1c      	subge	r4, r3, r4
 8007dec:	9b07      	ldr	r3, [sp, #28]
 8007dee:	bfbc      	itt	lt
 8007df0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007df2:	2400      	movlt	r4, #0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	bfb5      	itete	lt
 8007df8:	eba8 0603 	sublt.w	r6, r8, r3
 8007dfc:	9b07      	ldrge	r3, [sp, #28]
 8007dfe:	2300      	movlt	r3, #0
 8007e00:	4646      	movge	r6, r8
 8007e02:	e730      	b.n	8007c66 <_dtoa_r+0x71e>
 8007e04:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007e06:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007e08:	4646      	mov	r6, r8
 8007e0a:	e735      	b.n	8007c78 <_dtoa_r+0x730>
 8007e0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e0e:	e75c      	b.n	8007cca <_dtoa_r+0x782>
 8007e10:	2300      	movs	r3, #0
 8007e12:	e788      	b.n	8007d26 <_dtoa_r+0x7de>
 8007e14:	3fe00000 	.word	0x3fe00000
 8007e18:	40240000 	.word	0x40240000
 8007e1c:	40140000 	.word	0x40140000
 8007e20:	9b02      	ldr	r3, [sp, #8]
 8007e22:	e780      	b.n	8007d26 <_dtoa_r+0x7de>
 8007e24:	2300      	movs	r3, #0
 8007e26:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e28:	e782      	b.n	8007d30 <_dtoa_r+0x7e8>
 8007e2a:	d099      	beq.n	8007d60 <_dtoa_r+0x818>
 8007e2c:	9a08      	ldr	r2, [sp, #32]
 8007e2e:	331c      	adds	r3, #28
 8007e30:	441a      	add	r2, r3
 8007e32:	4498      	add	r8, r3
 8007e34:	441e      	add	r6, r3
 8007e36:	9208      	str	r2, [sp, #32]
 8007e38:	e792      	b.n	8007d60 <_dtoa_r+0x818>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	e7f6      	b.n	8007e2c <_dtoa_r+0x8e4>
 8007e3e:	9b07      	ldr	r3, [sp, #28]
 8007e40:	9704      	str	r7, [sp, #16]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	dc20      	bgt.n	8007e88 <_dtoa_r+0x940>
 8007e46:	9300      	str	r3, [sp, #0]
 8007e48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e4a:	2b02      	cmp	r3, #2
 8007e4c:	dd1e      	ble.n	8007e8c <_dtoa_r+0x944>
 8007e4e:	9b00      	ldr	r3, [sp, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f47f aec0 	bne.w	8007bd6 <_dtoa_r+0x68e>
 8007e56:	4621      	mov	r1, r4
 8007e58:	2205      	movs	r2, #5
 8007e5a:	4658      	mov	r0, fp
 8007e5c:	f000 fa9a 	bl	8008394 <__multadd>
 8007e60:	4601      	mov	r1, r0
 8007e62:	4604      	mov	r4, r0
 8007e64:	4648      	mov	r0, r9
 8007e66:	f000 fcad 	bl	80087c4 <__mcmp>
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	f77f aeb3 	ble.w	8007bd6 <_dtoa_r+0x68e>
 8007e70:	4656      	mov	r6, sl
 8007e72:	2331      	movs	r3, #49	@ 0x31
 8007e74:	f806 3b01 	strb.w	r3, [r6], #1
 8007e78:	9b04      	ldr	r3, [sp, #16]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	9304      	str	r3, [sp, #16]
 8007e7e:	e6ae      	b.n	8007bde <_dtoa_r+0x696>
 8007e80:	9c07      	ldr	r4, [sp, #28]
 8007e82:	9704      	str	r7, [sp, #16]
 8007e84:	4625      	mov	r5, r4
 8007e86:	e7f3      	b.n	8007e70 <_dtoa_r+0x928>
 8007e88:	9b07      	ldr	r3, [sp, #28]
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f000 8104 	beq.w	800809c <_dtoa_r+0xb54>
 8007e94:	2e00      	cmp	r6, #0
 8007e96:	dd05      	ble.n	8007ea4 <_dtoa_r+0x95c>
 8007e98:	4629      	mov	r1, r5
 8007e9a:	4632      	mov	r2, r6
 8007e9c:	4658      	mov	r0, fp
 8007e9e:	f000 fc25 	bl	80086ec <__lshift>
 8007ea2:	4605      	mov	r5, r0
 8007ea4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d05a      	beq.n	8007f60 <_dtoa_r+0xa18>
 8007eaa:	6869      	ldr	r1, [r5, #4]
 8007eac:	4658      	mov	r0, fp
 8007eae:	f000 fa0f 	bl	80082d0 <_Balloc>
 8007eb2:	4606      	mov	r6, r0
 8007eb4:	b928      	cbnz	r0, 8007ec2 <_dtoa_r+0x97a>
 8007eb6:	4b84      	ldr	r3, [pc, #528]	@ (80080c8 <_dtoa_r+0xb80>)
 8007eb8:	4602      	mov	r2, r0
 8007eba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007ebe:	f7ff bb5a 	b.w	8007576 <_dtoa_r+0x2e>
 8007ec2:	692a      	ldr	r2, [r5, #16]
 8007ec4:	3202      	adds	r2, #2
 8007ec6:	0092      	lsls	r2, r2, #2
 8007ec8:	f105 010c 	add.w	r1, r5, #12
 8007ecc:	300c      	adds	r0, #12
 8007ece:	f7ff faa2 	bl	8007416 <memcpy>
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	4631      	mov	r1, r6
 8007ed6:	4658      	mov	r0, fp
 8007ed8:	f000 fc08 	bl	80086ec <__lshift>
 8007edc:	f10a 0301 	add.w	r3, sl, #1
 8007ee0:	9307      	str	r3, [sp, #28]
 8007ee2:	9b00      	ldr	r3, [sp, #0]
 8007ee4:	4453      	add	r3, sl
 8007ee6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ee8:	9b02      	ldr	r3, [sp, #8]
 8007eea:	f003 0301 	and.w	r3, r3, #1
 8007eee:	462f      	mov	r7, r5
 8007ef0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ef2:	4605      	mov	r5, r0
 8007ef4:	9b07      	ldr	r3, [sp, #28]
 8007ef6:	4621      	mov	r1, r4
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	4648      	mov	r0, r9
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	f7ff fa98 	bl	8007432 <quorem>
 8007f02:	4639      	mov	r1, r7
 8007f04:	9002      	str	r0, [sp, #8]
 8007f06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007f0a:	4648      	mov	r0, r9
 8007f0c:	f000 fc5a 	bl	80087c4 <__mcmp>
 8007f10:	462a      	mov	r2, r5
 8007f12:	9008      	str	r0, [sp, #32]
 8007f14:	4621      	mov	r1, r4
 8007f16:	4658      	mov	r0, fp
 8007f18:	f000 fc70 	bl	80087fc <__mdiff>
 8007f1c:	68c2      	ldr	r2, [r0, #12]
 8007f1e:	4606      	mov	r6, r0
 8007f20:	bb02      	cbnz	r2, 8007f64 <_dtoa_r+0xa1c>
 8007f22:	4601      	mov	r1, r0
 8007f24:	4648      	mov	r0, r9
 8007f26:	f000 fc4d 	bl	80087c4 <__mcmp>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	4631      	mov	r1, r6
 8007f2e:	4658      	mov	r0, fp
 8007f30:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f32:	f000 fa0d 	bl	8008350 <_Bfree>
 8007f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f38:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f3a:	9e07      	ldr	r6, [sp, #28]
 8007f3c:	ea43 0102 	orr.w	r1, r3, r2
 8007f40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f42:	4319      	orrs	r1, r3
 8007f44:	d110      	bne.n	8007f68 <_dtoa_r+0xa20>
 8007f46:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f4a:	d029      	beq.n	8007fa0 <_dtoa_r+0xa58>
 8007f4c:	9b08      	ldr	r3, [sp, #32]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	dd02      	ble.n	8007f58 <_dtoa_r+0xa10>
 8007f52:	9b02      	ldr	r3, [sp, #8]
 8007f54:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007f58:	9b00      	ldr	r3, [sp, #0]
 8007f5a:	f883 8000 	strb.w	r8, [r3]
 8007f5e:	e63f      	b.n	8007be0 <_dtoa_r+0x698>
 8007f60:	4628      	mov	r0, r5
 8007f62:	e7bb      	b.n	8007edc <_dtoa_r+0x994>
 8007f64:	2201      	movs	r2, #1
 8007f66:	e7e1      	b.n	8007f2c <_dtoa_r+0x9e4>
 8007f68:	9b08      	ldr	r3, [sp, #32]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	db04      	blt.n	8007f78 <_dtoa_r+0xa30>
 8007f6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f70:	430b      	orrs	r3, r1
 8007f72:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f74:	430b      	orrs	r3, r1
 8007f76:	d120      	bne.n	8007fba <_dtoa_r+0xa72>
 8007f78:	2a00      	cmp	r2, #0
 8007f7a:	dded      	ble.n	8007f58 <_dtoa_r+0xa10>
 8007f7c:	4649      	mov	r1, r9
 8007f7e:	2201      	movs	r2, #1
 8007f80:	4658      	mov	r0, fp
 8007f82:	f000 fbb3 	bl	80086ec <__lshift>
 8007f86:	4621      	mov	r1, r4
 8007f88:	4681      	mov	r9, r0
 8007f8a:	f000 fc1b 	bl	80087c4 <__mcmp>
 8007f8e:	2800      	cmp	r0, #0
 8007f90:	dc03      	bgt.n	8007f9a <_dtoa_r+0xa52>
 8007f92:	d1e1      	bne.n	8007f58 <_dtoa_r+0xa10>
 8007f94:	f018 0f01 	tst.w	r8, #1
 8007f98:	d0de      	beq.n	8007f58 <_dtoa_r+0xa10>
 8007f9a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f9e:	d1d8      	bne.n	8007f52 <_dtoa_r+0xa0a>
 8007fa0:	9a00      	ldr	r2, [sp, #0]
 8007fa2:	2339      	movs	r3, #57	@ 0x39
 8007fa4:	7013      	strb	r3, [r2, #0]
 8007fa6:	4633      	mov	r3, r6
 8007fa8:	461e      	mov	r6, r3
 8007faa:	3b01      	subs	r3, #1
 8007fac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007fb0:	2a39      	cmp	r2, #57	@ 0x39
 8007fb2:	d052      	beq.n	800805a <_dtoa_r+0xb12>
 8007fb4:	3201      	adds	r2, #1
 8007fb6:	701a      	strb	r2, [r3, #0]
 8007fb8:	e612      	b.n	8007be0 <_dtoa_r+0x698>
 8007fba:	2a00      	cmp	r2, #0
 8007fbc:	dd07      	ble.n	8007fce <_dtoa_r+0xa86>
 8007fbe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007fc2:	d0ed      	beq.n	8007fa0 <_dtoa_r+0xa58>
 8007fc4:	9a00      	ldr	r2, [sp, #0]
 8007fc6:	f108 0301 	add.w	r3, r8, #1
 8007fca:	7013      	strb	r3, [r2, #0]
 8007fcc:	e608      	b.n	8007be0 <_dtoa_r+0x698>
 8007fce:	9b07      	ldr	r3, [sp, #28]
 8007fd0:	9a07      	ldr	r2, [sp, #28]
 8007fd2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007fd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d028      	beq.n	800802e <_dtoa_r+0xae6>
 8007fdc:	4649      	mov	r1, r9
 8007fde:	2300      	movs	r3, #0
 8007fe0:	220a      	movs	r2, #10
 8007fe2:	4658      	mov	r0, fp
 8007fe4:	f000 f9d6 	bl	8008394 <__multadd>
 8007fe8:	42af      	cmp	r7, r5
 8007fea:	4681      	mov	r9, r0
 8007fec:	f04f 0300 	mov.w	r3, #0
 8007ff0:	f04f 020a 	mov.w	r2, #10
 8007ff4:	4639      	mov	r1, r7
 8007ff6:	4658      	mov	r0, fp
 8007ff8:	d107      	bne.n	800800a <_dtoa_r+0xac2>
 8007ffa:	f000 f9cb 	bl	8008394 <__multadd>
 8007ffe:	4607      	mov	r7, r0
 8008000:	4605      	mov	r5, r0
 8008002:	9b07      	ldr	r3, [sp, #28]
 8008004:	3301      	adds	r3, #1
 8008006:	9307      	str	r3, [sp, #28]
 8008008:	e774      	b.n	8007ef4 <_dtoa_r+0x9ac>
 800800a:	f000 f9c3 	bl	8008394 <__multadd>
 800800e:	4629      	mov	r1, r5
 8008010:	4607      	mov	r7, r0
 8008012:	2300      	movs	r3, #0
 8008014:	220a      	movs	r2, #10
 8008016:	4658      	mov	r0, fp
 8008018:	f000 f9bc 	bl	8008394 <__multadd>
 800801c:	4605      	mov	r5, r0
 800801e:	e7f0      	b.n	8008002 <_dtoa_r+0xaba>
 8008020:	9b00      	ldr	r3, [sp, #0]
 8008022:	2b00      	cmp	r3, #0
 8008024:	bfcc      	ite	gt
 8008026:	461e      	movgt	r6, r3
 8008028:	2601      	movle	r6, #1
 800802a:	4456      	add	r6, sl
 800802c:	2700      	movs	r7, #0
 800802e:	4649      	mov	r1, r9
 8008030:	2201      	movs	r2, #1
 8008032:	4658      	mov	r0, fp
 8008034:	f000 fb5a 	bl	80086ec <__lshift>
 8008038:	4621      	mov	r1, r4
 800803a:	4681      	mov	r9, r0
 800803c:	f000 fbc2 	bl	80087c4 <__mcmp>
 8008040:	2800      	cmp	r0, #0
 8008042:	dcb0      	bgt.n	8007fa6 <_dtoa_r+0xa5e>
 8008044:	d102      	bne.n	800804c <_dtoa_r+0xb04>
 8008046:	f018 0f01 	tst.w	r8, #1
 800804a:	d1ac      	bne.n	8007fa6 <_dtoa_r+0xa5e>
 800804c:	4633      	mov	r3, r6
 800804e:	461e      	mov	r6, r3
 8008050:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008054:	2a30      	cmp	r2, #48	@ 0x30
 8008056:	d0fa      	beq.n	800804e <_dtoa_r+0xb06>
 8008058:	e5c2      	b.n	8007be0 <_dtoa_r+0x698>
 800805a:	459a      	cmp	sl, r3
 800805c:	d1a4      	bne.n	8007fa8 <_dtoa_r+0xa60>
 800805e:	9b04      	ldr	r3, [sp, #16]
 8008060:	3301      	adds	r3, #1
 8008062:	9304      	str	r3, [sp, #16]
 8008064:	2331      	movs	r3, #49	@ 0x31
 8008066:	f88a 3000 	strb.w	r3, [sl]
 800806a:	e5b9      	b.n	8007be0 <_dtoa_r+0x698>
 800806c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800806e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80080cc <_dtoa_r+0xb84>
 8008072:	b11b      	cbz	r3, 800807c <_dtoa_r+0xb34>
 8008074:	f10a 0308 	add.w	r3, sl, #8
 8008078:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800807a:	6013      	str	r3, [r2, #0]
 800807c:	4650      	mov	r0, sl
 800807e:	b019      	add	sp, #100	@ 0x64
 8008080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008086:	2b01      	cmp	r3, #1
 8008088:	f77f ae37 	ble.w	8007cfa <_dtoa_r+0x7b2>
 800808c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800808e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008090:	2001      	movs	r0, #1
 8008092:	e655      	b.n	8007d40 <_dtoa_r+0x7f8>
 8008094:	9b00      	ldr	r3, [sp, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	f77f aed6 	ble.w	8007e48 <_dtoa_r+0x900>
 800809c:	4656      	mov	r6, sl
 800809e:	4621      	mov	r1, r4
 80080a0:	4648      	mov	r0, r9
 80080a2:	f7ff f9c6 	bl	8007432 <quorem>
 80080a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80080aa:	f806 8b01 	strb.w	r8, [r6], #1
 80080ae:	9b00      	ldr	r3, [sp, #0]
 80080b0:	eba6 020a 	sub.w	r2, r6, sl
 80080b4:	4293      	cmp	r3, r2
 80080b6:	ddb3      	ble.n	8008020 <_dtoa_r+0xad8>
 80080b8:	4649      	mov	r1, r9
 80080ba:	2300      	movs	r3, #0
 80080bc:	220a      	movs	r2, #10
 80080be:	4658      	mov	r0, fp
 80080c0:	f000 f968 	bl	8008394 <__multadd>
 80080c4:	4681      	mov	r9, r0
 80080c6:	e7ea      	b.n	800809e <_dtoa_r+0xb56>
 80080c8:	08009118 	.word	0x08009118
 80080cc:	0800909c 	.word	0x0800909c

080080d0 <_free_r>:
 80080d0:	b538      	push	{r3, r4, r5, lr}
 80080d2:	4605      	mov	r5, r0
 80080d4:	2900      	cmp	r1, #0
 80080d6:	d041      	beq.n	800815c <_free_r+0x8c>
 80080d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080dc:	1f0c      	subs	r4, r1, #4
 80080de:	2b00      	cmp	r3, #0
 80080e0:	bfb8      	it	lt
 80080e2:	18e4      	addlt	r4, r4, r3
 80080e4:	f000 f8e8 	bl	80082b8 <__malloc_lock>
 80080e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008160 <_free_r+0x90>)
 80080ea:	6813      	ldr	r3, [r2, #0]
 80080ec:	b933      	cbnz	r3, 80080fc <_free_r+0x2c>
 80080ee:	6063      	str	r3, [r4, #4]
 80080f0:	6014      	str	r4, [r2, #0]
 80080f2:	4628      	mov	r0, r5
 80080f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080f8:	f000 b8e4 	b.w	80082c4 <__malloc_unlock>
 80080fc:	42a3      	cmp	r3, r4
 80080fe:	d908      	bls.n	8008112 <_free_r+0x42>
 8008100:	6820      	ldr	r0, [r4, #0]
 8008102:	1821      	adds	r1, r4, r0
 8008104:	428b      	cmp	r3, r1
 8008106:	bf01      	itttt	eq
 8008108:	6819      	ldreq	r1, [r3, #0]
 800810a:	685b      	ldreq	r3, [r3, #4]
 800810c:	1809      	addeq	r1, r1, r0
 800810e:	6021      	streq	r1, [r4, #0]
 8008110:	e7ed      	b.n	80080ee <_free_r+0x1e>
 8008112:	461a      	mov	r2, r3
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	b10b      	cbz	r3, 800811c <_free_r+0x4c>
 8008118:	42a3      	cmp	r3, r4
 800811a:	d9fa      	bls.n	8008112 <_free_r+0x42>
 800811c:	6811      	ldr	r1, [r2, #0]
 800811e:	1850      	adds	r0, r2, r1
 8008120:	42a0      	cmp	r0, r4
 8008122:	d10b      	bne.n	800813c <_free_r+0x6c>
 8008124:	6820      	ldr	r0, [r4, #0]
 8008126:	4401      	add	r1, r0
 8008128:	1850      	adds	r0, r2, r1
 800812a:	4283      	cmp	r3, r0
 800812c:	6011      	str	r1, [r2, #0]
 800812e:	d1e0      	bne.n	80080f2 <_free_r+0x22>
 8008130:	6818      	ldr	r0, [r3, #0]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	6053      	str	r3, [r2, #4]
 8008136:	4408      	add	r0, r1
 8008138:	6010      	str	r0, [r2, #0]
 800813a:	e7da      	b.n	80080f2 <_free_r+0x22>
 800813c:	d902      	bls.n	8008144 <_free_r+0x74>
 800813e:	230c      	movs	r3, #12
 8008140:	602b      	str	r3, [r5, #0]
 8008142:	e7d6      	b.n	80080f2 <_free_r+0x22>
 8008144:	6820      	ldr	r0, [r4, #0]
 8008146:	1821      	adds	r1, r4, r0
 8008148:	428b      	cmp	r3, r1
 800814a:	bf04      	itt	eq
 800814c:	6819      	ldreq	r1, [r3, #0]
 800814e:	685b      	ldreq	r3, [r3, #4]
 8008150:	6063      	str	r3, [r4, #4]
 8008152:	bf04      	itt	eq
 8008154:	1809      	addeq	r1, r1, r0
 8008156:	6021      	streq	r1, [r4, #0]
 8008158:	6054      	str	r4, [r2, #4]
 800815a:	e7ca      	b.n	80080f2 <_free_r+0x22>
 800815c:	bd38      	pop	{r3, r4, r5, pc}
 800815e:	bf00      	nop
 8008160:	20000518 	.word	0x20000518

08008164 <malloc>:
 8008164:	4b02      	ldr	r3, [pc, #8]	@ (8008170 <malloc+0xc>)
 8008166:	4601      	mov	r1, r0
 8008168:	6818      	ldr	r0, [r3, #0]
 800816a:	f000 b825 	b.w	80081b8 <_malloc_r>
 800816e:	bf00      	nop
 8008170:	20000020 	.word	0x20000020

08008174 <sbrk_aligned>:
 8008174:	b570      	push	{r4, r5, r6, lr}
 8008176:	4e0f      	ldr	r6, [pc, #60]	@ (80081b4 <sbrk_aligned+0x40>)
 8008178:	460c      	mov	r4, r1
 800817a:	6831      	ldr	r1, [r6, #0]
 800817c:	4605      	mov	r5, r0
 800817e:	b911      	cbnz	r1, 8008186 <sbrk_aligned+0x12>
 8008180:	f000 fdee 	bl	8008d60 <_sbrk_r>
 8008184:	6030      	str	r0, [r6, #0]
 8008186:	4621      	mov	r1, r4
 8008188:	4628      	mov	r0, r5
 800818a:	f000 fde9 	bl	8008d60 <_sbrk_r>
 800818e:	1c43      	adds	r3, r0, #1
 8008190:	d103      	bne.n	800819a <sbrk_aligned+0x26>
 8008192:	f04f 34ff 	mov.w	r4, #4294967295
 8008196:	4620      	mov	r0, r4
 8008198:	bd70      	pop	{r4, r5, r6, pc}
 800819a:	1cc4      	adds	r4, r0, #3
 800819c:	f024 0403 	bic.w	r4, r4, #3
 80081a0:	42a0      	cmp	r0, r4
 80081a2:	d0f8      	beq.n	8008196 <sbrk_aligned+0x22>
 80081a4:	1a21      	subs	r1, r4, r0
 80081a6:	4628      	mov	r0, r5
 80081a8:	f000 fdda 	bl	8008d60 <_sbrk_r>
 80081ac:	3001      	adds	r0, #1
 80081ae:	d1f2      	bne.n	8008196 <sbrk_aligned+0x22>
 80081b0:	e7ef      	b.n	8008192 <sbrk_aligned+0x1e>
 80081b2:	bf00      	nop
 80081b4:	20000514 	.word	0x20000514

080081b8 <_malloc_r>:
 80081b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081bc:	1ccd      	adds	r5, r1, #3
 80081be:	f025 0503 	bic.w	r5, r5, #3
 80081c2:	3508      	adds	r5, #8
 80081c4:	2d0c      	cmp	r5, #12
 80081c6:	bf38      	it	cc
 80081c8:	250c      	movcc	r5, #12
 80081ca:	2d00      	cmp	r5, #0
 80081cc:	4606      	mov	r6, r0
 80081ce:	db01      	blt.n	80081d4 <_malloc_r+0x1c>
 80081d0:	42a9      	cmp	r1, r5
 80081d2:	d904      	bls.n	80081de <_malloc_r+0x26>
 80081d4:	230c      	movs	r3, #12
 80081d6:	6033      	str	r3, [r6, #0]
 80081d8:	2000      	movs	r0, #0
 80081da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082b4 <_malloc_r+0xfc>
 80081e2:	f000 f869 	bl	80082b8 <__malloc_lock>
 80081e6:	f8d8 3000 	ldr.w	r3, [r8]
 80081ea:	461c      	mov	r4, r3
 80081ec:	bb44      	cbnz	r4, 8008240 <_malloc_r+0x88>
 80081ee:	4629      	mov	r1, r5
 80081f0:	4630      	mov	r0, r6
 80081f2:	f7ff ffbf 	bl	8008174 <sbrk_aligned>
 80081f6:	1c43      	adds	r3, r0, #1
 80081f8:	4604      	mov	r4, r0
 80081fa:	d158      	bne.n	80082ae <_malloc_r+0xf6>
 80081fc:	f8d8 4000 	ldr.w	r4, [r8]
 8008200:	4627      	mov	r7, r4
 8008202:	2f00      	cmp	r7, #0
 8008204:	d143      	bne.n	800828e <_malloc_r+0xd6>
 8008206:	2c00      	cmp	r4, #0
 8008208:	d04b      	beq.n	80082a2 <_malloc_r+0xea>
 800820a:	6823      	ldr	r3, [r4, #0]
 800820c:	4639      	mov	r1, r7
 800820e:	4630      	mov	r0, r6
 8008210:	eb04 0903 	add.w	r9, r4, r3
 8008214:	f000 fda4 	bl	8008d60 <_sbrk_r>
 8008218:	4581      	cmp	r9, r0
 800821a:	d142      	bne.n	80082a2 <_malloc_r+0xea>
 800821c:	6821      	ldr	r1, [r4, #0]
 800821e:	1a6d      	subs	r5, r5, r1
 8008220:	4629      	mov	r1, r5
 8008222:	4630      	mov	r0, r6
 8008224:	f7ff ffa6 	bl	8008174 <sbrk_aligned>
 8008228:	3001      	adds	r0, #1
 800822a:	d03a      	beq.n	80082a2 <_malloc_r+0xea>
 800822c:	6823      	ldr	r3, [r4, #0]
 800822e:	442b      	add	r3, r5
 8008230:	6023      	str	r3, [r4, #0]
 8008232:	f8d8 3000 	ldr.w	r3, [r8]
 8008236:	685a      	ldr	r2, [r3, #4]
 8008238:	bb62      	cbnz	r2, 8008294 <_malloc_r+0xdc>
 800823a:	f8c8 7000 	str.w	r7, [r8]
 800823e:	e00f      	b.n	8008260 <_malloc_r+0xa8>
 8008240:	6822      	ldr	r2, [r4, #0]
 8008242:	1b52      	subs	r2, r2, r5
 8008244:	d420      	bmi.n	8008288 <_malloc_r+0xd0>
 8008246:	2a0b      	cmp	r2, #11
 8008248:	d917      	bls.n	800827a <_malloc_r+0xc2>
 800824a:	1961      	adds	r1, r4, r5
 800824c:	42a3      	cmp	r3, r4
 800824e:	6025      	str	r5, [r4, #0]
 8008250:	bf18      	it	ne
 8008252:	6059      	strne	r1, [r3, #4]
 8008254:	6863      	ldr	r3, [r4, #4]
 8008256:	bf08      	it	eq
 8008258:	f8c8 1000 	streq.w	r1, [r8]
 800825c:	5162      	str	r2, [r4, r5]
 800825e:	604b      	str	r3, [r1, #4]
 8008260:	4630      	mov	r0, r6
 8008262:	f000 f82f 	bl	80082c4 <__malloc_unlock>
 8008266:	f104 000b 	add.w	r0, r4, #11
 800826a:	1d23      	adds	r3, r4, #4
 800826c:	f020 0007 	bic.w	r0, r0, #7
 8008270:	1ac2      	subs	r2, r0, r3
 8008272:	bf1c      	itt	ne
 8008274:	1a1b      	subne	r3, r3, r0
 8008276:	50a3      	strne	r3, [r4, r2]
 8008278:	e7af      	b.n	80081da <_malloc_r+0x22>
 800827a:	6862      	ldr	r2, [r4, #4]
 800827c:	42a3      	cmp	r3, r4
 800827e:	bf0c      	ite	eq
 8008280:	f8c8 2000 	streq.w	r2, [r8]
 8008284:	605a      	strne	r2, [r3, #4]
 8008286:	e7eb      	b.n	8008260 <_malloc_r+0xa8>
 8008288:	4623      	mov	r3, r4
 800828a:	6864      	ldr	r4, [r4, #4]
 800828c:	e7ae      	b.n	80081ec <_malloc_r+0x34>
 800828e:	463c      	mov	r4, r7
 8008290:	687f      	ldr	r7, [r7, #4]
 8008292:	e7b6      	b.n	8008202 <_malloc_r+0x4a>
 8008294:	461a      	mov	r2, r3
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	42a3      	cmp	r3, r4
 800829a:	d1fb      	bne.n	8008294 <_malloc_r+0xdc>
 800829c:	2300      	movs	r3, #0
 800829e:	6053      	str	r3, [r2, #4]
 80082a0:	e7de      	b.n	8008260 <_malloc_r+0xa8>
 80082a2:	230c      	movs	r3, #12
 80082a4:	6033      	str	r3, [r6, #0]
 80082a6:	4630      	mov	r0, r6
 80082a8:	f000 f80c 	bl	80082c4 <__malloc_unlock>
 80082ac:	e794      	b.n	80081d8 <_malloc_r+0x20>
 80082ae:	6005      	str	r5, [r0, #0]
 80082b0:	e7d6      	b.n	8008260 <_malloc_r+0xa8>
 80082b2:	bf00      	nop
 80082b4:	20000518 	.word	0x20000518

080082b8 <__malloc_lock>:
 80082b8:	4801      	ldr	r0, [pc, #4]	@ (80082c0 <__malloc_lock+0x8>)
 80082ba:	f7ff b8aa 	b.w	8007412 <__retarget_lock_acquire_recursive>
 80082be:	bf00      	nop
 80082c0:	20000510 	.word	0x20000510

080082c4 <__malloc_unlock>:
 80082c4:	4801      	ldr	r0, [pc, #4]	@ (80082cc <__malloc_unlock+0x8>)
 80082c6:	f7ff b8a5 	b.w	8007414 <__retarget_lock_release_recursive>
 80082ca:	bf00      	nop
 80082cc:	20000510 	.word	0x20000510

080082d0 <_Balloc>:
 80082d0:	b570      	push	{r4, r5, r6, lr}
 80082d2:	69c6      	ldr	r6, [r0, #28]
 80082d4:	4604      	mov	r4, r0
 80082d6:	460d      	mov	r5, r1
 80082d8:	b976      	cbnz	r6, 80082f8 <_Balloc+0x28>
 80082da:	2010      	movs	r0, #16
 80082dc:	f7ff ff42 	bl	8008164 <malloc>
 80082e0:	4602      	mov	r2, r0
 80082e2:	61e0      	str	r0, [r4, #28]
 80082e4:	b920      	cbnz	r0, 80082f0 <_Balloc+0x20>
 80082e6:	4b18      	ldr	r3, [pc, #96]	@ (8008348 <_Balloc+0x78>)
 80082e8:	4818      	ldr	r0, [pc, #96]	@ (800834c <_Balloc+0x7c>)
 80082ea:	216b      	movs	r1, #107	@ 0x6b
 80082ec:	f000 fd48 	bl	8008d80 <__assert_func>
 80082f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082f4:	6006      	str	r6, [r0, #0]
 80082f6:	60c6      	str	r6, [r0, #12]
 80082f8:	69e6      	ldr	r6, [r4, #28]
 80082fa:	68f3      	ldr	r3, [r6, #12]
 80082fc:	b183      	cbz	r3, 8008320 <_Balloc+0x50>
 80082fe:	69e3      	ldr	r3, [r4, #28]
 8008300:	68db      	ldr	r3, [r3, #12]
 8008302:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008306:	b9b8      	cbnz	r0, 8008338 <_Balloc+0x68>
 8008308:	2101      	movs	r1, #1
 800830a:	fa01 f605 	lsl.w	r6, r1, r5
 800830e:	1d72      	adds	r2, r6, #5
 8008310:	0092      	lsls	r2, r2, #2
 8008312:	4620      	mov	r0, r4
 8008314:	f000 fd52 	bl	8008dbc <_calloc_r>
 8008318:	b160      	cbz	r0, 8008334 <_Balloc+0x64>
 800831a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800831e:	e00e      	b.n	800833e <_Balloc+0x6e>
 8008320:	2221      	movs	r2, #33	@ 0x21
 8008322:	2104      	movs	r1, #4
 8008324:	4620      	mov	r0, r4
 8008326:	f000 fd49 	bl	8008dbc <_calloc_r>
 800832a:	69e3      	ldr	r3, [r4, #28]
 800832c:	60f0      	str	r0, [r6, #12]
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d1e4      	bne.n	80082fe <_Balloc+0x2e>
 8008334:	2000      	movs	r0, #0
 8008336:	bd70      	pop	{r4, r5, r6, pc}
 8008338:	6802      	ldr	r2, [r0, #0]
 800833a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800833e:	2300      	movs	r3, #0
 8008340:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008344:	e7f7      	b.n	8008336 <_Balloc+0x66>
 8008346:	bf00      	nop
 8008348:	080090a9 	.word	0x080090a9
 800834c:	08009129 	.word	0x08009129

08008350 <_Bfree>:
 8008350:	b570      	push	{r4, r5, r6, lr}
 8008352:	69c6      	ldr	r6, [r0, #28]
 8008354:	4605      	mov	r5, r0
 8008356:	460c      	mov	r4, r1
 8008358:	b976      	cbnz	r6, 8008378 <_Bfree+0x28>
 800835a:	2010      	movs	r0, #16
 800835c:	f7ff ff02 	bl	8008164 <malloc>
 8008360:	4602      	mov	r2, r0
 8008362:	61e8      	str	r0, [r5, #28]
 8008364:	b920      	cbnz	r0, 8008370 <_Bfree+0x20>
 8008366:	4b09      	ldr	r3, [pc, #36]	@ (800838c <_Bfree+0x3c>)
 8008368:	4809      	ldr	r0, [pc, #36]	@ (8008390 <_Bfree+0x40>)
 800836a:	218f      	movs	r1, #143	@ 0x8f
 800836c:	f000 fd08 	bl	8008d80 <__assert_func>
 8008370:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008374:	6006      	str	r6, [r0, #0]
 8008376:	60c6      	str	r6, [r0, #12]
 8008378:	b13c      	cbz	r4, 800838a <_Bfree+0x3a>
 800837a:	69eb      	ldr	r3, [r5, #28]
 800837c:	6862      	ldr	r2, [r4, #4]
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008384:	6021      	str	r1, [r4, #0]
 8008386:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800838a:	bd70      	pop	{r4, r5, r6, pc}
 800838c:	080090a9 	.word	0x080090a9
 8008390:	08009129 	.word	0x08009129

08008394 <__multadd>:
 8008394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008398:	690d      	ldr	r5, [r1, #16]
 800839a:	4607      	mov	r7, r0
 800839c:	460c      	mov	r4, r1
 800839e:	461e      	mov	r6, r3
 80083a0:	f101 0c14 	add.w	ip, r1, #20
 80083a4:	2000      	movs	r0, #0
 80083a6:	f8dc 3000 	ldr.w	r3, [ip]
 80083aa:	b299      	uxth	r1, r3
 80083ac:	fb02 6101 	mla	r1, r2, r1, r6
 80083b0:	0c1e      	lsrs	r6, r3, #16
 80083b2:	0c0b      	lsrs	r3, r1, #16
 80083b4:	fb02 3306 	mla	r3, r2, r6, r3
 80083b8:	b289      	uxth	r1, r1
 80083ba:	3001      	adds	r0, #1
 80083bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083c0:	4285      	cmp	r5, r0
 80083c2:	f84c 1b04 	str.w	r1, [ip], #4
 80083c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80083ca:	dcec      	bgt.n	80083a6 <__multadd+0x12>
 80083cc:	b30e      	cbz	r6, 8008412 <__multadd+0x7e>
 80083ce:	68a3      	ldr	r3, [r4, #8]
 80083d0:	42ab      	cmp	r3, r5
 80083d2:	dc19      	bgt.n	8008408 <__multadd+0x74>
 80083d4:	6861      	ldr	r1, [r4, #4]
 80083d6:	4638      	mov	r0, r7
 80083d8:	3101      	adds	r1, #1
 80083da:	f7ff ff79 	bl	80082d0 <_Balloc>
 80083de:	4680      	mov	r8, r0
 80083e0:	b928      	cbnz	r0, 80083ee <__multadd+0x5a>
 80083e2:	4602      	mov	r2, r0
 80083e4:	4b0c      	ldr	r3, [pc, #48]	@ (8008418 <__multadd+0x84>)
 80083e6:	480d      	ldr	r0, [pc, #52]	@ (800841c <__multadd+0x88>)
 80083e8:	21ba      	movs	r1, #186	@ 0xba
 80083ea:	f000 fcc9 	bl	8008d80 <__assert_func>
 80083ee:	6922      	ldr	r2, [r4, #16]
 80083f0:	3202      	adds	r2, #2
 80083f2:	f104 010c 	add.w	r1, r4, #12
 80083f6:	0092      	lsls	r2, r2, #2
 80083f8:	300c      	adds	r0, #12
 80083fa:	f7ff f80c 	bl	8007416 <memcpy>
 80083fe:	4621      	mov	r1, r4
 8008400:	4638      	mov	r0, r7
 8008402:	f7ff ffa5 	bl	8008350 <_Bfree>
 8008406:	4644      	mov	r4, r8
 8008408:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800840c:	3501      	adds	r5, #1
 800840e:	615e      	str	r6, [r3, #20]
 8008410:	6125      	str	r5, [r4, #16]
 8008412:	4620      	mov	r0, r4
 8008414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008418:	08009118 	.word	0x08009118
 800841c:	08009129 	.word	0x08009129

08008420 <__hi0bits>:
 8008420:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008424:	4603      	mov	r3, r0
 8008426:	bf36      	itet	cc
 8008428:	0403      	lslcc	r3, r0, #16
 800842a:	2000      	movcs	r0, #0
 800842c:	2010      	movcc	r0, #16
 800842e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008432:	bf3c      	itt	cc
 8008434:	021b      	lslcc	r3, r3, #8
 8008436:	3008      	addcc	r0, #8
 8008438:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800843c:	bf3c      	itt	cc
 800843e:	011b      	lslcc	r3, r3, #4
 8008440:	3004      	addcc	r0, #4
 8008442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008446:	bf3c      	itt	cc
 8008448:	009b      	lslcc	r3, r3, #2
 800844a:	3002      	addcc	r0, #2
 800844c:	2b00      	cmp	r3, #0
 800844e:	db05      	blt.n	800845c <__hi0bits+0x3c>
 8008450:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008454:	f100 0001 	add.w	r0, r0, #1
 8008458:	bf08      	it	eq
 800845a:	2020      	moveq	r0, #32
 800845c:	4770      	bx	lr

0800845e <__lo0bits>:
 800845e:	6803      	ldr	r3, [r0, #0]
 8008460:	4602      	mov	r2, r0
 8008462:	f013 0007 	ands.w	r0, r3, #7
 8008466:	d00b      	beq.n	8008480 <__lo0bits+0x22>
 8008468:	07d9      	lsls	r1, r3, #31
 800846a:	d421      	bmi.n	80084b0 <__lo0bits+0x52>
 800846c:	0798      	lsls	r0, r3, #30
 800846e:	bf49      	itett	mi
 8008470:	085b      	lsrmi	r3, r3, #1
 8008472:	089b      	lsrpl	r3, r3, #2
 8008474:	2001      	movmi	r0, #1
 8008476:	6013      	strmi	r3, [r2, #0]
 8008478:	bf5c      	itt	pl
 800847a:	6013      	strpl	r3, [r2, #0]
 800847c:	2002      	movpl	r0, #2
 800847e:	4770      	bx	lr
 8008480:	b299      	uxth	r1, r3
 8008482:	b909      	cbnz	r1, 8008488 <__lo0bits+0x2a>
 8008484:	0c1b      	lsrs	r3, r3, #16
 8008486:	2010      	movs	r0, #16
 8008488:	b2d9      	uxtb	r1, r3
 800848a:	b909      	cbnz	r1, 8008490 <__lo0bits+0x32>
 800848c:	3008      	adds	r0, #8
 800848e:	0a1b      	lsrs	r3, r3, #8
 8008490:	0719      	lsls	r1, r3, #28
 8008492:	bf04      	itt	eq
 8008494:	091b      	lsreq	r3, r3, #4
 8008496:	3004      	addeq	r0, #4
 8008498:	0799      	lsls	r1, r3, #30
 800849a:	bf04      	itt	eq
 800849c:	089b      	lsreq	r3, r3, #2
 800849e:	3002      	addeq	r0, #2
 80084a0:	07d9      	lsls	r1, r3, #31
 80084a2:	d403      	bmi.n	80084ac <__lo0bits+0x4e>
 80084a4:	085b      	lsrs	r3, r3, #1
 80084a6:	f100 0001 	add.w	r0, r0, #1
 80084aa:	d003      	beq.n	80084b4 <__lo0bits+0x56>
 80084ac:	6013      	str	r3, [r2, #0]
 80084ae:	4770      	bx	lr
 80084b0:	2000      	movs	r0, #0
 80084b2:	4770      	bx	lr
 80084b4:	2020      	movs	r0, #32
 80084b6:	4770      	bx	lr

080084b8 <__i2b>:
 80084b8:	b510      	push	{r4, lr}
 80084ba:	460c      	mov	r4, r1
 80084bc:	2101      	movs	r1, #1
 80084be:	f7ff ff07 	bl	80082d0 <_Balloc>
 80084c2:	4602      	mov	r2, r0
 80084c4:	b928      	cbnz	r0, 80084d2 <__i2b+0x1a>
 80084c6:	4b05      	ldr	r3, [pc, #20]	@ (80084dc <__i2b+0x24>)
 80084c8:	4805      	ldr	r0, [pc, #20]	@ (80084e0 <__i2b+0x28>)
 80084ca:	f240 1145 	movw	r1, #325	@ 0x145
 80084ce:	f000 fc57 	bl	8008d80 <__assert_func>
 80084d2:	2301      	movs	r3, #1
 80084d4:	6144      	str	r4, [r0, #20]
 80084d6:	6103      	str	r3, [r0, #16]
 80084d8:	bd10      	pop	{r4, pc}
 80084da:	bf00      	nop
 80084dc:	08009118 	.word	0x08009118
 80084e0:	08009129 	.word	0x08009129

080084e4 <__multiply>:
 80084e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e8:	4614      	mov	r4, r2
 80084ea:	690a      	ldr	r2, [r1, #16]
 80084ec:	6923      	ldr	r3, [r4, #16]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	bfa8      	it	ge
 80084f2:	4623      	movge	r3, r4
 80084f4:	460f      	mov	r7, r1
 80084f6:	bfa4      	itt	ge
 80084f8:	460c      	movge	r4, r1
 80084fa:	461f      	movge	r7, r3
 80084fc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008500:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008504:	68a3      	ldr	r3, [r4, #8]
 8008506:	6861      	ldr	r1, [r4, #4]
 8008508:	eb0a 0609 	add.w	r6, sl, r9
 800850c:	42b3      	cmp	r3, r6
 800850e:	b085      	sub	sp, #20
 8008510:	bfb8      	it	lt
 8008512:	3101      	addlt	r1, #1
 8008514:	f7ff fedc 	bl	80082d0 <_Balloc>
 8008518:	b930      	cbnz	r0, 8008528 <__multiply+0x44>
 800851a:	4602      	mov	r2, r0
 800851c:	4b44      	ldr	r3, [pc, #272]	@ (8008630 <__multiply+0x14c>)
 800851e:	4845      	ldr	r0, [pc, #276]	@ (8008634 <__multiply+0x150>)
 8008520:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008524:	f000 fc2c 	bl	8008d80 <__assert_func>
 8008528:	f100 0514 	add.w	r5, r0, #20
 800852c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008530:	462b      	mov	r3, r5
 8008532:	2200      	movs	r2, #0
 8008534:	4543      	cmp	r3, r8
 8008536:	d321      	bcc.n	800857c <__multiply+0x98>
 8008538:	f107 0114 	add.w	r1, r7, #20
 800853c:	f104 0214 	add.w	r2, r4, #20
 8008540:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008544:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008548:	9302      	str	r3, [sp, #8]
 800854a:	1b13      	subs	r3, r2, r4
 800854c:	3b15      	subs	r3, #21
 800854e:	f023 0303 	bic.w	r3, r3, #3
 8008552:	3304      	adds	r3, #4
 8008554:	f104 0715 	add.w	r7, r4, #21
 8008558:	42ba      	cmp	r2, r7
 800855a:	bf38      	it	cc
 800855c:	2304      	movcc	r3, #4
 800855e:	9301      	str	r3, [sp, #4]
 8008560:	9b02      	ldr	r3, [sp, #8]
 8008562:	9103      	str	r1, [sp, #12]
 8008564:	428b      	cmp	r3, r1
 8008566:	d80c      	bhi.n	8008582 <__multiply+0x9e>
 8008568:	2e00      	cmp	r6, #0
 800856a:	dd03      	ble.n	8008574 <__multiply+0x90>
 800856c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008570:	2b00      	cmp	r3, #0
 8008572:	d05b      	beq.n	800862c <__multiply+0x148>
 8008574:	6106      	str	r6, [r0, #16]
 8008576:	b005      	add	sp, #20
 8008578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800857c:	f843 2b04 	str.w	r2, [r3], #4
 8008580:	e7d8      	b.n	8008534 <__multiply+0x50>
 8008582:	f8b1 a000 	ldrh.w	sl, [r1]
 8008586:	f1ba 0f00 	cmp.w	sl, #0
 800858a:	d024      	beq.n	80085d6 <__multiply+0xf2>
 800858c:	f104 0e14 	add.w	lr, r4, #20
 8008590:	46a9      	mov	r9, r5
 8008592:	f04f 0c00 	mov.w	ip, #0
 8008596:	f85e 7b04 	ldr.w	r7, [lr], #4
 800859a:	f8d9 3000 	ldr.w	r3, [r9]
 800859e:	fa1f fb87 	uxth.w	fp, r7
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	fb0a 330b 	mla	r3, sl, fp, r3
 80085a8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80085ac:	f8d9 7000 	ldr.w	r7, [r9]
 80085b0:	4463      	add	r3, ip
 80085b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80085b6:	fb0a c70b 	mla	r7, sl, fp, ip
 80085ba:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80085be:	b29b      	uxth	r3, r3
 80085c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80085c4:	4572      	cmp	r2, lr
 80085c6:	f849 3b04 	str.w	r3, [r9], #4
 80085ca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80085ce:	d8e2      	bhi.n	8008596 <__multiply+0xb2>
 80085d0:	9b01      	ldr	r3, [sp, #4]
 80085d2:	f845 c003 	str.w	ip, [r5, r3]
 80085d6:	9b03      	ldr	r3, [sp, #12]
 80085d8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80085dc:	3104      	adds	r1, #4
 80085de:	f1b9 0f00 	cmp.w	r9, #0
 80085e2:	d021      	beq.n	8008628 <__multiply+0x144>
 80085e4:	682b      	ldr	r3, [r5, #0]
 80085e6:	f104 0c14 	add.w	ip, r4, #20
 80085ea:	46ae      	mov	lr, r5
 80085ec:	f04f 0a00 	mov.w	sl, #0
 80085f0:	f8bc b000 	ldrh.w	fp, [ip]
 80085f4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80085f8:	fb09 770b 	mla	r7, r9, fp, r7
 80085fc:	4457      	add	r7, sl
 80085fe:	b29b      	uxth	r3, r3
 8008600:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008604:	f84e 3b04 	str.w	r3, [lr], #4
 8008608:	f85c 3b04 	ldr.w	r3, [ip], #4
 800860c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008610:	f8be 3000 	ldrh.w	r3, [lr]
 8008614:	fb09 330a 	mla	r3, r9, sl, r3
 8008618:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800861c:	4562      	cmp	r2, ip
 800861e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008622:	d8e5      	bhi.n	80085f0 <__multiply+0x10c>
 8008624:	9f01      	ldr	r7, [sp, #4]
 8008626:	51eb      	str	r3, [r5, r7]
 8008628:	3504      	adds	r5, #4
 800862a:	e799      	b.n	8008560 <__multiply+0x7c>
 800862c:	3e01      	subs	r6, #1
 800862e:	e79b      	b.n	8008568 <__multiply+0x84>
 8008630:	08009118 	.word	0x08009118
 8008634:	08009129 	.word	0x08009129

08008638 <__pow5mult>:
 8008638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800863c:	4615      	mov	r5, r2
 800863e:	f012 0203 	ands.w	r2, r2, #3
 8008642:	4607      	mov	r7, r0
 8008644:	460e      	mov	r6, r1
 8008646:	d007      	beq.n	8008658 <__pow5mult+0x20>
 8008648:	4c25      	ldr	r4, [pc, #148]	@ (80086e0 <__pow5mult+0xa8>)
 800864a:	3a01      	subs	r2, #1
 800864c:	2300      	movs	r3, #0
 800864e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008652:	f7ff fe9f 	bl	8008394 <__multadd>
 8008656:	4606      	mov	r6, r0
 8008658:	10ad      	asrs	r5, r5, #2
 800865a:	d03d      	beq.n	80086d8 <__pow5mult+0xa0>
 800865c:	69fc      	ldr	r4, [r7, #28]
 800865e:	b97c      	cbnz	r4, 8008680 <__pow5mult+0x48>
 8008660:	2010      	movs	r0, #16
 8008662:	f7ff fd7f 	bl	8008164 <malloc>
 8008666:	4602      	mov	r2, r0
 8008668:	61f8      	str	r0, [r7, #28]
 800866a:	b928      	cbnz	r0, 8008678 <__pow5mult+0x40>
 800866c:	4b1d      	ldr	r3, [pc, #116]	@ (80086e4 <__pow5mult+0xac>)
 800866e:	481e      	ldr	r0, [pc, #120]	@ (80086e8 <__pow5mult+0xb0>)
 8008670:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008674:	f000 fb84 	bl	8008d80 <__assert_func>
 8008678:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800867c:	6004      	str	r4, [r0, #0]
 800867e:	60c4      	str	r4, [r0, #12]
 8008680:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008684:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008688:	b94c      	cbnz	r4, 800869e <__pow5mult+0x66>
 800868a:	f240 2171 	movw	r1, #625	@ 0x271
 800868e:	4638      	mov	r0, r7
 8008690:	f7ff ff12 	bl	80084b8 <__i2b>
 8008694:	2300      	movs	r3, #0
 8008696:	f8c8 0008 	str.w	r0, [r8, #8]
 800869a:	4604      	mov	r4, r0
 800869c:	6003      	str	r3, [r0, #0]
 800869e:	f04f 0900 	mov.w	r9, #0
 80086a2:	07eb      	lsls	r3, r5, #31
 80086a4:	d50a      	bpl.n	80086bc <__pow5mult+0x84>
 80086a6:	4631      	mov	r1, r6
 80086a8:	4622      	mov	r2, r4
 80086aa:	4638      	mov	r0, r7
 80086ac:	f7ff ff1a 	bl	80084e4 <__multiply>
 80086b0:	4631      	mov	r1, r6
 80086b2:	4680      	mov	r8, r0
 80086b4:	4638      	mov	r0, r7
 80086b6:	f7ff fe4b 	bl	8008350 <_Bfree>
 80086ba:	4646      	mov	r6, r8
 80086bc:	106d      	asrs	r5, r5, #1
 80086be:	d00b      	beq.n	80086d8 <__pow5mult+0xa0>
 80086c0:	6820      	ldr	r0, [r4, #0]
 80086c2:	b938      	cbnz	r0, 80086d4 <__pow5mult+0x9c>
 80086c4:	4622      	mov	r2, r4
 80086c6:	4621      	mov	r1, r4
 80086c8:	4638      	mov	r0, r7
 80086ca:	f7ff ff0b 	bl	80084e4 <__multiply>
 80086ce:	6020      	str	r0, [r4, #0]
 80086d0:	f8c0 9000 	str.w	r9, [r0]
 80086d4:	4604      	mov	r4, r0
 80086d6:	e7e4      	b.n	80086a2 <__pow5mult+0x6a>
 80086d8:	4630      	mov	r0, r6
 80086da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086de:	bf00      	nop
 80086e0:	08009184 	.word	0x08009184
 80086e4:	080090a9 	.word	0x080090a9
 80086e8:	08009129 	.word	0x08009129

080086ec <__lshift>:
 80086ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086f0:	460c      	mov	r4, r1
 80086f2:	6849      	ldr	r1, [r1, #4]
 80086f4:	6923      	ldr	r3, [r4, #16]
 80086f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80086fa:	68a3      	ldr	r3, [r4, #8]
 80086fc:	4607      	mov	r7, r0
 80086fe:	4691      	mov	r9, r2
 8008700:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008704:	f108 0601 	add.w	r6, r8, #1
 8008708:	42b3      	cmp	r3, r6
 800870a:	db0b      	blt.n	8008724 <__lshift+0x38>
 800870c:	4638      	mov	r0, r7
 800870e:	f7ff fddf 	bl	80082d0 <_Balloc>
 8008712:	4605      	mov	r5, r0
 8008714:	b948      	cbnz	r0, 800872a <__lshift+0x3e>
 8008716:	4602      	mov	r2, r0
 8008718:	4b28      	ldr	r3, [pc, #160]	@ (80087bc <__lshift+0xd0>)
 800871a:	4829      	ldr	r0, [pc, #164]	@ (80087c0 <__lshift+0xd4>)
 800871c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008720:	f000 fb2e 	bl	8008d80 <__assert_func>
 8008724:	3101      	adds	r1, #1
 8008726:	005b      	lsls	r3, r3, #1
 8008728:	e7ee      	b.n	8008708 <__lshift+0x1c>
 800872a:	2300      	movs	r3, #0
 800872c:	f100 0114 	add.w	r1, r0, #20
 8008730:	f100 0210 	add.w	r2, r0, #16
 8008734:	4618      	mov	r0, r3
 8008736:	4553      	cmp	r3, sl
 8008738:	db33      	blt.n	80087a2 <__lshift+0xb6>
 800873a:	6920      	ldr	r0, [r4, #16]
 800873c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008740:	f104 0314 	add.w	r3, r4, #20
 8008744:	f019 091f 	ands.w	r9, r9, #31
 8008748:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800874c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008750:	d02b      	beq.n	80087aa <__lshift+0xbe>
 8008752:	f1c9 0e20 	rsb	lr, r9, #32
 8008756:	468a      	mov	sl, r1
 8008758:	2200      	movs	r2, #0
 800875a:	6818      	ldr	r0, [r3, #0]
 800875c:	fa00 f009 	lsl.w	r0, r0, r9
 8008760:	4310      	orrs	r0, r2
 8008762:	f84a 0b04 	str.w	r0, [sl], #4
 8008766:	f853 2b04 	ldr.w	r2, [r3], #4
 800876a:	459c      	cmp	ip, r3
 800876c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008770:	d8f3      	bhi.n	800875a <__lshift+0x6e>
 8008772:	ebac 0304 	sub.w	r3, ip, r4
 8008776:	3b15      	subs	r3, #21
 8008778:	f023 0303 	bic.w	r3, r3, #3
 800877c:	3304      	adds	r3, #4
 800877e:	f104 0015 	add.w	r0, r4, #21
 8008782:	4584      	cmp	ip, r0
 8008784:	bf38      	it	cc
 8008786:	2304      	movcc	r3, #4
 8008788:	50ca      	str	r2, [r1, r3]
 800878a:	b10a      	cbz	r2, 8008790 <__lshift+0xa4>
 800878c:	f108 0602 	add.w	r6, r8, #2
 8008790:	3e01      	subs	r6, #1
 8008792:	4638      	mov	r0, r7
 8008794:	612e      	str	r6, [r5, #16]
 8008796:	4621      	mov	r1, r4
 8008798:	f7ff fdda 	bl	8008350 <_Bfree>
 800879c:	4628      	mov	r0, r5
 800879e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80087a6:	3301      	adds	r3, #1
 80087a8:	e7c5      	b.n	8008736 <__lshift+0x4a>
 80087aa:	3904      	subs	r1, #4
 80087ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80087b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80087b4:	459c      	cmp	ip, r3
 80087b6:	d8f9      	bhi.n	80087ac <__lshift+0xc0>
 80087b8:	e7ea      	b.n	8008790 <__lshift+0xa4>
 80087ba:	bf00      	nop
 80087bc:	08009118 	.word	0x08009118
 80087c0:	08009129 	.word	0x08009129

080087c4 <__mcmp>:
 80087c4:	690a      	ldr	r2, [r1, #16]
 80087c6:	4603      	mov	r3, r0
 80087c8:	6900      	ldr	r0, [r0, #16]
 80087ca:	1a80      	subs	r0, r0, r2
 80087cc:	b530      	push	{r4, r5, lr}
 80087ce:	d10e      	bne.n	80087ee <__mcmp+0x2a>
 80087d0:	3314      	adds	r3, #20
 80087d2:	3114      	adds	r1, #20
 80087d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80087d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80087dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80087e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80087e4:	4295      	cmp	r5, r2
 80087e6:	d003      	beq.n	80087f0 <__mcmp+0x2c>
 80087e8:	d205      	bcs.n	80087f6 <__mcmp+0x32>
 80087ea:	f04f 30ff 	mov.w	r0, #4294967295
 80087ee:	bd30      	pop	{r4, r5, pc}
 80087f0:	42a3      	cmp	r3, r4
 80087f2:	d3f3      	bcc.n	80087dc <__mcmp+0x18>
 80087f4:	e7fb      	b.n	80087ee <__mcmp+0x2a>
 80087f6:	2001      	movs	r0, #1
 80087f8:	e7f9      	b.n	80087ee <__mcmp+0x2a>
	...

080087fc <__mdiff>:
 80087fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008800:	4689      	mov	r9, r1
 8008802:	4606      	mov	r6, r0
 8008804:	4611      	mov	r1, r2
 8008806:	4648      	mov	r0, r9
 8008808:	4614      	mov	r4, r2
 800880a:	f7ff ffdb 	bl	80087c4 <__mcmp>
 800880e:	1e05      	subs	r5, r0, #0
 8008810:	d112      	bne.n	8008838 <__mdiff+0x3c>
 8008812:	4629      	mov	r1, r5
 8008814:	4630      	mov	r0, r6
 8008816:	f7ff fd5b 	bl	80082d0 <_Balloc>
 800881a:	4602      	mov	r2, r0
 800881c:	b928      	cbnz	r0, 800882a <__mdiff+0x2e>
 800881e:	4b3f      	ldr	r3, [pc, #252]	@ (800891c <__mdiff+0x120>)
 8008820:	f240 2137 	movw	r1, #567	@ 0x237
 8008824:	483e      	ldr	r0, [pc, #248]	@ (8008920 <__mdiff+0x124>)
 8008826:	f000 faab 	bl	8008d80 <__assert_func>
 800882a:	2301      	movs	r3, #1
 800882c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008830:	4610      	mov	r0, r2
 8008832:	b003      	add	sp, #12
 8008834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008838:	bfbc      	itt	lt
 800883a:	464b      	movlt	r3, r9
 800883c:	46a1      	movlt	r9, r4
 800883e:	4630      	mov	r0, r6
 8008840:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008844:	bfba      	itte	lt
 8008846:	461c      	movlt	r4, r3
 8008848:	2501      	movlt	r5, #1
 800884a:	2500      	movge	r5, #0
 800884c:	f7ff fd40 	bl	80082d0 <_Balloc>
 8008850:	4602      	mov	r2, r0
 8008852:	b918      	cbnz	r0, 800885c <__mdiff+0x60>
 8008854:	4b31      	ldr	r3, [pc, #196]	@ (800891c <__mdiff+0x120>)
 8008856:	f240 2145 	movw	r1, #581	@ 0x245
 800885a:	e7e3      	b.n	8008824 <__mdiff+0x28>
 800885c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008860:	6926      	ldr	r6, [r4, #16]
 8008862:	60c5      	str	r5, [r0, #12]
 8008864:	f109 0310 	add.w	r3, r9, #16
 8008868:	f109 0514 	add.w	r5, r9, #20
 800886c:	f104 0e14 	add.w	lr, r4, #20
 8008870:	f100 0b14 	add.w	fp, r0, #20
 8008874:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008878:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800887c:	9301      	str	r3, [sp, #4]
 800887e:	46d9      	mov	r9, fp
 8008880:	f04f 0c00 	mov.w	ip, #0
 8008884:	9b01      	ldr	r3, [sp, #4]
 8008886:	f85e 0b04 	ldr.w	r0, [lr], #4
 800888a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800888e:	9301      	str	r3, [sp, #4]
 8008890:	fa1f f38a 	uxth.w	r3, sl
 8008894:	4619      	mov	r1, r3
 8008896:	b283      	uxth	r3, r0
 8008898:	1acb      	subs	r3, r1, r3
 800889a:	0c00      	lsrs	r0, r0, #16
 800889c:	4463      	add	r3, ip
 800889e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80088a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80088a6:	b29b      	uxth	r3, r3
 80088a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80088ac:	4576      	cmp	r6, lr
 80088ae:	f849 3b04 	str.w	r3, [r9], #4
 80088b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80088b6:	d8e5      	bhi.n	8008884 <__mdiff+0x88>
 80088b8:	1b33      	subs	r3, r6, r4
 80088ba:	3b15      	subs	r3, #21
 80088bc:	f023 0303 	bic.w	r3, r3, #3
 80088c0:	3415      	adds	r4, #21
 80088c2:	3304      	adds	r3, #4
 80088c4:	42a6      	cmp	r6, r4
 80088c6:	bf38      	it	cc
 80088c8:	2304      	movcc	r3, #4
 80088ca:	441d      	add	r5, r3
 80088cc:	445b      	add	r3, fp
 80088ce:	461e      	mov	r6, r3
 80088d0:	462c      	mov	r4, r5
 80088d2:	4544      	cmp	r4, r8
 80088d4:	d30e      	bcc.n	80088f4 <__mdiff+0xf8>
 80088d6:	f108 0103 	add.w	r1, r8, #3
 80088da:	1b49      	subs	r1, r1, r5
 80088dc:	f021 0103 	bic.w	r1, r1, #3
 80088e0:	3d03      	subs	r5, #3
 80088e2:	45a8      	cmp	r8, r5
 80088e4:	bf38      	it	cc
 80088e6:	2100      	movcc	r1, #0
 80088e8:	440b      	add	r3, r1
 80088ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80088ee:	b191      	cbz	r1, 8008916 <__mdiff+0x11a>
 80088f0:	6117      	str	r7, [r2, #16]
 80088f2:	e79d      	b.n	8008830 <__mdiff+0x34>
 80088f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80088f8:	46e6      	mov	lr, ip
 80088fa:	0c08      	lsrs	r0, r1, #16
 80088fc:	fa1c fc81 	uxtah	ip, ip, r1
 8008900:	4471      	add	r1, lr
 8008902:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008906:	b289      	uxth	r1, r1
 8008908:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800890c:	f846 1b04 	str.w	r1, [r6], #4
 8008910:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008914:	e7dd      	b.n	80088d2 <__mdiff+0xd6>
 8008916:	3f01      	subs	r7, #1
 8008918:	e7e7      	b.n	80088ea <__mdiff+0xee>
 800891a:	bf00      	nop
 800891c:	08009118 	.word	0x08009118
 8008920:	08009129 	.word	0x08009129

08008924 <__d2b>:
 8008924:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008928:	460f      	mov	r7, r1
 800892a:	2101      	movs	r1, #1
 800892c:	ec59 8b10 	vmov	r8, r9, d0
 8008930:	4616      	mov	r6, r2
 8008932:	f7ff fccd 	bl	80082d0 <_Balloc>
 8008936:	4604      	mov	r4, r0
 8008938:	b930      	cbnz	r0, 8008948 <__d2b+0x24>
 800893a:	4602      	mov	r2, r0
 800893c:	4b23      	ldr	r3, [pc, #140]	@ (80089cc <__d2b+0xa8>)
 800893e:	4824      	ldr	r0, [pc, #144]	@ (80089d0 <__d2b+0xac>)
 8008940:	f240 310f 	movw	r1, #783	@ 0x30f
 8008944:	f000 fa1c 	bl	8008d80 <__assert_func>
 8008948:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800894c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008950:	b10d      	cbz	r5, 8008956 <__d2b+0x32>
 8008952:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008956:	9301      	str	r3, [sp, #4]
 8008958:	f1b8 0300 	subs.w	r3, r8, #0
 800895c:	d023      	beq.n	80089a6 <__d2b+0x82>
 800895e:	4668      	mov	r0, sp
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	f7ff fd7c 	bl	800845e <__lo0bits>
 8008966:	e9dd 1200 	ldrd	r1, r2, [sp]
 800896a:	b1d0      	cbz	r0, 80089a2 <__d2b+0x7e>
 800896c:	f1c0 0320 	rsb	r3, r0, #32
 8008970:	fa02 f303 	lsl.w	r3, r2, r3
 8008974:	430b      	orrs	r3, r1
 8008976:	40c2      	lsrs	r2, r0
 8008978:	6163      	str	r3, [r4, #20]
 800897a:	9201      	str	r2, [sp, #4]
 800897c:	9b01      	ldr	r3, [sp, #4]
 800897e:	61a3      	str	r3, [r4, #24]
 8008980:	2b00      	cmp	r3, #0
 8008982:	bf0c      	ite	eq
 8008984:	2201      	moveq	r2, #1
 8008986:	2202      	movne	r2, #2
 8008988:	6122      	str	r2, [r4, #16]
 800898a:	b1a5      	cbz	r5, 80089b6 <__d2b+0x92>
 800898c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008990:	4405      	add	r5, r0
 8008992:	603d      	str	r5, [r7, #0]
 8008994:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008998:	6030      	str	r0, [r6, #0]
 800899a:	4620      	mov	r0, r4
 800899c:	b003      	add	sp, #12
 800899e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089a2:	6161      	str	r1, [r4, #20]
 80089a4:	e7ea      	b.n	800897c <__d2b+0x58>
 80089a6:	a801      	add	r0, sp, #4
 80089a8:	f7ff fd59 	bl	800845e <__lo0bits>
 80089ac:	9b01      	ldr	r3, [sp, #4]
 80089ae:	6163      	str	r3, [r4, #20]
 80089b0:	3020      	adds	r0, #32
 80089b2:	2201      	movs	r2, #1
 80089b4:	e7e8      	b.n	8008988 <__d2b+0x64>
 80089b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80089ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80089be:	6038      	str	r0, [r7, #0]
 80089c0:	6918      	ldr	r0, [r3, #16]
 80089c2:	f7ff fd2d 	bl	8008420 <__hi0bits>
 80089c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80089ca:	e7e5      	b.n	8008998 <__d2b+0x74>
 80089cc:	08009118 	.word	0x08009118
 80089d0:	08009129 	.word	0x08009129

080089d4 <__sfputc_r>:
 80089d4:	6893      	ldr	r3, [r2, #8]
 80089d6:	3b01      	subs	r3, #1
 80089d8:	2b00      	cmp	r3, #0
 80089da:	b410      	push	{r4}
 80089dc:	6093      	str	r3, [r2, #8]
 80089de:	da08      	bge.n	80089f2 <__sfputc_r+0x1e>
 80089e0:	6994      	ldr	r4, [r2, #24]
 80089e2:	42a3      	cmp	r3, r4
 80089e4:	db01      	blt.n	80089ea <__sfputc_r+0x16>
 80089e6:	290a      	cmp	r1, #10
 80089e8:	d103      	bne.n	80089f2 <__sfputc_r+0x1e>
 80089ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089ee:	f7fe bbfe 	b.w	80071ee <__swbuf_r>
 80089f2:	6813      	ldr	r3, [r2, #0]
 80089f4:	1c58      	adds	r0, r3, #1
 80089f6:	6010      	str	r0, [r2, #0]
 80089f8:	7019      	strb	r1, [r3, #0]
 80089fa:	4608      	mov	r0, r1
 80089fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a00:	4770      	bx	lr

08008a02 <__sfputs_r>:
 8008a02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a04:	4606      	mov	r6, r0
 8008a06:	460f      	mov	r7, r1
 8008a08:	4614      	mov	r4, r2
 8008a0a:	18d5      	adds	r5, r2, r3
 8008a0c:	42ac      	cmp	r4, r5
 8008a0e:	d101      	bne.n	8008a14 <__sfputs_r+0x12>
 8008a10:	2000      	movs	r0, #0
 8008a12:	e007      	b.n	8008a24 <__sfputs_r+0x22>
 8008a14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a18:	463a      	mov	r2, r7
 8008a1a:	4630      	mov	r0, r6
 8008a1c:	f7ff ffda 	bl	80089d4 <__sfputc_r>
 8008a20:	1c43      	adds	r3, r0, #1
 8008a22:	d1f3      	bne.n	8008a0c <__sfputs_r+0xa>
 8008a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008a28 <_vfiprintf_r>:
 8008a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a2c:	460d      	mov	r5, r1
 8008a2e:	b09d      	sub	sp, #116	@ 0x74
 8008a30:	4614      	mov	r4, r2
 8008a32:	4698      	mov	r8, r3
 8008a34:	4606      	mov	r6, r0
 8008a36:	b118      	cbz	r0, 8008a40 <_vfiprintf_r+0x18>
 8008a38:	6a03      	ldr	r3, [r0, #32]
 8008a3a:	b90b      	cbnz	r3, 8008a40 <_vfiprintf_r+0x18>
 8008a3c:	f7fe faee 	bl	800701c <__sinit>
 8008a40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a42:	07d9      	lsls	r1, r3, #31
 8008a44:	d405      	bmi.n	8008a52 <_vfiprintf_r+0x2a>
 8008a46:	89ab      	ldrh	r3, [r5, #12]
 8008a48:	059a      	lsls	r2, r3, #22
 8008a4a:	d402      	bmi.n	8008a52 <_vfiprintf_r+0x2a>
 8008a4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a4e:	f7fe fce0 	bl	8007412 <__retarget_lock_acquire_recursive>
 8008a52:	89ab      	ldrh	r3, [r5, #12]
 8008a54:	071b      	lsls	r3, r3, #28
 8008a56:	d501      	bpl.n	8008a5c <_vfiprintf_r+0x34>
 8008a58:	692b      	ldr	r3, [r5, #16]
 8008a5a:	b99b      	cbnz	r3, 8008a84 <_vfiprintf_r+0x5c>
 8008a5c:	4629      	mov	r1, r5
 8008a5e:	4630      	mov	r0, r6
 8008a60:	f7fe fc04 	bl	800726c <__swsetup_r>
 8008a64:	b170      	cbz	r0, 8008a84 <_vfiprintf_r+0x5c>
 8008a66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a68:	07dc      	lsls	r4, r3, #31
 8008a6a:	d504      	bpl.n	8008a76 <_vfiprintf_r+0x4e>
 8008a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a70:	b01d      	add	sp, #116	@ 0x74
 8008a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a76:	89ab      	ldrh	r3, [r5, #12]
 8008a78:	0598      	lsls	r0, r3, #22
 8008a7a:	d4f7      	bmi.n	8008a6c <_vfiprintf_r+0x44>
 8008a7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a7e:	f7fe fcc9 	bl	8007414 <__retarget_lock_release_recursive>
 8008a82:	e7f3      	b.n	8008a6c <_vfiprintf_r+0x44>
 8008a84:	2300      	movs	r3, #0
 8008a86:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a88:	2320      	movs	r3, #32
 8008a8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a92:	2330      	movs	r3, #48	@ 0x30
 8008a94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008c44 <_vfiprintf_r+0x21c>
 8008a98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a9c:	f04f 0901 	mov.w	r9, #1
 8008aa0:	4623      	mov	r3, r4
 8008aa2:	469a      	mov	sl, r3
 8008aa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008aa8:	b10a      	cbz	r2, 8008aae <_vfiprintf_r+0x86>
 8008aaa:	2a25      	cmp	r2, #37	@ 0x25
 8008aac:	d1f9      	bne.n	8008aa2 <_vfiprintf_r+0x7a>
 8008aae:	ebba 0b04 	subs.w	fp, sl, r4
 8008ab2:	d00b      	beq.n	8008acc <_vfiprintf_r+0xa4>
 8008ab4:	465b      	mov	r3, fp
 8008ab6:	4622      	mov	r2, r4
 8008ab8:	4629      	mov	r1, r5
 8008aba:	4630      	mov	r0, r6
 8008abc:	f7ff ffa1 	bl	8008a02 <__sfputs_r>
 8008ac0:	3001      	adds	r0, #1
 8008ac2:	f000 80a7 	beq.w	8008c14 <_vfiprintf_r+0x1ec>
 8008ac6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ac8:	445a      	add	r2, fp
 8008aca:	9209      	str	r2, [sp, #36]	@ 0x24
 8008acc:	f89a 3000 	ldrb.w	r3, [sl]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	f000 809f 	beq.w	8008c14 <_vfiprintf_r+0x1ec>
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8008adc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ae0:	f10a 0a01 	add.w	sl, sl, #1
 8008ae4:	9304      	str	r3, [sp, #16]
 8008ae6:	9307      	str	r3, [sp, #28]
 8008ae8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008aec:	931a      	str	r3, [sp, #104]	@ 0x68
 8008aee:	4654      	mov	r4, sl
 8008af0:	2205      	movs	r2, #5
 8008af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008af6:	4853      	ldr	r0, [pc, #332]	@ (8008c44 <_vfiprintf_r+0x21c>)
 8008af8:	f7f7 fb72 	bl	80001e0 <memchr>
 8008afc:	9a04      	ldr	r2, [sp, #16]
 8008afe:	b9d8      	cbnz	r0, 8008b38 <_vfiprintf_r+0x110>
 8008b00:	06d1      	lsls	r1, r2, #27
 8008b02:	bf44      	itt	mi
 8008b04:	2320      	movmi	r3, #32
 8008b06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b0a:	0713      	lsls	r3, r2, #28
 8008b0c:	bf44      	itt	mi
 8008b0e:	232b      	movmi	r3, #43	@ 0x2b
 8008b10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b14:	f89a 3000 	ldrb.w	r3, [sl]
 8008b18:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b1a:	d015      	beq.n	8008b48 <_vfiprintf_r+0x120>
 8008b1c:	9a07      	ldr	r2, [sp, #28]
 8008b1e:	4654      	mov	r4, sl
 8008b20:	2000      	movs	r0, #0
 8008b22:	f04f 0c0a 	mov.w	ip, #10
 8008b26:	4621      	mov	r1, r4
 8008b28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b2c:	3b30      	subs	r3, #48	@ 0x30
 8008b2e:	2b09      	cmp	r3, #9
 8008b30:	d94b      	bls.n	8008bca <_vfiprintf_r+0x1a2>
 8008b32:	b1b0      	cbz	r0, 8008b62 <_vfiprintf_r+0x13a>
 8008b34:	9207      	str	r2, [sp, #28]
 8008b36:	e014      	b.n	8008b62 <_vfiprintf_r+0x13a>
 8008b38:	eba0 0308 	sub.w	r3, r0, r8
 8008b3c:	fa09 f303 	lsl.w	r3, r9, r3
 8008b40:	4313      	orrs	r3, r2
 8008b42:	9304      	str	r3, [sp, #16]
 8008b44:	46a2      	mov	sl, r4
 8008b46:	e7d2      	b.n	8008aee <_vfiprintf_r+0xc6>
 8008b48:	9b03      	ldr	r3, [sp, #12]
 8008b4a:	1d19      	adds	r1, r3, #4
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	9103      	str	r1, [sp, #12]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	bfbb      	ittet	lt
 8008b54:	425b      	neglt	r3, r3
 8008b56:	f042 0202 	orrlt.w	r2, r2, #2
 8008b5a:	9307      	strge	r3, [sp, #28]
 8008b5c:	9307      	strlt	r3, [sp, #28]
 8008b5e:	bfb8      	it	lt
 8008b60:	9204      	strlt	r2, [sp, #16]
 8008b62:	7823      	ldrb	r3, [r4, #0]
 8008b64:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b66:	d10a      	bne.n	8008b7e <_vfiprintf_r+0x156>
 8008b68:	7863      	ldrb	r3, [r4, #1]
 8008b6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b6c:	d132      	bne.n	8008bd4 <_vfiprintf_r+0x1ac>
 8008b6e:	9b03      	ldr	r3, [sp, #12]
 8008b70:	1d1a      	adds	r2, r3, #4
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	9203      	str	r2, [sp, #12]
 8008b76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b7a:	3402      	adds	r4, #2
 8008b7c:	9305      	str	r3, [sp, #20]
 8008b7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008c54 <_vfiprintf_r+0x22c>
 8008b82:	7821      	ldrb	r1, [r4, #0]
 8008b84:	2203      	movs	r2, #3
 8008b86:	4650      	mov	r0, sl
 8008b88:	f7f7 fb2a 	bl	80001e0 <memchr>
 8008b8c:	b138      	cbz	r0, 8008b9e <_vfiprintf_r+0x176>
 8008b8e:	9b04      	ldr	r3, [sp, #16]
 8008b90:	eba0 000a 	sub.w	r0, r0, sl
 8008b94:	2240      	movs	r2, #64	@ 0x40
 8008b96:	4082      	lsls	r2, r0
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	3401      	adds	r4, #1
 8008b9c:	9304      	str	r3, [sp, #16]
 8008b9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ba2:	4829      	ldr	r0, [pc, #164]	@ (8008c48 <_vfiprintf_r+0x220>)
 8008ba4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ba8:	2206      	movs	r2, #6
 8008baa:	f7f7 fb19 	bl	80001e0 <memchr>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	d03f      	beq.n	8008c32 <_vfiprintf_r+0x20a>
 8008bb2:	4b26      	ldr	r3, [pc, #152]	@ (8008c4c <_vfiprintf_r+0x224>)
 8008bb4:	bb1b      	cbnz	r3, 8008bfe <_vfiprintf_r+0x1d6>
 8008bb6:	9b03      	ldr	r3, [sp, #12]
 8008bb8:	3307      	adds	r3, #7
 8008bba:	f023 0307 	bic.w	r3, r3, #7
 8008bbe:	3308      	adds	r3, #8
 8008bc0:	9303      	str	r3, [sp, #12]
 8008bc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bc4:	443b      	add	r3, r7
 8008bc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bc8:	e76a      	b.n	8008aa0 <_vfiprintf_r+0x78>
 8008bca:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bce:	460c      	mov	r4, r1
 8008bd0:	2001      	movs	r0, #1
 8008bd2:	e7a8      	b.n	8008b26 <_vfiprintf_r+0xfe>
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	3401      	adds	r4, #1
 8008bd8:	9305      	str	r3, [sp, #20]
 8008bda:	4619      	mov	r1, r3
 8008bdc:	f04f 0c0a 	mov.w	ip, #10
 8008be0:	4620      	mov	r0, r4
 8008be2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008be6:	3a30      	subs	r2, #48	@ 0x30
 8008be8:	2a09      	cmp	r2, #9
 8008bea:	d903      	bls.n	8008bf4 <_vfiprintf_r+0x1cc>
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d0c6      	beq.n	8008b7e <_vfiprintf_r+0x156>
 8008bf0:	9105      	str	r1, [sp, #20]
 8008bf2:	e7c4      	b.n	8008b7e <_vfiprintf_r+0x156>
 8008bf4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	e7f0      	b.n	8008be0 <_vfiprintf_r+0x1b8>
 8008bfe:	ab03      	add	r3, sp, #12
 8008c00:	9300      	str	r3, [sp, #0]
 8008c02:	462a      	mov	r2, r5
 8008c04:	4b12      	ldr	r3, [pc, #72]	@ (8008c50 <_vfiprintf_r+0x228>)
 8008c06:	a904      	add	r1, sp, #16
 8008c08:	4630      	mov	r0, r6
 8008c0a:	f7fd fd03 	bl	8006614 <_printf_float>
 8008c0e:	4607      	mov	r7, r0
 8008c10:	1c78      	adds	r0, r7, #1
 8008c12:	d1d6      	bne.n	8008bc2 <_vfiprintf_r+0x19a>
 8008c14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c16:	07d9      	lsls	r1, r3, #31
 8008c18:	d405      	bmi.n	8008c26 <_vfiprintf_r+0x1fe>
 8008c1a:	89ab      	ldrh	r3, [r5, #12]
 8008c1c:	059a      	lsls	r2, r3, #22
 8008c1e:	d402      	bmi.n	8008c26 <_vfiprintf_r+0x1fe>
 8008c20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c22:	f7fe fbf7 	bl	8007414 <__retarget_lock_release_recursive>
 8008c26:	89ab      	ldrh	r3, [r5, #12]
 8008c28:	065b      	lsls	r3, r3, #25
 8008c2a:	f53f af1f 	bmi.w	8008a6c <_vfiprintf_r+0x44>
 8008c2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c30:	e71e      	b.n	8008a70 <_vfiprintf_r+0x48>
 8008c32:	ab03      	add	r3, sp, #12
 8008c34:	9300      	str	r3, [sp, #0]
 8008c36:	462a      	mov	r2, r5
 8008c38:	4b05      	ldr	r3, [pc, #20]	@ (8008c50 <_vfiprintf_r+0x228>)
 8008c3a:	a904      	add	r1, sp, #16
 8008c3c:	4630      	mov	r0, r6
 8008c3e:	f7fd ff81 	bl	8006b44 <_printf_i>
 8008c42:	e7e4      	b.n	8008c0e <_vfiprintf_r+0x1e6>
 8008c44:	08009280 	.word	0x08009280
 8008c48:	0800928a 	.word	0x0800928a
 8008c4c:	08006615 	.word	0x08006615
 8008c50:	08008a03 	.word	0x08008a03
 8008c54:	08009286 	.word	0x08009286

08008c58 <__swhatbuf_r>:
 8008c58:	b570      	push	{r4, r5, r6, lr}
 8008c5a:	460c      	mov	r4, r1
 8008c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c60:	2900      	cmp	r1, #0
 8008c62:	b096      	sub	sp, #88	@ 0x58
 8008c64:	4615      	mov	r5, r2
 8008c66:	461e      	mov	r6, r3
 8008c68:	da0d      	bge.n	8008c86 <__swhatbuf_r+0x2e>
 8008c6a:	89a3      	ldrh	r3, [r4, #12]
 8008c6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008c70:	f04f 0100 	mov.w	r1, #0
 8008c74:	bf14      	ite	ne
 8008c76:	2340      	movne	r3, #64	@ 0x40
 8008c78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	6031      	str	r1, [r6, #0]
 8008c80:	602b      	str	r3, [r5, #0]
 8008c82:	b016      	add	sp, #88	@ 0x58
 8008c84:	bd70      	pop	{r4, r5, r6, pc}
 8008c86:	466a      	mov	r2, sp
 8008c88:	f000 f848 	bl	8008d1c <_fstat_r>
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	dbec      	blt.n	8008c6a <__swhatbuf_r+0x12>
 8008c90:	9901      	ldr	r1, [sp, #4]
 8008c92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008c96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008c9a:	4259      	negs	r1, r3
 8008c9c:	4159      	adcs	r1, r3
 8008c9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ca2:	e7eb      	b.n	8008c7c <__swhatbuf_r+0x24>

08008ca4 <__smakebuf_r>:
 8008ca4:	898b      	ldrh	r3, [r1, #12]
 8008ca6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ca8:	079d      	lsls	r5, r3, #30
 8008caa:	4606      	mov	r6, r0
 8008cac:	460c      	mov	r4, r1
 8008cae:	d507      	bpl.n	8008cc0 <__smakebuf_r+0x1c>
 8008cb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008cb4:	6023      	str	r3, [r4, #0]
 8008cb6:	6123      	str	r3, [r4, #16]
 8008cb8:	2301      	movs	r3, #1
 8008cba:	6163      	str	r3, [r4, #20]
 8008cbc:	b003      	add	sp, #12
 8008cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cc0:	ab01      	add	r3, sp, #4
 8008cc2:	466a      	mov	r2, sp
 8008cc4:	f7ff ffc8 	bl	8008c58 <__swhatbuf_r>
 8008cc8:	9f00      	ldr	r7, [sp, #0]
 8008cca:	4605      	mov	r5, r0
 8008ccc:	4639      	mov	r1, r7
 8008cce:	4630      	mov	r0, r6
 8008cd0:	f7ff fa72 	bl	80081b8 <_malloc_r>
 8008cd4:	b948      	cbnz	r0, 8008cea <__smakebuf_r+0x46>
 8008cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cda:	059a      	lsls	r2, r3, #22
 8008cdc:	d4ee      	bmi.n	8008cbc <__smakebuf_r+0x18>
 8008cde:	f023 0303 	bic.w	r3, r3, #3
 8008ce2:	f043 0302 	orr.w	r3, r3, #2
 8008ce6:	81a3      	strh	r3, [r4, #12]
 8008ce8:	e7e2      	b.n	8008cb0 <__smakebuf_r+0xc>
 8008cea:	89a3      	ldrh	r3, [r4, #12]
 8008cec:	6020      	str	r0, [r4, #0]
 8008cee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cf2:	81a3      	strh	r3, [r4, #12]
 8008cf4:	9b01      	ldr	r3, [sp, #4]
 8008cf6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008cfa:	b15b      	cbz	r3, 8008d14 <__smakebuf_r+0x70>
 8008cfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d00:	4630      	mov	r0, r6
 8008d02:	f000 f81d 	bl	8008d40 <_isatty_r>
 8008d06:	b128      	cbz	r0, 8008d14 <__smakebuf_r+0x70>
 8008d08:	89a3      	ldrh	r3, [r4, #12]
 8008d0a:	f023 0303 	bic.w	r3, r3, #3
 8008d0e:	f043 0301 	orr.w	r3, r3, #1
 8008d12:	81a3      	strh	r3, [r4, #12]
 8008d14:	89a3      	ldrh	r3, [r4, #12]
 8008d16:	431d      	orrs	r5, r3
 8008d18:	81a5      	strh	r5, [r4, #12]
 8008d1a:	e7cf      	b.n	8008cbc <__smakebuf_r+0x18>

08008d1c <_fstat_r>:
 8008d1c:	b538      	push	{r3, r4, r5, lr}
 8008d1e:	4d07      	ldr	r5, [pc, #28]	@ (8008d3c <_fstat_r+0x20>)
 8008d20:	2300      	movs	r3, #0
 8008d22:	4604      	mov	r4, r0
 8008d24:	4608      	mov	r0, r1
 8008d26:	4611      	mov	r1, r2
 8008d28:	602b      	str	r3, [r5, #0]
 8008d2a:	f7fa fb46 	bl	80033ba <_fstat>
 8008d2e:	1c43      	adds	r3, r0, #1
 8008d30:	d102      	bne.n	8008d38 <_fstat_r+0x1c>
 8008d32:	682b      	ldr	r3, [r5, #0]
 8008d34:	b103      	cbz	r3, 8008d38 <_fstat_r+0x1c>
 8008d36:	6023      	str	r3, [r4, #0]
 8008d38:	bd38      	pop	{r3, r4, r5, pc}
 8008d3a:	bf00      	nop
 8008d3c:	2000050c 	.word	0x2000050c

08008d40 <_isatty_r>:
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	4d06      	ldr	r5, [pc, #24]	@ (8008d5c <_isatty_r+0x1c>)
 8008d44:	2300      	movs	r3, #0
 8008d46:	4604      	mov	r4, r0
 8008d48:	4608      	mov	r0, r1
 8008d4a:	602b      	str	r3, [r5, #0]
 8008d4c:	f7fa fb45 	bl	80033da <_isatty>
 8008d50:	1c43      	adds	r3, r0, #1
 8008d52:	d102      	bne.n	8008d5a <_isatty_r+0x1a>
 8008d54:	682b      	ldr	r3, [r5, #0]
 8008d56:	b103      	cbz	r3, 8008d5a <_isatty_r+0x1a>
 8008d58:	6023      	str	r3, [r4, #0]
 8008d5a:	bd38      	pop	{r3, r4, r5, pc}
 8008d5c:	2000050c 	.word	0x2000050c

08008d60 <_sbrk_r>:
 8008d60:	b538      	push	{r3, r4, r5, lr}
 8008d62:	4d06      	ldr	r5, [pc, #24]	@ (8008d7c <_sbrk_r+0x1c>)
 8008d64:	2300      	movs	r3, #0
 8008d66:	4604      	mov	r4, r0
 8008d68:	4608      	mov	r0, r1
 8008d6a:	602b      	str	r3, [r5, #0]
 8008d6c:	f7fa fb4e 	bl	800340c <_sbrk>
 8008d70:	1c43      	adds	r3, r0, #1
 8008d72:	d102      	bne.n	8008d7a <_sbrk_r+0x1a>
 8008d74:	682b      	ldr	r3, [r5, #0]
 8008d76:	b103      	cbz	r3, 8008d7a <_sbrk_r+0x1a>
 8008d78:	6023      	str	r3, [r4, #0]
 8008d7a:	bd38      	pop	{r3, r4, r5, pc}
 8008d7c:	2000050c 	.word	0x2000050c

08008d80 <__assert_func>:
 8008d80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d82:	4614      	mov	r4, r2
 8008d84:	461a      	mov	r2, r3
 8008d86:	4b09      	ldr	r3, [pc, #36]	@ (8008dac <__assert_func+0x2c>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4605      	mov	r5, r0
 8008d8c:	68d8      	ldr	r0, [r3, #12]
 8008d8e:	b954      	cbnz	r4, 8008da6 <__assert_func+0x26>
 8008d90:	4b07      	ldr	r3, [pc, #28]	@ (8008db0 <__assert_func+0x30>)
 8008d92:	461c      	mov	r4, r3
 8008d94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d98:	9100      	str	r1, [sp, #0]
 8008d9a:	462b      	mov	r3, r5
 8008d9c:	4905      	ldr	r1, [pc, #20]	@ (8008db4 <__assert_func+0x34>)
 8008d9e:	f000 f841 	bl	8008e24 <fiprintf>
 8008da2:	f000 f851 	bl	8008e48 <abort>
 8008da6:	4b04      	ldr	r3, [pc, #16]	@ (8008db8 <__assert_func+0x38>)
 8008da8:	e7f4      	b.n	8008d94 <__assert_func+0x14>
 8008daa:	bf00      	nop
 8008dac:	20000020 	.word	0x20000020
 8008db0:	080092d6 	.word	0x080092d6
 8008db4:	080092a8 	.word	0x080092a8
 8008db8:	0800929b 	.word	0x0800929b

08008dbc <_calloc_r>:
 8008dbc:	b570      	push	{r4, r5, r6, lr}
 8008dbe:	fba1 5402 	umull	r5, r4, r1, r2
 8008dc2:	b93c      	cbnz	r4, 8008dd4 <_calloc_r+0x18>
 8008dc4:	4629      	mov	r1, r5
 8008dc6:	f7ff f9f7 	bl	80081b8 <_malloc_r>
 8008dca:	4606      	mov	r6, r0
 8008dcc:	b928      	cbnz	r0, 8008dda <_calloc_r+0x1e>
 8008dce:	2600      	movs	r6, #0
 8008dd0:	4630      	mov	r0, r6
 8008dd2:	bd70      	pop	{r4, r5, r6, pc}
 8008dd4:	220c      	movs	r2, #12
 8008dd6:	6002      	str	r2, [r0, #0]
 8008dd8:	e7f9      	b.n	8008dce <_calloc_r+0x12>
 8008dda:	462a      	mov	r2, r5
 8008ddc:	4621      	mov	r1, r4
 8008dde:	f7fe fa9b 	bl	8007318 <memset>
 8008de2:	e7f5      	b.n	8008dd0 <_calloc_r+0x14>

08008de4 <__ascii_mbtowc>:
 8008de4:	b082      	sub	sp, #8
 8008de6:	b901      	cbnz	r1, 8008dea <__ascii_mbtowc+0x6>
 8008de8:	a901      	add	r1, sp, #4
 8008dea:	b142      	cbz	r2, 8008dfe <__ascii_mbtowc+0x1a>
 8008dec:	b14b      	cbz	r3, 8008e02 <__ascii_mbtowc+0x1e>
 8008dee:	7813      	ldrb	r3, [r2, #0]
 8008df0:	600b      	str	r3, [r1, #0]
 8008df2:	7812      	ldrb	r2, [r2, #0]
 8008df4:	1e10      	subs	r0, r2, #0
 8008df6:	bf18      	it	ne
 8008df8:	2001      	movne	r0, #1
 8008dfa:	b002      	add	sp, #8
 8008dfc:	4770      	bx	lr
 8008dfe:	4610      	mov	r0, r2
 8008e00:	e7fb      	b.n	8008dfa <__ascii_mbtowc+0x16>
 8008e02:	f06f 0001 	mvn.w	r0, #1
 8008e06:	e7f8      	b.n	8008dfa <__ascii_mbtowc+0x16>

08008e08 <__ascii_wctomb>:
 8008e08:	4603      	mov	r3, r0
 8008e0a:	4608      	mov	r0, r1
 8008e0c:	b141      	cbz	r1, 8008e20 <__ascii_wctomb+0x18>
 8008e0e:	2aff      	cmp	r2, #255	@ 0xff
 8008e10:	d904      	bls.n	8008e1c <__ascii_wctomb+0x14>
 8008e12:	228a      	movs	r2, #138	@ 0x8a
 8008e14:	601a      	str	r2, [r3, #0]
 8008e16:	f04f 30ff 	mov.w	r0, #4294967295
 8008e1a:	4770      	bx	lr
 8008e1c:	700a      	strb	r2, [r1, #0]
 8008e1e:	2001      	movs	r0, #1
 8008e20:	4770      	bx	lr
	...

08008e24 <fiprintf>:
 8008e24:	b40e      	push	{r1, r2, r3}
 8008e26:	b503      	push	{r0, r1, lr}
 8008e28:	4601      	mov	r1, r0
 8008e2a:	ab03      	add	r3, sp, #12
 8008e2c:	4805      	ldr	r0, [pc, #20]	@ (8008e44 <fiprintf+0x20>)
 8008e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e32:	6800      	ldr	r0, [r0, #0]
 8008e34:	9301      	str	r3, [sp, #4]
 8008e36:	f7ff fdf7 	bl	8008a28 <_vfiprintf_r>
 8008e3a:	b002      	add	sp, #8
 8008e3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e40:	b003      	add	sp, #12
 8008e42:	4770      	bx	lr
 8008e44:	20000020 	.word	0x20000020

08008e48 <abort>:
 8008e48:	b508      	push	{r3, lr}
 8008e4a:	2006      	movs	r0, #6
 8008e4c:	f000 f82c 	bl	8008ea8 <raise>
 8008e50:	2001      	movs	r0, #1
 8008e52:	f7fa fa7e 	bl	8003352 <_exit>

08008e56 <_raise_r>:
 8008e56:	291f      	cmp	r1, #31
 8008e58:	b538      	push	{r3, r4, r5, lr}
 8008e5a:	4605      	mov	r5, r0
 8008e5c:	460c      	mov	r4, r1
 8008e5e:	d904      	bls.n	8008e6a <_raise_r+0x14>
 8008e60:	2316      	movs	r3, #22
 8008e62:	6003      	str	r3, [r0, #0]
 8008e64:	f04f 30ff 	mov.w	r0, #4294967295
 8008e68:	bd38      	pop	{r3, r4, r5, pc}
 8008e6a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008e6c:	b112      	cbz	r2, 8008e74 <_raise_r+0x1e>
 8008e6e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e72:	b94b      	cbnz	r3, 8008e88 <_raise_r+0x32>
 8008e74:	4628      	mov	r0, r5
 8008e76:	f000 f831 	bl	8008edc <_getpid_r>
 8008e7a:	4622      	mov	r2, r4
 8008e7c:	4601      	mov	r1, r0
 8008e7e:	4628      	mov	r0, r5
 8008e80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e84:	f000 b818 	b.w	8008eb8 <_kill_r>
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d00a      	beq.n	8008ea2 <_raise_r+0x4c>
 8008e8c:	1c59      	adds	r1, r3, #1
 8008e8e:	d103      	bne.n	8008e98 <_raise_r+0x42>
 8008e90:	2316      	movs	r3, #22
 8008e92:	6003      	str	r3, [r0, #0]
 8008e94:	2001      	movs	r0, #1
 8008e96:	e7e7      	b.n	8008e68 <_raise_r+0x12>
 8008e98:	2100      	movs	r1, #0
 8008e9a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	4798      	blx	r3
 8008ea2:	2000      	movs	r0, #0
 8008ea4:	e7e0      	b.n	8008e68 <_raise_r+0x12>
	...

08008ea8 <raise>:
 8008ea8:	4b02      	ldr	r3, [pc, #8]	@ (8008eb4 <raise+0xc>)
 8008eaa:	4601      	mov	r1, r0
 8008eac:	6818      	ldr	r0, [r3, #0]
 8008eae:	f7ff bfd2 	b.w	8008e56 <_raise_r>
 8008eb2:	bf00      	nop
 8008eb4:	20000020 	.word	0x20000020

08008eb8 <_kill_r>:
 8008eb8:	b538      	push	{r3, r4, r5, lr}
 8008eba:	4d07      	ldr	r5, [pc, #28]	@ (8008ed8 <_kill_r+0x20>)
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	4608      	mov	r0, r1
 8008ec2:	4611      	mov	r1, r2
 8008ec4:	602b      	str	r3, [r5, #0]
 8008ec6:	f7fa fa34 	bl	8003332 <_kill>
 8008eca:	1c43      	adds	r3, r0, #1
 8008ecc:	d102      	bne.n	8008ed4 <_kill_r+0x1c>
 8008ece:	682b      	ldr	r3, [r5, #0]
 8008ed0:	b103      	cbz	r3, 8008ed4 <_kill_r+0x1c>
 8008ed2:	6023      	str	r3, [r4, #0]
 8008ed4:	bd38      	pop	{r3, r4, r5, pc}
 8008ed6:	bf00      	nop
 8008ed8:	2000050c 	.word	0x2000050c

08008edc <_getpid_r>:
 8008edc:	f7fa ba21 	b.w	8003322 <_getpid>

08008ee0 <_init>:
 8008ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ee2:	bf00      	nop
 8008ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ee6:	bc08      	pop	{r3}
 8008ee8:	469e      	mov	lr, r3
 8008eea:	4770      	bx	lr

08008eec <_fini>:
 8008eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eee:	bf00      	nop
 8008ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ef2:	bc08      	pop	{r3}
 8008ef4:	469e      	mov	lr, r3
 8008ef6:	4770      	bx	lr
