<profile>

<section name = "Vitis HLS Report for 'inference'" level="0">
<item name = "Date">Mon Feb 10 13:36:16 2025
</item>
<item name = "Version">2024.2.1 (Build 5263293 on Dec 12 2024)</item>
<item name = "Project">harness</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.03 ns, 2.892 ns, 0.82 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">31, ?, 93.930 ns, ?, 31, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dut_fu_62">dut, 28, 28, 84.840 ns, 84.840 ns, 17, 17, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_87_1">30, ?, 30, -, -, 1 ~ ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 47, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 94, 10254, 25305, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 34, -</column>
<column name="Register">-, -, 69, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dut_fu_62">dut, 0, 94, 10254, 25305, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="e_4_fu_92_p2">+, 0, 0, 31, 31, 1</column>
<column name="icmp_ln87_fu_98_p2">icmp, 0, 0, 12, 31, 31</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dut_fu_62_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_done">1, 2, 1, 2</column>
<column name="e_fu_52">32, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dut_fu_62_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dut_fu_62_ap_ready">1, 0, 1, 0</column>
<column name="e_fu_52">31, 0, 31, 0</column>
<column name="empty_reg_115">31, 0, 31, 0</column>
<column name="grp_dut_fu_62_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, inference, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, inference, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, inference, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, inference, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, inference, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, inference, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, inference, return value</column>
<column name="numEvents">in, 32, ap_none, numEvents, pointer</column>
<column name="inputStream_0_dout">in, 296, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_0_empty_n">in, 1, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_0_read">out, 1, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_0_num_data_valid">in, 3, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_0_fifo_cap">in, 3, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_1_dout">in, 296, ap_fifo, inputStream_1, pointer</column>
<column name="inputStream_1_empty_n">in, 1, ap_fifo, inputStream_1, pointer</column>
<column name="inputStream_1_read">out, 1, ap_fifo, inputStream_1, pointer</column>
<column name="inputStream_1_num_data_valid">in, 3, ap_fifo, inputStream_1, pointer</column>
<column name="inputStream_1_fifo_cap">in, 3, ap_fifo, inputStream_1, pointer</column>
<column name="outputStream_0_din">out, 128, ap_fifo, outputStream_0, pointer</column>
<column name="outputStream_0_full_n">in, 1, ap_fifo, outputStream_0, pointer</column>
<column name="outputStream_0_write">out, 1, ap_fifo, outputStream_0, pointer</column>
<column name="outputStream_0_num_data_valid">in, 32, ap_fifo, outputStream_0, pointer</column>
<column name="outputStream_0_fifo_cap">in, 32, ap_fifo, outputStream_0, pointer</column>
<column name="outputStream_1_din">out, 128, ap_fifo, outputStream_1, pointer</column>
<column name="outputStream_1_full_n">in, 1, ap_fifo, outputStream_1, pointer</column>
<column name="outputStream_1_write">out, 1, ap_fifo, outputStream_1, pointer</column>
<column name="outputStream_1_num_data_valid">in, 32, ap_fifo, outputStream_1, pointer</column>
<column name="outputStream_1_fifo_cap">in, 32, ap_fifo, outputStream_1, pointer</column>
<column name="lastStream_din">out, 1, ap_fifo, lastStream, pointer</column>
<column name="lastStream_full_n">in, 1, ap_fifo, lastStream, pointer</column>
<column name="lastStream_almost_full_n">in, 1, ap_fifo, lastStream, pointer</column>
<column name="lastStream_write">out, 1, ap_fifo, lastStream, pointer</column>
<column name="lastStream_num_data_valid">in, 32, ap_fifo, lastStream, pointer</column>
<column name="lastStream_fifo_cap">in, 32, ap_fifo, lastStream, pointer</column>
<column name="lastStream_1_din">out, 1, ap_fifo, lastStream_1, pointer</column>
<column name="lastStream_1_full_n">in, 1, ap_fifo, lastStream_1, pointer</column>
<column name="lastStream_1_almost_full_n">in, 1, ap_fifo, lastStream_1, pointer</column>
<column name="lastStream_1_write">out, 1, ap_fifo, lastStream_1, pointer</column>
<column name="lastStream_1_num_data_valid">in, 32, ap_fifo, lastStream_1, pointer</column>
<column name="lastStream_1_fifo_cap">in, 32, ap_fifo, lastStream_1, pointer</column>
<column name="numStream_dout">in, 32, ap_fifo, numStream, pointer</column>
<column name="numStream_empty_n">in, 1, ap_fifo, numStream, pointer</column>
<column name="numStream_read">out, 1, ap_fifo, numStream, pointer</column>
<column name="numStream_num_data_valid">in, 14, ap_fifo, numStream, pointer</column>
<column name="numStream_fifo_cap">in, 14, ap_fifo, numStream, pointer</column>
</table>
</item>
</section>
</profile>
