# The-Verilog-Sonnets
A curated collection of digital designsâ€”testbenches, architectures, and playful abstractions. This is engineering as literature: each module a paragraph, each waveform a feeling.

# ğŸ’“ my_heart â€” a poetic hardware module

> â€œIn the silence between two clock pulses,  
> something tender begins to count again.â€

---

## ğŸŒ¸ What is this?

This is not just hardware â€”  
Itâ€™s a tiny Verilog design shaped like a **heartbeat**.  
It models a 2-bit heart that grows stronger with each rising clock edge...  
unless a reset returns it to stillness.

A metaphor in logic gates.

---

## âš™ï¸ Files

- `my_heart.v` â€“ The top-level module  
- `heart_tb.v` â€“ A testbench that feeds it time and pain  


