$date
	Thu Oct 16 15:12:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_nbit_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ en $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 & d [3:0] $end
$var wire 1 $ en $end
$var wire 4 ' q [3:0] $end
$var wire 1 % rst $end
$var reg 4 ( q_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
b0 &
1%
0$
b0 #
0"
bx !
$end
#5000
b0 !
b0 '
b0 (
1"
#10000
0"
b1010 #
b1010 &
1$
0%
#15000
b1010 !
b1010 '
b1010 (
1"
#20000
0"
b1111 #
b1111 &
0$
#25000
1"
#30000
0"
b101 #
b101 &
1$
#35000
b101 !
b101 '
b101 (
1"
#40000
0"
1%
#45000
b0 !
b0 '
b0 (
1"
#50000
0"
b1100 #
b1100 &
0%
#55000
b1100 !
b1100 '
b1100 (
1"
#60000
0"
