#---------------------------------------------------------------------
# start session at Tue Jan 3 14:05:30 2023
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
----------------------------------------------------------------------------------
|     Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019     | 
| Running on localhost.localdomain 4cores 7.3GBytes 2.6GHz 64bits mode pid 21619 | 
|              Copyright (c) 2003-2019 Mentor Graphics Corporation               | 
|                              All Rights Reserved                               | 
|          THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION           | 
|              WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION              | 
|               OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.                | 
----------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> start
Nitro-SoC> source flow_scripts/0_import.tcl 

#####################################################
## Nitro Reference Flow : Import Stage             ##
## Version : 2019.1.R2                             ##
## Imports technology & design info to prepare     ##
## design for NRF place and route.                 ##
#####################################################

info UI33: performed source of import_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1660M, PVMEM - 1660M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1660M, PVMEM - 1660M)
Loading utility util::nrf_utils
Loading utility util::save_nrf_import_vars
NRF info: Checking import variables
NRF warning: Array variable MGC_aocv_library is not defined. Please review/update import_variables.tcl.
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/tm.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1660M, PVMEM - 1660M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/8.5/msgcat-1.4.2.tm for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1660M, PVMEM - 1660M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/clock.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1660M, PVMEM - 1660M)
Storing TCL variables as db root property
NRF info: MGC_libDbPath :  doesn't exist, Running library setup part of import stage and generate libs.db
NRF info: Since TECHNO RULE File is not provided or does not exist, technology rules must come from tech lef
NRF info: Reading TECH LEF File
info UI35: Reading LEF file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//lib_data/NangateOpenCellLibrary.tech.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.tech' library...
warning SDBLEF112: A manufacturing grid definition in the DB irrelevant to what is defined in the tech LEF for MANUFACTURINGGRID
info SDB2: Layer 'poly' added.
info SDB2: Layer 'active' added.
info SDB2: Layer 'metal1' added.
info SDB2: Layer 'via1' added.
info SDB2: Layer 'metal2' added.
info SDB2: Layer 'via2' added.
info SDB2: Layer 'metal3' added.
info SDB2: Layer 'via3' added.
info SDB2: Layer 'metal4' added.
info SDB2: Layer 'via4' added.
info SDB2: Layer 'metal5' added.
info SDB2: Layer 'via5' added.
info SDB2: Layer 'metal6' added.
info SDB2: Layer 'via6' added.
info SDB2: Layer 'metal7' added.
info SDB2: Layer 'via7' added.
info SDB2: Layer 'metal8' added.
info SDB2: Layer 'via8' added.
info SDB2: Layer 'metal9' added.
info SDB2: Layer 'via9' added.
info SDB2: Layer 'metal10' added.
info SDB2: Layer 'OVERLAP' added.
info SDBLEF15: Via rule 'Via1Array-0' added.
info SDBLEF15: Via rule 'Via1Array-1' added.
info SDBLEF15: Via rule 'Via1Array-2' added.
info SDBLEF15: Via rule 'Via1Array-3' added.
info SDBLEF15: Via rule 'Via1Array-4' added.
info SDBLEF15: Via rule 'Via2Array-0' added.
info SDBLEF15: Via rule 'Via2Array-1' added.
info SDBLEF15: Via rule 'Via2Array-2' added.
info SDBLEF15: Via rule 'Via2Array-3' added.
info SDBLEF15: Via rule 'Via2Array-4' added.
info SDBLEF15: Via rule 'Via3Array-0' added.
info SDBLEF15: Via rule 'Via3Array-1' added.
info SDBLEF15: Via rule 'Via3Array-2' added.
info SDBLEF15: Via rule 'Via4Array-0' added.
info SDBLEF15: Via rule 'Via5Array-0' added.
info SDBLEF15: Via rule 'Via6Array-0' added.
info SDBLEF15: Via rule 'Via7Array-0' added.
info SDBLEF15: Via rule 'Via8Array-0' added.
info SDBLEF15: Via rule 'Via9Array-0' added.
info SDB2: Layer 'CO' added.
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 167M, CVMEM - 1660M, PVMEM - 1660M)
NRF info: Reading Cell LEF Files
info UI35: Reading LEF file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//lib_data/NangateOpenCellLibrary.macro.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.macro' library...
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 168M, CVMEM - 1660M, PVMEM - 1660M)
NRF info: Load new_rc technology .PTF
info LIB65: Identified 'ptf' format in file 'NCSU_FreePDK_45nm.ptf'
warning LIB47: Unknown library keyword 'thickness_unit' at line 15.
warning LIB4: Layer 'contact' is not defined in LEF.
warning LIB4: Layer 'diffco' is not defined in LEF.
info LIB40: Library file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//lib_data/NCSU_FreePDK_45nm.ptf' containing library group(s) 'master_techFreePDK45 ' (renamed using prefix: 'new_rc') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1660M, PVMEM - 1660M)
info LIB65: Identified 'liberty' format in file 'NangateOpenCellLibrary_typical.lib'
info LIB40: Library file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//lib_data/NangateOpenCellLibrary_typical.lib' containing library group(s) 'NangateOpenCellLibrary ' (renamed using prefix: 'new_pvt') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 175M, CVMEM - 1660M, PVMEM - 1660M)
warning UI7: Argument '-select' already specified; using last value 'true'.
Routing lib vias have been created
Routing lib vias have been selected
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/libs.db'.
info Writing libraries...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 177M, CVMEM - 1690M, PVMEM - 1782M)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reading netlist /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//verilog/demo_fp_mul.syn.v
info VLOG8: Reading verilog file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//verilog/demo_fp_mul.syn.v'.
warning SDB78: Removed 1 floating nets in hier 'unsigned_seq_multiplier'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
warning SDB78: Removed 3 floating nets in hier 'fp_mul'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
info VLOG2: Parsed 3 modules.
info SDB3: Top design set to 'fp_mul'.
warning SDB29: After linking, there are 28 dont_modify and 28 driverless nets.
info UI33: performed verilog read for 0 sec (CPU time: 0 sec; MEM: RSS - 177M, CVMEM - 1690M, PVMEM - 1782M)
NRF info: Info: Setting delay model to voltage
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl


########################
### FLOORPLAN: Start ###
########################

### FLOORPLAN: Sourcing floorplan variable settings file. ###
info UI33: performed source of floorplan_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 177M, CVMEM - 1690M, PVMEM - 1782M)
Loading utility util::nrf_utils
NRF info: Checking floorplan variables

### FLOORPLAN: Checking technology ###
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 177M, CVMEM - 1690M, PVMEM - 1782M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI34: no objects were found for '*'
NRF info: Design is not MV, but reading UPF file for power intent.
info UI420: Supply net 'VDD' inferred as power.
info UI420: Supply net 'VSS' inferred as ground.
info UI419: Adding port 'VDD' to current scope '/'.
info UI33: performed source of /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//constraints/demo_adder.85.upf for 0 sec (CPU time: 0 sec; MEM: RSS - 178M, CVMEM - 1690M, PVMEM - 1782M)

### FLOORPLAN: Creating the chip based on utilization ###
info CSDB79: Snapped chip dimensions to manufacturing grid.
info CSDB75: Core area resized to fit integral number of core row sites.
info CSDB76: Core area resized to fit integral number of core row sites.
info DUM203: create_chip: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.

### FLOORPLAN: Creating rows ###
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 36 objects (out of 36 objects)
info UI49: 34 rows were created

### FLOORPLAN: Creating tracks ###
warning UI137: The precision for 'angstrom' has been set to the minimum of '4'
info UI49: creating 360 horizontal track starting at 0 with step 0.1400
info UI49: creating 260 vertical track starting at 0 with step 0.1900
info UI49: creating 360 horizontal track starting at 0 with step 0.1400
info UI49: creating 176 vertical track starting at 0 with step 0.2800
info UI49: creating 180 horizontal track starting at 0 with step 0.2800
info UI49: creating 176 vertical track starting at 0 with step 0.2800
info UI49: creating 63 horizontal track starting at 0 with step 0.8000
info UI49: creating 62 vertical track starting at 0 with step 0.8000
info UI49: creating 31 horizontal track starting at 0 with step 1.6000
info UI49: creating 31 vertical track starting at 0 with step 1.6000
info UI34: no objects were found for '*'
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

info UI49: updated global design rule(s): max_layer

### FLOORPLAN: Creating the supply network ###
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl
------------------------------------
| Prepared rails for domain PD_TOP |
|-------+--------+-----------------|
|       | metal1 | Total           | 
|-------+--------+-----------------|
| VDD   | 34     | 34              | 
|-------+--------+-----------------|
| VSS   | 34     | 34              | 
|-------+--------+-----------------|
| Total | 68     | 68              | 
------------------------------------

--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 17     | 17    | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| Total | 35     | 35    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| VDD   | 17     | 17    | 
|-------+--------+-------|
| Total | 35     | 35    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| VDD   | 17     | 17    | 
|-------+--------+-------|
| Total | 35     | 35    | 
--------------------------

info UI33: performed Create PG rails for 0 sec (CPU time: 0 sec; MEM: RSS - 181M, CVMEM - 1690M, PVMEM - 1782M)
warning PGR151: Spacing for net VSS has been set into 1400a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VDD   | 176    | 176   | 
|-------+--------+-------|
| VSS   | 174    | 174   | 
|-------+--------+-------|
| Total | 350    | 350   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 87     | 87    | 
|-------+--------+-------|
| VDD   | 88     | 88    | 
|-------+--------+-------|
| Total | 175    | 175   | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 87     | 87    | 
|-------+--------+-------|
| VDD   | 88     | 88    | 
|-------+--------+-------|
| Total | 175    | 175   | 
--------------------------

PGR_WARN: Checked 175 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 181M, CVMEM - 1690M, PVMEM - 1782M)
Inserting PG vias in partition fp_mul
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 50% 100% 
Processing metal8: 50% 100% 
Processing metal9: 50% 100% 
Processing metal10: 50% 100% 
--------------------------------------------------------------------------------------------------------------------
|                                        PG wire stats in partition fp_mul                                         |
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
|               | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | Total | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Wires         | 35     | 0      | 0      | 0      | 0      | 175    | 0      | 0      | 0      | 0       | 210   | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Overlaps      | 2958   | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 2958  | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Existing vias | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 0     | 
--------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
|                                PG via insertion stats in partition fp_mul                                 |
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
|                       | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | Stack vias | Total | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Successfully inserted | 2958 | 2958 | 2958 | 2958 | 2958 | 0    | 0    | 0    | 0    | 2958       | 14790 | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Lib via failed        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| DRC failed            | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
-------------------------------------------------------------------------------------------------------------

info UI33: performed Insert PG vias for 0 sec (CPU time: 0 sec; MEM: RSS - 185M, CVMEM - 1690M, PVMEM - 1782M)
info PGR187: Wire trimmed.   location: (10000 261150 10900 262850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 261150 483100 262850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 37150 10900 38850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 37150 483100 38850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 65150 10900 66850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 65150 483100 66850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 93150 10900 94850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 93150 483100 94850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 121150 10900 122850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 121150 483100 122850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 149150 10900 150850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 149150 483100 150850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 177150 10900 178850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 177150 483100 178850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 205150 10900 206850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 205150 483100 206850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 233150 10900 234850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 233150 483100 234850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 9150 10900 10850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 9150 483100 10850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 289150 10900 290850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 289150 483100 290850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 317150 10900 318850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 317150 483100 318850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 345150 10900 346850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 345150 483100 346850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 373150 10900 374850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 373150 483100 374850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 401150 10900 402850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 401150 483100 402850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 429150 10900 430850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 429150 483100 430850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 457150 10900 458850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 457150 483100 458850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 485150 10900 486850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 485150 483100 486850) on layer metal1
info PGR187: Wire trimmed.   location: (184500 2000 185900 9150) on layer metal6
info PGR187: Wire trimmed.   location: (184500 486850 185900 502000) on layer metal6
info PGR187: Wire trimmed.   location: (128500 2000 129900 9150) on layer metal6
info PGR187: Wire trimmed.   location: (128500 486850 129900 502000) on layer metal6
info PGR187: Wire trimmed.   location: (134100 2000 135500 9150) on layer metal6
info PGR187: Wire trimmed.   location: (134100 486850 135500 502000) on layer metal6
info PGR187: Wire trimmed.   location: (139700 2000 141100 9150) on layer metal6
info PGR187: Wire trimmed.   location: (139700 486850 141100 502000) on layer metal6
info PGR187: Wire trimmed.   location: (145300 2000 146700 9150) on layer metal6
info PGR187: Wire trimmed.   location: (145300 486850 146700 502000) on layer metal6
info PGR187: Wire trimmed.   location: (150900 2000 152300 9150) on layer metal6
info PGR187: Wire trimmed.   location: (150900 486850 152300 502000) on layer metal6
info PGR187: Wire trimmed.   location: (156500 2000 157900 9150) on layer metal6
info PGR187: Wire trimmed.   location: (156500 486850 157900 502000) on layer metal6
Discovered 2 tail wires and vias in net 'VSS'
Removed 2 tail wires and vias from net 'VSS'
Trimmed 103 wires in net 'VSS'
Discovered 4 tail wires and vias in net 'VDD'
Removed 4 tail wires and vias from net 'VDD'
Trimmed 101 wires in net 'VDD'

Discovered 6 tail wires and vias in PG nets in partition 'fp_mul'
Removed 6 tail wires and vias from PG nets in partition 'fp_mul'
Trimmed 204 PG wires in partition 'fp_mul'

info UI: 100 (out of 828) 'PGR187' messages were written to the session log file
info UI33: performed trim PG routing for 0 sec (CPU time: 0 sec; MEM: RSS - 185M, CVMEM - 1690M, PVMEM - 1782M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 185M, CVMEM - 1690M, PVMEM - 1782M)
warning CSDB87: Property name 'placed' has been deprecated. Use 'placed_state'.

### FLOORPLAN: Quick place of std cells to perform IO placement. ###
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition fp_mul (started at Tue Jan 3 14:05:54 2023)
warning PLC2012: The port 'rst' is not fixed.
warning PLC2012: The port 'clk' is not fixed.
info PLACING CELLS using 2 cores.
info PLX: 10% 30% 50% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 33% 66% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 16% 33% 50% 66% 83% 100%
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
info DUM207: place_timing: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_timing: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
info Total Bounding-Box Half-Perimeter Wirelength  = 2.299896e+07
Report 'placement': Placement Report
Generated on Tue Jan 3 14:05:55 2023
  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  |===== 1
45  |================ 3
50  |======================================================================== 13
55  |============================================ 8
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 1 sec (CPU time: 1 sec; MEM: RSS - 193M, CVMEM - 1690M, PVMEM - 1995M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Tue Jan 3 14:05:55 2023)

All Parameters are Set to Default Values for 'config_place_detail'

Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 200 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 500 on metal2 layer. Use partition value.
 core  lib cells:  134 with    134 unique orients.
Calculated access for 533 core library pins:
 Ideal   :    48 pins (via ongrid,  completely inside of pin)
 Good    :   108 pins (via ongrid,  no violations)
 Offgrid :   377 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/500, Y: 1400/200
Done in 0.1 (0.3 CPU) seconds, used 0 MB
info PG blockages 'from_rail_vias' are enabled.
info PG blockages 'from_stripes' are disabled.
Creating lib cell PG blockages: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
-------------------------------------------------------------------------
|                             PG structure                              |
|--------------+------------------+------------------+------------------|
|              | via1/metal1      | via2/metal2      | via3/metal3      | 
|--------------+------------------+------------------+------------------|
| Power vias   | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Power width  | 1700 (100.00%)   | -                | -                | 
|--------------+------------------+------------------+------------------|
| Ground vias  | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Ground width | 1700 (100.00%)   | -                | -                | 
-------------------------------------------------------------------------

info UI33: performed Library cell PG blockage preparation for 0 sec (CPU time: 0 sec; MEM: RSS - 195M, CVMEM - 1690M, PVMEM - 1995M)
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 34 cut rows, with average utilization 54.146%, utilization with cell bloats 54.146%.
info DP116: Legalizer has initial 509 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 509 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 509, cells moved: 509, total movement: 369.946, max movement: 2.74229, average movement: 0.726809.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 509. First few cells with largest displacements:
info DP110: 2.74 rows, from {76068 187376, N} to {42300 192000, FS}, cell unsigned_seq_multiplier_dut/Accumulator_reg[9].
info DP110: 2.74 rows, from {124687 190416, N} to {87900 192000, FS}, cell unsigned_seq_multiplier_dut/Accumulator_reg[10].
info DP110: 2.69 rows, from {290145 16228, N} to {321600 10000, N}, cell b_reg[25].
info DP110: 2.67 rows, from {261255 17452, N} to {230400 24000, FS}, cell a_reg[25].
info DP110: 2.64 rows, from {342363 465610, N} to {372900 472000, FS}, cell b_reg[7].
info DP111: Legalization summary: total movable cells: 509, cells moved: 509, total movement: 369.946, max movement: 2.74229, average movement: 0.726809.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 509                 | 509         | 369.946                | 2.74229      | 0.726809         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 197M, CVMEM - 1690M, PVMEM - 1995M)

### FLOORPLAN: Placing ports/pins ###
info using min_layer = metal2
info using max_layer = metal10
info Collected pin constraints
info Placing scalar pins ...
info Placed 99 pins (out of 99).
info UI33: performed fast pin placer for 0 sec (CPU time: 0 sec; MEM: RSS - 198M, CVMEM - 1690M, PVMEM - 1995M)

### FLOORPLAN: Checking pin placement ###
info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 260
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 180
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 63
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 62
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 31
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 31
info Checking partition 'fp_mul' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 260
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 180
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 63
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 62
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 31
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 31
info Check pin placement
    Total pins: 99
info Check completed.
    Total violations: 4
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 2     | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 2     | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 198M, CVMEM - 1690M, PVMEM - 1995M)

### FLOORPLAN: Checking floorplan ###
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 75    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 3     | Warning | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 68    | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 34    | Warning | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 34    | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 0     | Passed  | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 34    | Warning | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 1     | Warning | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 0     | Passed  | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 2     | Warning | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 2     | Warning | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 199M, CVMEM - 1690M, PVMEM - 1995M)

### FLOORPLAN: Saving database: dbs/floorplan.db   ###
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/floorplan.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 200M, CVMEM - 1690M, PVMEM - 1995M)

### FLOORPLAN: Reporting Errors ###
Report 'messages': Messages Report
Generated on Tue Jan 3 14:05:55 2023
Total number of error messages:  0

########################
### FLOORPLAN: End ###
########################
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl for 1 sec (CPU time: 2 sec; MEM: RSS - 200M, CVMEM - 1690M, PVMEM - 1995M)
info CHK10: Checking cells...
--------------------------------------------------------------------------------------
|                                    Cell Errors                                     |
|-------------+-------+--------+-----------------------------------------------------|
| Name        | Count | Status | Description                                         | 
|-------------+-------+--------+-----------------------------------------------------|
| no_lib_cell | 0     | Passed | Cell has no corresponding library cell              | 
|-------------+-------+--------+-----------------------------------------------------|
| unresolved  | 0     | Passed | Cell is not linked against any defined library cell | 
--------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 200M, CVMEM - 1690M, PVMEM - 1995M)
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
NRF info: Creating new tracks on all layers
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 10 objects (out of 10 objects)
info UI49: creating 360 horizontal track starting at 900 with step 1400
info UI49: creating 260 vertical track starting at 1450 with step 1900
info UI49: creating 360 horizontal track starting at 900 with step 1400
info UI49: creating 176 vertical track starting at 2550 with step 2800
info UI49: creating 180 horizontal track starting at 2300 with step 2800
info UI49: creating 176 vertical track starting at 2550 with step 2800
info UI49: creating 63 horizontal track starting at 2700 with step 8000
info UI49: creating 62 vertical track starting at 2950 with step 8000
info UI49: creating 31 horizontal track starting at 10700 with step 16000
info UI49: creating 31 vertical track starting at 10950 with step 16000
NRF info: Reading constraints
NRF info: Loading new_mode Constraints
NRF info: PT file path /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//constraints/demo_adder_func.sdc
NRF info: Reading Constraints from SDC for Mode new_mode
info Reading constraint file /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//constraints/demo_adder_func.sdc
info Applicable mode(s) : { new_mode }
info Applicable corner(s) : All
info Clock suffix : _new_mode
info UI33: performed read constraints of /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro//constraints/demo_adder_func.sdc for 0 sec (CPU time: 0 sec; MEM: RSS - 200M, CVMEM - 1690M, PVMEM - 1995M)
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 200M, CVMEM - 1690M, PVMEM - 1995M)
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/import.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 200M, CVMEM - 1690M, PVMEM - 1995M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl

 
    ###################################################################################################################  
                         PERFORMING DESIGN CHECKS PLEASE REVIEW THESE BEFORE PROCEEDING FURTHER  
    ################################################################################################################### 

info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
                                                                  Net Errors                                                                  
 Name                        Count Status  Description 
 floating                    56    Warning Net is not connected to a driver pin 
 floating_power              0     Passed  Power net is not connected to a driver pin 
 floating_ground             0     Passed  Ground net is not connected to a driver pin 
 multiple_drivers            0     Passed  Net has more than one driver 
 multiple_drivers_inout      0     Passed  Net has multiple inout only drivers 
 many_multiple_drivers_inout 0     Passed  Net has more than 128 inout drivers, which may cause excessive run time. Please investigate and fix. 
 loop                        0     Passed  Net has a loop 
 flat_net_error              0     Passed  Flat net internal error 
 no_supply_net               0     Passed  No supply net for logic pin 
 bad_supply_net              0     Passed  Supply net is not power/ground or wrong polarity 
 unnamed_nets                0     Passed  Unnamed nets count. 
 no_type_nets                0     Passed  Net is not a power/ground or signal net. 

                                   Pin Errors                                    
 Name                 Count Status  Description 
 not_connected        173   Warning Pin is not connected to any net 
 pg_not_connected     0     Passed  PG core pin is not connected to any supply net 
 no_leaf_pin_geometry 3     Warning Leaf pin doesn't have geometry or not placed. 

                                                                Floorplan Errors                                                                
 Name                      Count Status  Description 
 no_tracks                 0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small      0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big        0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step           0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin      0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked         0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked 0     Passed  Routing tracks masks shall interlace. 
 no_macro_pin_access       0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked         0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access            0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin           0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access       0     Passed  Library core pin has only offgird routing access. 
 no_core_access            0     Passed  Library core pin doesn't have routing access. 
 no_port_geometry          0     Passed  Port doesn't have geometry or not placed. 
 port_outside_partition    0     Passed  Port is placed outside partition. 
 port_min_area             0     Passed  Port has insufficient minimum area. 
 port_short                0     Passed  Port has intersection with other one. 
 port_spacing              0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer      0     Passed  Port is above of max layer. 
 region_overlaps           0     Passed  Region overlaps other region. 
 cell_outside_region       0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region        0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid       0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid        0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage 0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg             0     Passed  Macro off manufacturing grid. 
 missing_cell_rows         0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap         0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid     0     Passed  Partition is not on floorplan grid. 
 endcap_alignment          0     Passed  Cell is not aligned with the cell row. 
 row_without_endcaps       68    Warning Row has no endcap cells at ends. 
 no_pin_mask               0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment   0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment     0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width     0     Passed  The width of the placement rectangle is short. 
 object_off_floorplan_grid 0     Passed  Objects are off floorplan grid. 

info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
                                                                                                                                        Floorplan Errors                                                                                                                                        
 Name                                 Count Status  Description 
 no_tracks                            0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small                 0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big                   0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step                      0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin                 0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked                    0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked            0     Passed  Routing tracks masks shall interlace. 
 tracks_misalign                      0     Passed  Partition routing tracks do not align with top partition. 
 no_macro_pin_access                  0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked                    0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access                       0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin                      0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access                  0     Passed  Library core pin has only offgird routing access. 
 no_core_access                       0     Passed  Library core pin doesn't have routing access. 
 no_macro_halo                        0     Passed  Macro is missing a macro halo definition. 
 no_macro_blockage                    0     Passed  Macro is missing a cell-based blockage. 
 no_macro_bloat                       0     Passed  Macro is missing a bloat definition. 
 unaligned_power_stripes              0     Passed  Top-level PG stripe doesn't align with partition PG stripe. 
 unabutted_power_stripes              0     Passed  Block-level PG stripes don't abut to a top-level PG stripe. 
 no_port_geometry                     0     Passed  Port doesn't have geometry or not placed. 
 no_leaf_pin_geometry                 3     Warning Leaf pin doesn't have geometry or not placed. 
 port_outside_partition               0     Passed  Port is placed outside partition. 
 port_inside_partition                0     Passed  Port is placed inside partition. 
 port_min_area                        0     Passed  Port has insufficient minimum area. 
 port_short                           0     Passed  Port has intersection with other one. 
 port_spacing                         0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer                 0     Passed  Port is above of max layer. 
 region_overlaps                      0     Passed  Region overlaps other region. 
 cell_outside_region                  0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region                   0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid                  0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid                   0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage            0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg                        0     Passed  Macro off manufacturing grid. 
 macro_off_fp_grid                    0     Passed  Macro is not on floorplan grid. 
 macro_height_multiple                0     Passed  Macro height is not a multiple of user defined value. 
 macro_channel_check                  0     Passed  Channels between macros or from macros to partition/region edges is less than the user defined distance. 
 missing_cell_rows                    0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap                    0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid                0     Passed  Partition is not on floorplan grid. 
 endcap_alignment                     0     Passed  Cell is not aligned with the cell row. 
 undefined_endcap                     1     Warning No library cells of type endcap are defined. 
 row_without_endcaps                  68    Warning Row has no endcap cells at ends. 
 pin_off_track_center                 0     Passed  Port shape of macro or partition pin, on masked layer, is off track center. 
 no_pin_mask                          0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment              0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment                0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width                0     Passed  The width of the placement rectangle is short. 
 region_width_multiple                0     Passed  Region width is not a multiple of user defined value. 
 region_height_multiple               0     Passed  Region height is not a multiple of user defined value. 
 macro_halo_overlap                   0     Passed  Standard cells overlap user defined macro halo. 
 row_missing_m1_rail                  34    Warning Cell row is missing M1 rail. 
 row_missing_m2_rail                  34    Warning Cell row is missing M2 rail. 
 large_std_cell                       0     Passed  Macro may be marked as standard cell. 
 macro_overlap                        0     Passed  Macro overlaps other macro. 
 partition_off_mfg_grid               0     Passed  Partition is not on manufacturing grid. 
 non_abutted_pin_group                0     Passed  Abutted pins are in non-abutting pin groups. 
 port_unconnected_internally          0     Passed  Port is not connected internally. 
 port_unconnected_externally          0     Passed  Port is not connected externally. 
 unmatched_cellrow_sites              0     Passed  Cell row sites do not match library cell sites. Placer will fail since row site must match cell site. 
 diff_site_cellrow_overlap            0     Passed  Cell rows with different sites overlap. 
 same_site_cellrow_overlap            0     Passed  Cell rows with same sites overlap. 
 odd_row_sites                        0     Passed  The row does not contain an odd number of sites, or it extends beyond an adjacent row an odd number of sites. Every row must have an odd number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 even_row_sites                       34    Warning The row does not contain an even number of sites, or it extends beyond an adjacent row an even number of sites. Every row must have an even number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 odd_row                              1     Warning The opposite horizontal core edges which have even number of rows between each other. 
 even_row                             0     Passed  The opposite horizontal core edges which have odd number of rows between each other. 
 cell_outside_partition               0     Passed  Cell outside of parent partition. Will cause pin assignment to fail. 
 cell_inside_partition                0     Passed  Foreign cell inside of partition. Will cause pin assignment to fail. 
 pg_nets                              2     Warning Defined power and ground nets. 
 no_pg_nets                           0     Passed  No power and ground nets defined. Use create_supply_net to define them. 
 no_lib_vias                          0     Passed  No library vias found in the design. May not be able to insert vias. 
 no_lib_via_rule                      0     Passed  No libary via rules found in the design. May not be able to insert vias. 
 unabutted_region_edge                0     Passed  Floorplan region edge does not abut another floorplan region edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_region_edge                  0     Passed  Floorplan region edge abuts another floorplan region edge. 
 unabutted_partition_edge             0     Passed  Partition edge does not abut another partition edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_partition_edge               0     Passed  Partition edge abuts another partition edge. 
 region_utilization                   0     Passed  Region utilization is greater than 95%. Placement will likely fail. Check for available rows and placement blockages. 
 unplaced_pads                        0     Passed  Unplaced pads will cause the global placer to fail. Place it or remove it. 
 unconnected_pads                     0     Passed  Unconnected pads placed in the design. 
 unabutted_pads                       0     Passed  Pad does not abut to a signal pad, filler pad, or corner cell. 
 unabutted_corner                     0     Passed  Corner cell does not abut to a signal pad, filler pad, or corner cell. 
 missing_sequential_cells             0     Passed  No sequential cells found in the design. This will cause macro connectivity analysis to fail. 
 no_pg_domains                        0     Passed  No power domains defined in the design. Recommend using create_power_domain to define one. 
 no_top_pg_domain                     0     Passed  No PG domain defined for top hierarchy. Recommend using create_power_domain to define one. 
 no_domain_cells                      0     Passed  Cells not assigned to a power domain. 
 no_cell_power_net                    2     Warning Cell is not connected to a power net. Use set_domain_supply_net to associate a power net with a power domain and all of its cells. Or use connect_supply_net to directly connect a power pin to a power net. 
 no_cell_ground_net                   2     Warning Cell is not connected to a ground net. Use set_domain_supply_net to associate a ground net with a power domain and all of its cells. Or use connect_supply_net to directly connect a ground pin to a ground net. 
 no_primary_power_net                 0     Passed  No primary power net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 no_primary_ground_net                0     Passed  No primary ground net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 core_area_outside_partition_boundary 0     Passed  Core area protrudes outside partition boundary. 
 row_orient_vs_pg_rails               0     Passed  The row orientation does not match the PG rails. 
 object_off_floorplan_grid            0     Passed  Objects are off floorplan grid. 

info CHK10: Checking technology...
                                                                Technology Errors                                                                
 Name                 Count Status Description 
 no_parasitics        0     Passed Layer has no corresponding parasitics data 
 no_ndr_vias          0     Passed No vias at all in non default rule. 
                                   Use default vias 
 partial_ndr_vias     0     Passed Not all layers have vias in non default rule. 
                                   Use default vias 
 duplicate_lvias      0     Passed Duplicate name for some lib_vias in non default rule. 
                                   To avoid unpredictable results please fix the problem by keeping unique names. 
 wrong_ndr_width      0     Passed Nondefault rule width is less then default width on the layer 
 wrong_ndr_space      0     Passed Nondefault rule spacing is less then required spacing on the layer 
 wrong_ndr_min_layer  0     Passed Nondefault rule min layer is higher than partition max layer 
 wrong_ndr_max_layer  0     Passed Nondefault rule max layer is higher than partition max layer 
 ndr_duplicated       0     Passed Nondefault rule has duplication in different libraries 
 wrong_min_area       0     Passed Min area requirement is too big 
 wrong_hole_area      0     Passed Hole area requirement is too big 
 wrong_mfgrid         0     Passed Manufacturing grid is too big 
 not_even_mfgrid      0     Passed All width and spacing rules on all metal and cut layers must be an even multiple of manufacturing grid (2*N*mg) 
 wrong_layer_dir      0     Passed Direction of the layer is not reversed to below layer 
 wrong_layer_order    0     Passed Order of layer is wrong, should be metal-cut-metal-...-metal 
 wrong_m1_width       0     Passed Width of M1 pins is less then minimum width parameter 
 wrong_cut_size       0     Passed Size of cut is not defined and can't be determined 
 wrong_cut_space      0     Passed Space between cuts is not defined and can't be determined 
 wrong_diff_cut_space 0     Passed Diffnet cut spacing is less then samenet cut spacing 
 wrong_proj_cut_space 0     Passed Projection cut spacing is less to diffnet cut spacing 
 max_metal            0     Passed Top metal is too wide for routing 

info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp_rru': Region Utilization Report
Generated on Tue Jan 3 14:05:55 2023
  
                                         Report Region Utilization                                         
   Partition/Region MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) 
 0 fp_mul           -  -   1219.34   2251.96        1219.34      54.146                49.0 

NRF info: Please check the number of associated libraries in table below, each corners should have same number of associated libs
                       Corner_Summary                       
 Corner     #Max_Libs #Min_Libs #Proc_Libs Setup Hold  Enable 
 slow       0         0         1          true  false false 
 fast       0         0         1          false true  false 
 corner_0_0 1         1         1          true  true  true 

NRF info: Please review layer resistance and capacitance values in tables below
Report 'capacitance': Capacitance Report
Generated on Tue Jan 3 14:05:55 2023
  
                                                                Layer Capacitance                                                                 
                            metal1      metal2      metal3    metal4     metal5     metal6     metal7    metal8     metal9     metal10    poly 
 new_rcmaster_techFreePDK45 1.48296e-05 1.09236e-05 1.521e-05 1.5446e-05 1.5236e-05 1.5127e-05 1.539e-05 1.4979e-05 1.7227e-05 1.6977e-05 1.4766e-05 

Report 'resistance': Resistance Report
Generated on Tue Jan 3 14:05:55 2023
  
                                                                               Layer Resistance                                                                                
                                     metal1  metal2  metal3  metal4  metal5  metal6  metal7  metal8  metal9 metal10 via1  via2  via3  via4  via5  via6  via7  via8  via9   poly 
 <new_rcmaster_techFreePDK45 25.00C> 0.00038 0.00025 0.00025 0.00021 0.00021 0.00021 7.5e-05 7.5e-05 3e-05  3e-05   0.005 0.005 0.005 0.003 0.003 0.003 0.001 0.001 0.0005 0.0078 

NRF info: Please check timing constraints summary in table below
Report 'report_read_constraints': User Constraints
Generated on Tue Jan 3 14:05:55 2023
  
                  USER CONSTRAINTS                  
                      MODE default MODE new_mode Total 
 create_clock         0            1             1 
 set_input_delay      0            1             1 
 set_output_delay     0            1             1 
 set_input_transition 0            1             1 
 set_load             0            1             1 
 set_false_path       0            1             1 
 Total                0            6             6 

NRF warning: There are 28 dont_modify nets and they won't be optimized
NRF info: Design has 54.146 initial placement utilization.
---------------------------------------------------------------------------
|                         Current Units Settings                          |
|-------------------------------------------------------------------------|
| Value type  Unit name Input settings  Output settings Precision Format  | 
|-------------------------------------------------------------------------|
| time        second    nano (e-9)      nano (e-9)      4         decimal | 
| frequency   hertz     giga (e+9)      giga (e+9)      4         decimal | 
| distance    meter     angstrom (e-10) angstrom (e-10) 4         decimal | 
| capacitance farad     femto (e-15)    femto (e-15)    1         float   | 
| resistance  ohm       kilo (e+3)      kilo (e+3)      4         float   | 
| inductance  henry     nano (e-9)      nano (e-9)      1         decimal | 
| current     ampere    milli (e-3)     milli (e-3)     4         decimal | 
| power       watt      nano (e-9)      nano (e-9)      0         decimal | 
| voltage     volt      one             one             2         decimal | 
| temperature celsius   one             one             2         decimal | 
| area        sq-meter  sq-micro (e-12) sq-micro (e-12) 3         decimal | 
---------------------------------------------------------------------------


 
    ######################################################################################################################  
                         FINISHED IMPORT DESIGN CHECKS PLEASE REVIEW ABOVE BEFORE PROCEEDING FURTHER  
    ###################################################################################################################### 

info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 201M, CVMEM - 1690M, PVMEM - 1995M)
Report 'messages': Messages Report
Generated on Tue Jan 3 14:05:56 2023
Total number of error messages:  0
  
-----------------------------------------------------------------------------------------------------
|                                         Warning Messages                                          |
|------------+--------------------+-----------------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                                 | 
|------------+--------------------+-----------------------------------------------------------------|
| UI705      | 2                  | 'create_argument -value_type' specified value was ignored.      | 
|------------+--------------------+-----------------------------------------------------------------|
| UI54       | 10                 | UI54: redirecting output of %1 to %2                            | 
|------------+--------------------+-----------------------------------------------------------------|
| SDBLEF112  | 1                  | A manufacturing grid definition in the DB irrelevant to what is | 
|            |                    | defined in the tech LEF for MANUFACTURINGGRID                   | 
|------------+--------------------+-----------------------------------------------------------------|
| LIB47      | 1                  | Unknown library keyword 'thickness_unit' at line 15.            | 
|------------+--------------------+-----------------------------------------------------------------|
| LIB4       | 2                  | Layer 'contact' is not defined in LEF.                          | 
|------------+--------------------+-----------------------------------------------------------------|
| UI7        | 1                  | Argument '-select' already specified; using last value          | 
|            |                    | 'true'.                                                         | 
|------------+--------------------+-----------------------------------------------------------------|
| SDB78      | 2                  | Removed 1 floating nets in hier 'unsigned_seq_multiplier'. To   | 
|            |                    | keep the floating nets, please use 'read_verilog -keep_float    | 
|            |                    | ing_nets true'.                                                 | 
|------------+--------------------+-----------------------------------------------------------------|
| SDB29      | 1                  | After linking, there are 28 dont_modify and 28 driverless       | 
|            |                    | nets.                                                           | 
|------------+--------------------+-----------------------------------------------------------------|
| UI160      | 2                  | Clear all variables that may contain removed objects.           | 
|------------+--------------------+-----------------------------------------------------------------|
| UI137      | 1                  | The precision for 'angstrom' has been set to the minimum of     | 
|            |                    | '4'                                                             | 
|------------+--------------------+-----------------------------------------------------------------|
| PGR151     | 1                  | Spacing for net VSS has been set into 1400a.                    | 
|------------+--------------------+-----------------------------------------------------------------|
| CSDB87     | 1                  | Property name 'placed' has been deprecated. Use 'placed_state'. | 
|------------+--------------------+-----------------------------------------------------------------|
| PLC2012    | 2                  | The port 'rst' is not fixed.                                    | 
|------------+--------------------+-----------------------------------------------------------------|
| CHK321     | 4                  | Check 'tracks_misalign' will not flag errors, as the top        | 
|            |                    | partition has been specified.                                   | 
|------------+--------------------+-----------------------------------------------------------------|
| CHK320     | 8                  | The default value '1' is used for 'multiple' option of          | 
|            |                    | 'macro_height_multiple' check. No errors will be flagged.       | 
-----------------------------------------------------------------------------------------------------

Total number of warning messages:  39
info UI33: performed source of flow_scripts/0_import.tcl for 2 sec (CPU time: 3 sec; MEM: RSS - 201M, CVMEM - 1690M, PVMEM - 1995M)
Nitro-SoC> start
Nitro-SoC> zoom_to -target area -xl_area -2500a -yb_area -17265a -xr_area 52500a -yt_area 37735a
Nitro-SoC> zoom_to -target area -xl_area -2500a -yb_area -32030a -xr_area 52500a -yt_area 22970a
Nitro-SoC> zoom_to -target area -xl_area -8852a -yb_area -39397a -xr_area 59897a -yt_area 29352a
Nitro-SoC> zoom_to -target area -xl_area -16791a -yb_area -48605a -xr_area 69144a -yt_area 37330a
Nitro-SoC> zoom_to -target area -xl_area -27388a -yb_area -65642a -xr_area 80029a -yt_area 41775a
Nitro-SoC> zoom_to -target area -xl_area -239336a -yb_area -406398a -xr_area 297749a -yt_area 130687a
Nitro-SoC> zoom_to -target area -xl_area -305570a -yb_area -512883a -xr_area 365785a -yt_area 158472a
Nitro-SoC> zoom_to -target area -xl_area -388362a -yb_area -645989a -xr_area 450830a -yt_area 193203a
Nitro-SoC> zoom_to -target area -xl_area -491853a -yb_area -812372a -xr_area 557137a -yt_area 236617a
Nitro-SoC> zoom_to -target area -xl_area -621216a -yb_area -1020350a -xr_area 690020a -yt_area 290884a
Nitro-SoC> zoom_to -target area -xl_area -782920a -yb_area -1280323a -xr_area 856124a -yt_area 358718a
Nitro-SoC> zoom_to -target area -xl_area -621215a -yb_area -1020348a -xr_area 690019a -yt_area 290883a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -812369a -xr_area 557134a -yt_area 236614a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -747074a -xr_area 557134a -yt_area 301909a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -629738a -xr_area 557134a -yt_area 419245a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -564030a -xr_area 557134a -yt_area 484953a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -549949a -xr_area 557134a -yt_area 499034a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -542909a -xr_area 557134a -yt_area 506074a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -531176a -xr_area 557134a -yt_area 517807a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -495975a -xr_area 557134a -yt_area 553008a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -463120a -xr_area 557134a -yt_area 585863a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -451386a -xr_area 557134a -yt_area 597597a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -441999a -xr_area 557134a -yt_area 606984a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -434959a -xr_area 557134a -yt_area 614024a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -427919a -xr_area 557134a -yt_area 621064a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -416186a -xr_area 557134a -yt_area 632797a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -404452a -xr_area 557134a -yt_area 644531a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -388025a -xr_area 557134a -yt_area 660958a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -364558a -xr_area 557134a -yt_area 684425a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -345784a -xr_area 557134a -yt_area 703199a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -336397a -xr_area 557134a -yt_area 712586a
Nitro-SoC> zoom_to -target area -xl_area -491851a -yb_area -331704a -xr_area 557134a -yt_area 717279a
PGR_WARN: Set wire width value into 0 for last 1 layers
------------------------------------
| Prepared rails for domain PD_TOP |
|-------+--------+-----------------|
|       | metal1 | Total           | 
|-------+--------+-----------------|
| VSS   | 34     | 34              | 
|-------+--------+-----------------|
| Total | 34     | 34              | 
------------------------------------

--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| Total | 18     | 18    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| Total | 18     | 18    | 
--------------------------

info PGR146: New wire is merged or replaced with existing wire.   location: (10900 261150 482700 262850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 485150 482700 486850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 457150 482700 458850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 429150 482700 430850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 401150 482700 402850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 373150 482700 374850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 345150 482700 346850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 317150 482700 318850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 289150 482700 290850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 9150 482700 10850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 233150 482700 234850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 205150 482700 206850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 177150 482700 178850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 149150 482700 150850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 121150 482700 122850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 93150 482700 94850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 65150 482700 66850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 37150 482700 38850) on layer metal1
info UI33: performed Create PG rails for 0 sec (CPU time: 0 sec; MEM: RSS - 215M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> create_pg_rails -partitions "fp_mul" -nets "VSS" -window false -layers metal1 -ignore_blockages { none }
PGR_WARN: Set wire width value into 0 for last 1 layers
------------------------------------
| Prepared rails for domain PD_TOP |
|-------+--------+-----------------|
|       | metal1 | Total           | 
|-------+--------+-----------------|
| VSS   | 34     | 34              | 
|-------+--------+-----------------|
| Total | 34     | 34              | 
------------------------------------

--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| Total | 18     | 18    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| Total | 18     | 18    | 
--------------------------

info PGR146: New wire is merged or replaced with existing wire.   location: (10900 261150 482700 262850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 485150 482700 486850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 457150 482700 458850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 429150 482700 430850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 401150 482700 402850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 373150 482700 374850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 345150 482700 346850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 317150 482700 318850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 289150 482700 290850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 9150 482700 10850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 233150 482700 234850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 205150 482700 206850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 177150 482700 178850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 149150 482700 150850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 121150 482700 122850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 93150 482700 94850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 65150 482700 66850) on layer metal1
info PGR146: New wire is merged or replaced with existing wire.   location: (10900 37150 482700 38850) on layer metal1
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| Total | 18     | 18    | 
--------------------------

info UI33: performed Create PG rails for 0 sec (CPU time: 0 sec; MEM: RSS - 215M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area -361946a -yb_area -179760a -xr_area 477241a -yt_area 659425a
Nitro-SoC> zoom_to -target area -xl_area -258022a -yb_area -58204a -xr_area 413326a -yt_area 613142a
Nitro-SoC> zoom_to -target area -xl_area -174882a -yb_area 39039a -xr_area 362194a -yt_area 576115a
Nitro-SoC> zoom_to -target area -xl_area -108370a -yb_area 116834a -xr_area 321289a -yt_area 546494a
PGR_WARN: Ignored 14992 object references
warning PGR151: Spacing for net VDD has been set into 1400a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VDD   | 672    | 672   | 
|-------+--------+-------|
| Total | 672    | 672   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VDD   | 336    | 336   | 
|-------+--------+-------|
| Total | 336    | 336   | 
--------------------------

PGR_WARN: Checked 168 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 215M, CVMEM - 1693M, PVMEM - 1995M)
PGR_WARN: Ignored 14992 object references
warning PGR151: Spacing for net VSS has been set into 1400a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VDD   | 336    | 336   | 
|-------+--------+-------|
| VSS   | 336    | 336   | 
|-------+--------+-------|
| Total | 672    | 672   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 168    | 168   | 
|-------+--------+-------|
| VDD   | 168    | 168   | 
|-------+--------+-------|
| Total | 336    | 336   | 
--------------------------

PGR_WARN: Checked 168 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 215M, CVMEM - 1693M, PVMEM - 1995M)
PGR_WARN: Ignored 14992 object references
warning PGR151: Spacing for net VSS has been set into 19800a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VDD   | 80     | 80    | 
|-------+--------+-------|
| VSS   | 80     | 80    | 
|-------+--------+-------|
| Total | 160    | 160   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 40     | 40    | 
|-------+--------+-------|
| VDD   | 40     | 40    | 
|-------+--------+-------|
| Total | 80     | 80    | 
--------------------------

PGR_WARN: Checked 40 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 215M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area -108370a -yb_area 220994a -xr_area 321289a -yt_area 650654a
Nitro-SoC> zoom_to -target area -xl_area -108370a -yb_area 429314a -xr_area 321289a -yt_area 858974a
Nitro-SoC> zoom_to -target area -xl_area -108370a -yb_area 533474a -xr_area 321289a -yt_area 963134a
Nitro-SoC> zoom_to -target area -xl_area -108370a -yb_area 741794a -xr_area 321289a -yt_area 1171454a
Nitro-SoC> zoom_to -target area -xl_area -108370a -yb_area 845954a -xr_area 321289a -yt_area 1275614a
Nitro-SoC> zoom_to -target area -xl_area -179436a -yb_area 765556a -xr_area 357636a -yt_area 1302630a
Nitro-SoC> zoom_to -target area -xl_area -416326a -yb_area 497561a -xr_area 478793a -yt_area 1392684a
Nitro-SoC> zoom_to -target area -xl_area -564382a -yb_area 330065a -xr_area 554515a -yt_area 1448968a
Nitro-SoC> zoom_to -target area -xl_area -749452a -yb_area 120695a -xr_area 649168a -yt_area 1519323a
Nitro-SoC> zoom_to -target area -xl_area -980789a -yb_area -141018a -xr_area 767485a -yt_area 1607267a
Nitro-SoC> zoom_to -target area -xl_area -5607541a -yb_area -5375274a -xr_area 3133829a -yt_area 3366151a
Nitro-SoC> zoom_to -target area -xl_area -7053400a -yb_area -7010979a -xr_area 3873311a -yt_area 3915801a
Nitro-SoC> zoom_to -target area -xl_area -8860724a -yb_area -9055610a -xr_area 4797663a -yt_area 4602863a
Nitro-SoC> zoom_to -target area -xl_area -7053398a -yb_area -7010977a -xr_area 3873310a -yt_area 3915800a
Nitro-SoC> zoom_to -target area -xl_area -5607538a -yb_area -5375270a -xr_area 3133827a -yt_area 3366150a
Nitro-SoC> zoom_to -target area -xl_area -4450850a -yb_area -4066705a -xr_area 2542241a -yt_area 2926430a
Nitro-SoC> zoom_to -target area -xl_area -3525499a -yb_area -3019853a -xr_area 2068972a -yt_area 2574653a
Nitro-SoC> zoom_to -target area -xl_area -2785218a -yb_area -2182372a -xr_area 1690357a -yt_area 2293231a
Nitro-SoC> zoom_to -target area -xl_area -2192994a -yb_area -1512387a -xr_area 1387465a -yt_area 2068094a
Nitro-SoC> zoom_to -target area -xl_area -1177753a -yb_area -363843a -xr_area 868222a -yt_area 1682145a
Nitro-SoC> zoom_to -target area -xl_area -907022a -yb_area -57564a -xr_area 729757a -yt_area 1579225a
Nitro-SoC> zoom_to -target area -xl_area -442912a -yb_area 467484a -xr_area 492389a -yt_area 1402791a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area 607496a -xr_area 429090a -yt_area 1355741a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area 596915a -xr_area 429090a -yt_area 1345160a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area 503196a -xr_area 429090a -yt_area 1251441a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area 373198a -xr_area 429090a -yt_area 1121443a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area 231108a -xr_area 429090a -yt_area 979353a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area 90529a -xr_area 429090a -yt_area 838774a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -40980a -xr_area 429090a -yt_area 707265a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -124509a -xr_area 429090a -yt_area 623736a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -136602a -xr_area 429090a -yt_area 611643a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -147183a -xr_area 429090a -yt_area 601062a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -154741a -xr_area 429090a -yt_area 593504a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -171369a -xr_area 429090a -yt_area 576876a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -191019a -xr_area 429090a -yt_area 557226a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -215205a -xr_area 429090a -yt_area 533040a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -230321a -xr_area 429090a -yt_area 517924a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -240902a -xr_area 429090a -yt_area 507343a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -248461a -xr_area 429090a -yt_area 499784a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -249972a -xr_area 429090a -yt_area 498273a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -249972a -xr_area 429090a -yt_area 498273a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -249972a -xr_area 429090a -yt_area 498273a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -245438a -xr_area 429090a -yt_area 502807a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -243927a -xr_area 429090a -yt_area 504318a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -240904a -xr_area 429090a -yt_area 507341a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -236369a -xr_area 429090a -yt_area 511876a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -225787a -xr_area 429090a -yt_area 522458a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -224276a -xr_area 429090a -yt_area 523969a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -221253a -xr_area 429090a -yt_area 526992a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -219741a -xr_area 429090a -yt_area 528504a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -215206a -xr_area 429090a -yt_area 533039a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -213695a -xr_area 429090a -yt_area 534550a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -210671a -xr_area 429090a -yt_area 537574a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -209160a -xr_area 429090a -yt_area 539085a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -206137a -xr_area 429090a -yt_area 542108a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -201602a -xr_area 429090a -yt_area 546643a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -200090a -xr_area 429090a -yt_area 548155a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -194044a -xr_area 429090a -yt_area 554201a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -186486a -xr_area 429090a -yt_area 561759a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -184974a -xr_area 429090a -yt_area 563271a
Nitro-SoC> zoom_to -target area -xl_area -319149a -yb_area -181951a -xr_area 429090a -yt_area 566294a
PGR_WARN: Ignored 14992 object references
error PGR182: Wire width is too small for layer.   name: metal7
PGR_WARN: Ignored 14992 object references
warning PGR151: Spacing for net VSS has been set into 19800a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VDD   | 80     | 80    | 
|-------+--------+-------|
| VSS   | 80     | 80    | 
|-------+--------+-------|
| Total | 160    | 160   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 40     | 40    | 
|-------+--------+-------|
| VDD   | 40     | 40    | 
|-------+--------+-------|
| Total | 80     | 80    | 
--------------------------

PGR_WARN: Checked 40 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 215M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area -400207a -yb_area -303823a -xr_area 535090a -yt_area 631481a
Nitro-SoC> zoom_to -target area -xl_area -501530a -yb_area -456164a -xr_area 667590a -yt_area 712965a
Nitro-SoC> zoom_to -target area -xl_area -400206a -yb_area -303822a -xr_area 535089a -yt_area 631480a
Nitro-SoC> zoom_to -target area -xl_area -265107a -yb_area -100700a -xr_area 358421a -yt_area 522833a
Nitro-SoC> zoom_to -target area -xl_area -211067a -yb_area -19451a -xr_area 287754a -yt_area 479374a
Nitro-SoC> zoom_to -target area -xl_area -167835a -yb_area 45547a -xr_area 231220a -yt_area 444606a
Nitro-SoC> zoom_to -target area -xl_area -133250a -yb_area 97545a -xr_area 185993a -yt_area 416792a
Nitro-SoC> zoom_to -target area -xl_area -167834a -yb_area 45546a -xr_area 231218a -yt_area 444604a
Nitro-SoC> zoom_to -target area -xl_area -211064a -yb_area -19451a -xr_area 287750a -yt_area 479370a
Nitro-SoC> zoom_to -target area -xl_area -167833a -yb_area 45547a -xr_area 231217a -yt_area 444603a
Nitro-SoC> zoom_to -target area -xl_area -133248a -yb_area 97545a -xr_area 185990a -yt_area 416789a
Nitro-SoC> zoom_to -target area -xl_area -105580a -yb_area 139143a -xr_area 149809a -yt_area 394538a
Nitro-SoC> zoom_to -target area -xl_area -83446a -yb_area 172421a -xr_area 120864a -yt_area 376737a
Nitro-SoC> zoom_to -target area -xl_area -53934a -yb_area 216793a -xr_area 82271a -yt_area 353003a
Nitro-SoC> zoom_to -target area -xl_area -42129a -yb_area 234541a -xr_area 66834a -yt_area 343509a
Nitro-SoC> zoom_to -target area -xl_area -32685a -yb_area 248740a -xr_area 54484a -yt_area 335914a
Nitro-SoC> zoom_to -target area -xl_area -7502a -yb_area 286603a -xr_area 21553a -yt_area 315661a
Nitro-SoC> zoom_to -target area -xl_area -4983a -yb_area 290389a -xr_area 18259a -yt_area 313635a
Nitro-SoC> zoom_to -target area -xl_area -2968a -yb_area 293418a -xr_area 15624a -yt_area 312014a
Nitro-SoC> zoom_to -target area -xl_area -4982a -yb_area 290389a -xr_area 18258a -yt_area 313634a
Nitro-SoC> zoom_to -target area -xl_area -20086a -yb_area 267673a -xr_area 38012a -yt_area 325785a
Nitro-SoC> zoom_to -target area -xl_area -26379a -yb_area 258208a -xr_area 46242a -yt_area 330847a
Nitro-SoC> zoom_to -target area -xl_area -34245a -yb_area 246377a -xr_area 56529a -yt_area 337175a
Nitro-SoC> zoom_to -target area -xl_area -44078a -yb_area 231588a -xr_area 69388a -yt_area 345085a
Nitro-SoC> zoom_to -target area -xl_area -56369a -yb_area 213102a -xr_area 85462a -yt_area 354973a
Nitro-SoC> zoom_to -target area -xl_area -97340a -yb_area 151481a -xr_area 139044a -yt_area 387932a
Nitro-SoC> zoom_to -target area -xl_area -250983a -yb_area -79595a -xr_area 339976a -yt_area 511531a
Nitro-SoC> zoom_to -target area -xl_area -315000a -yb_area -175876a -xr_area 423697a -yt_area 563030a
Nitro-SoC> create_pg_stripes -partitions "fp_mul" -nets "VDD VSS" -window false -layer metal6 -widths { 1400a 1400a } -step 24000a -spacing 1400a -direction vertical -ref_offset_from "fp_mul fp_mul" -offset { 1000a 1000a } -margin { 0a 0a } -measure_from edge -keep_pattern false -ignore_blockages { placement }
PGR_WARN: Ignored 14992 object references
warning PGR151: Spacing for net VSS has been set into 19800a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VDD   | 80     | 80    | 
|-------+--------+-------|
| VSS   | 80     | 80    | 
|-------+--------+-------|
| Total | 160    | 160   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 40     | 40    | 
|-------+--------+-------|
| VDD   | 40     | 40    | 
|-------+--------+-------|
| Total | 80     | 80    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 40     | 40    | 
|-------+--------+-------|
| VDD   | 40     | 40    | 
|-------+--------+-------|
| Total | 80     | 80    | 
--------------------------

PGR_WARN: Checked 40 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 215M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area -216947a -yb_area -95416a -xr_area 374009a -yt_area 495707a
Nitro-SoC> zoom_to -target area -xl_area -48857a -yb_area 42512a -xr_area 288830a -yt_area 380296a
Nitro-SoC> zoom_to -target area -xl_area 25849a -yb_area 103813a -xr_area 250973a -yt_area 329002a
Nitro-SoC> zoom_to -target area -xl_area 55731a -yb_area 128333a -xr_area 235830a -yt_area 308484a
Nitro-SoC> zoom_to -target area -xl_area 143385a -yb_area 200260a -xr_area 191411a -yt_area 248299a
Nitro-SoC> zoom_to -target area -xl_area 149760a -yb_area 205491a -xr_area 188180a -yt_area 243921a
Nitro-SoC> zoom_to -target area -xl_area 165059a -yb_area 218044a -xr_area 180427a -yt_area 233416a
Nitro-SoC> zoom_to -target area -xl_area 167099a -yb_area 219718a -xr_area 179393a -yt_area 232015a
Nitro-SoC> zoom_to -target area -xl_area 165059a -yb_area 218044a -xr_area 180426a -yt_area 233415a
Nitro-SoC> zoom_to -target area -xl_area 158260a -yb_area 212465a -xr_area 183871a -yt_area 238083a
Nitro-SoC> zoom_to -target area -xl_area 154011a -yb_area 208978a -xr_area 186024a -yt_area 241000a
Nitro-SoC> zoom_to -target area -xl_area 148699a -yb_area 204619a -xr_area 188715a -yt_area 244646a
Nitro-SoC> zoom_to -target area -xl_area 142059a -yb_area 199171a -xr_area 192079a -yt_area 249204a
Nitro-SoC> zoom_to -target area -xl_area 133759a -yb_area 192361a -xr_area 196284a -yt_area 254902a
Nitro-SoC> zoom_to -target area -xl_area 123385a -yb_area 183848a -xr_area 201541a -yt_area 262024a
Nitro-SoC> zoom_to -target area -xl_area 110417a -yb_area 173207a -xr_area 208112a -yt_area 270927a
Nitro-SoC> zoom_to -target area -xl_area 67192a -yb_area 137738a -xr_area 230017a -yt_area 300604a
Nitro-SoC> zoom_to -target area -xl_area 40176a -yb_area 115570a -xr_area 243707a -yt_area 319152a
Nitro-SoC> zoom_to -target area -xl_area 6406a -yb_area 87860a -xr_area 260819a -yt_area 342337a
Nitro-SoC> zoom_to -target area -xl_area 58066a -yb_area 110326a -xr_area 261596a -yt_area 313907a
Nitro-SoC> zoom_to -target area -xl_area 99394a -yb_area 128298a -xr_area 262218a -yt_area 291162a
Nitro-SoC> zoom_to -target area -xl_area 132456a -yb_area 142676a -xr_area 262715a -yt_area 272967a
Nitro-SoC> zoom_to -target area -xl_area 189134a -yb_area 167323a -xr_area 263567a -yt_area 241775a
Nitro-SoC> zoom_to -target area -xl_area 214324a -yb_area 178277a -xr_area 263946a -yt_area 227911a
Nitro-SoC> zoom_to -target area -xl_area 224400a -yb_area 182659a -xr_area 264097a -yt_area 222365a
Nitro-SoC> zoom_to -target area -xl_area 214324a -yb_area 178277a -xr_area 263945a -yt_area 227909a
Nitro-SoC> zoom_to -target area -xl_area 12812a -yb_area 90645a -xr_area 260917a -yt_area 338805a
Nitro-SoC> zoom_to -target area -xl_area 63190a -yb_area 112553a -xr_area 261674a -yt_area 311081a
Nitro-SoC> zoom_to -target area -xl_area -742866a -yb_area -237979a -xr_area 249554a -yt_area 754661a
Nitro-SoC> zoom_to -target area -xl_area -994758a -yb_area -347520a -xr_area 245766a -yt_area 893279a
Nitro-SoC> zoom_to -target area -xl_area -1309622a -yb_area -484446a -xr_area 241031a -yt_area 1066551a
Nitro-SoC> zoom_to -target area -xl_area -994756a -yb_area -347519a -xr_area 245765a -yt_area 893277a
Nitro-SoC> zoom_to -target area -xl_area -742863a -yb_area -263044a -xr_area 249552a -yt_area 729591a
Nitro-SoC> zoom_to -target area -xl_area -541349a -yb_area -195464a -xr_area 252582a -yt_area 598643a
Nitro-SoC> zoom_to -target area -xl_area -380137a -yb_area -141400a -xr_area 255006a -yt_area 493884a
Nitro-SoC> zoom_to -target area -xl_area -380137a -yb_area -77570a -xr_area 255006a -yt_area 557714a
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area -295317a -yb_area -15838a -xr_area 212796a -yt_area 492388a
Nitro-SoC> zoom_to -target area -xl_area -149912a -yb_area 89987a -xr_area 140436a -yt_area 380401a
Nitro-SoC> zoom_to -target area -xl_area -85288a -yb_area 137020a -xr_area 108276a -yt_area 330629a
Nitro-SoC> zoom_to -target area -xl_area -59438a -yb_area 155833a -xr_area 95412a -yt_area 310720a
Nitro-SoC> zoom_to -target area -xl_area -85286a -yb_area 137020a -xr_area 108275a -yt_area 330628a
Nitro-SoC> zoom_to -target area -xl_area -279150a -yb_area -4078a -xr_area 204751a -yt_area 479940a
Nitro-SoC> zoom_to -target area -xl_area -347459a -yb_area -61157a -xr_area 257415a -yt_area 543864a
Nitro-SoC> zoom_to -target area -xl_area -575158a -yb_area -251422a -xr_area 432964a -yt_area 756945a
Nitro-SoC> zoom_to -target area -xl_area -717469a -yb_area -370337a -xr_area 542682a -yt_area 890120a
Nitro-SoC> zoom_to -target area -xl_area -895358a -yb_area -518981a -xr_area 679829a -yt_area 1056589a
Nitro-SoC> zoom_to -target area -xl_area -717467a -yb_area -370336a -xr_area 542681a -yt_area 890119a
Nitro-SoC> zoom_to -target area -xl_area -322157a -yb_area -40014a -xr_area 237907a -yt_area 520186a
Nitro-SoC> zoom_to -target area -xl_area -258907a -yb_area 12837a -xr_area 189143a -yt_area 460997a
Nitro-SoC> zoom_to -target area -xl_area -208307a -yb_area 55118a -xr_area 150132a -yt_area 413646a
Nitro-SoC> zoom_to -target area -xl_area -167827a -yb_area 88942a -xr_area 118923a -yt_area 375764a
Nitro-SoC> zoom_to -target area -xl_area -64788a -yb_area 175041a -xr_area 39483a -yt_area 279339a
Nitro-SoC> zoom_to -target area -xl_area -32077a -yb_area 202374a -xr_area 14264a -yt_area 248728a
Nitro-SoC> zoom_to -target area -xl_area -26843a -yb_area 206747a -xr_area 10228a -yt_area 243829a
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> create_pg_rings -partitions "fp_mul" -nets "VDD VSS" -window false -layers { metal7 metal7 } -widths { 4000a 4000a } -step 160000a -spacing 4000a -offset { 1000a 1000a 1000a 1000a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal7.
warning PGR169: Trying to create power ring.   location: (5000 5000)
warning PGR169: Trying to create power ring.   location: (13000 13000)
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VDD   | 4      | 4     | 
|-------+--------+-------|
| VSS   | 4      | 4     | 
|-------+--------+-------|
| Total | 8      | 8     | 
--------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> insert_pg_vias -partitions [get_top_partition]
Inserting PG vias in partition fp_mul
Processing metal1: 50% 100% 
warning PGR195: Detected routing obstacle or existing via.   location: (10900 9150 12300 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (16500 9150 17900 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (22100 9150 23500 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (27700 9150 29100 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (33300 9150 34700 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (38900 9150 40300 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (44500 9150 45900 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (50100 9150 51500 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (55700 9150 57100 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (10900 289150 12300 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (16500 289150 17900 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (22100 289150 23500 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (61300 9150 62700 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (66900 9150 68300 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (72500 9150 73900 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (78100 9150 79500 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (83700 9150 85100 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (89300 9150 90700 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (94900 9150 96300 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (100500 9150 101900 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (106100 9150 107500 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (111700 9150 113100 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (117300 9150 118700 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (122900 9150 124300 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (128500 9150 129900 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (134100 9150 135500 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (139700 9150 141100 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (145300 9150 146700 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (150900 9150 152300 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (156500 9150 157900 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (162100 9150 163500 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (167700 9150 169100 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (173300 9150 174700 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (178900 9150 180300 10850)
warning PGR195: Detected routing obstacle or existing via.   location: (27700 289150 29100 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (33300 289150 34700 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (38900 289150 40300 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (44500 289150 45900 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (50100 289150 51500 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (55700 289150 57100 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (61300 289150 62700 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (66900 289150 68300 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (72500 289150 73900 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (78100 289150 79500 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (83700 289150 85100 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (89300 289150 90700 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (94900 289150 96300 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (100500 289150 101900 290850)
warning PGR195: Detected routing obstacle or existing via.   location: (106100 289150 107500 290850)
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error PGR142: Cannot create library via. Layers metal6, metal7 at (380500 9150 381900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (386100 9150 387500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (391700 9150 393100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (397300 9150 398700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (402900 9150 404300 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (408500 9150 409900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (414100 9150 415500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (419700 9150 421100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (425300 9150 426700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (430900 9150 432300 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (436500 9150 437900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (442100 9150 443500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (447700 9150 449100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (453300 9150 454700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (458900 9150 460300 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (464500 9150 465900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (470100 9150 471500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (475700 9150 477100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (481300 9150 482700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (10900 9150 12300 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (16500 9150 17900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (22100 9150 23500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (27700 9150 29100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (33300 9150 34700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (38900 9150 40300 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (44500 9150 45900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (50100 9150 51500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (55700 9150 57100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (61300 9150 62700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (66900 9150 68300 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (72500 9150 73900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (78100 9150 79500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (83700 9150 85100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (89300 9150 90700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (94900 9150 96300 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (100500 9150 101900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (106100 9150 107500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (111700 9150 113100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (117300 9150 118700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (122900 9150 124300 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (128500 9150 129900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (134100 9150 135500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (139700 9150 141100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (145300 9150 146700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (150900 9150 152300 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (156500 9150 157900 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (162100 9150 163500 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (167700 9150 169100 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (173300 9150 174700 13000) in partition fp_mul
error PGR142: Cannot create library via. Layers metal6, metal7 at (178900 9150 180300 13000) in partition fp_mul
Processing metal7: 50% 100% 
Processing metal8: 50% 100% 
Processing metal9: 50% 100% 
Processing metal10: 50% 100% 
--------------------------------------------------------------------------------------------------------------------
|                                        PG wire stats in partition fp_mul                                         |
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
|               | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | Total | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Wires         | 35     | 0      | 0      | 0      | 0      | 249    | 12     | 0      | 0      | 0       | 296   | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Overlaps      | 2994   | 0      | 0      | 0      | 0      | 145    | 0      | 0      | 0      | 0       | 3139  | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Existing vias | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 0     | 
--------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
|                                PG via insertion stats in partition fp_mul                                 |
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
|                       | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | Stack vias | Total | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Successfully inserted | 0    | 0    | 0    | 0    | 0    | 60   | 0    | 0    | 0    | 0          | 60    | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Lib via failed        | 0    | 0    | 0    | 0    | 0    | 85   | 0    | 0    | 0    | 0          | 85    | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| DRC failed            | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
-------------------------------------------------------------------------------------------------------------

info UI33: performed Insert PG vias for 0 sec (CPU time: 1 sec; MEM: RSS - 216M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area -25892a -yb_area 210800a -xr_area 3763a -yt_area 240465a
Nitro-SoC> zoom_to -target area -xl_area -25131a -yb_area 214042a -xr_area -1407a -yt_area 237774a
Nitro-SoC> zoom_to -target area -xl_area -24117a -yb_area 218365a -xr_area -8301a -yt_area 234186a
Nitro-SoC> zoom_to -target area -xl_area -23711a -yb_area 220094a -xr_area -11059a -yt_area 232750a
Nitro-SoC> zoom_to -target area -xl_area -24116a -yb_area 218365a -xr_area -8301a -yt_area 234185a
Nitro-SoC> zoom_to -target area -xl_area -27157a -yb_area 205396a -xr_area 12379a -yt_area 244945a
Nitro-SoC> zoom_to -target area -xl_area -30534a -yb_area 190988a -xr_area 35358a -yt_area 256902a
Nitro-SoC> zoom_to -target area -xl_area -32644a -yb_area 181983a -xr_area 49719a -yt_area 264375a
Nitro-SoC> zoom_to -target area -xl_area -35282a -yb_area 170727a -xr_area 67670a -yt_area 273716a
Nitro-SoC> zoom_to -target area -xl_area -44077a -yb_area 133208a -xr_area 127508a -yt_area 304855a
Nitro-SoC> zoom_to -target area -xl_area -49573a -yb_area 109758a -xr_area 164906a -yt_area 324316a
Nitro-SoC> zoom_to -target area -xl_area -56444a -yb_area 80446a -xr_area 211653a -yt_area 348642a
Nitro-SoC> zoom_to -target area -xl_area -65032a -yb_area 43806a -xr_area 270088a -yt_area 379050a
Nitro-SoC> zoom_to -target area -xl_area -93661a -yb_area -78326a -xr_area 464871a -yt_area 480413a
Nitro-SoC> zoom_to -target area -xl_area -111554a -yb_area -154658a -xr_area 586610a -yt_area 543764a
Nitro-SoC> trim_pg_route
info PGR187: Wire trimmed.   location: (482700 93150 483100 94850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 149150 10900 150850) on layer metal1
info PGR187: Wire trimmed.   location: (229800 488250 231200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (133800 0 135200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (229800 0 231200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (205800 488250 207200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (205800 0 207200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (181800 488250 183200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (181800 0 183200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (157800 488250 159200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (157800 0 159200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (133800 488250 135200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (253800 0 255200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (109800 488250 111200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (109800 0 111200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (85800 488250 87200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (85800 0 87200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (61800 488250 63200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (61800 0 63200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (37800 488250 39200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (37800 0 39200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (13800 488250 15200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (373800 0 375200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (469800 488250 471200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (469800 0 471200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (445800 488250 447200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (445800 0 447200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (421800 488250 423200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (421800 0 423200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (397800 488250 399200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (397800 0 399200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (373800 488250 375200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (13800 0 15200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (349800 488250 351200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (349800 0 351200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (325800 488250 327200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (325800 0 327200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (301800 488250 303200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (301800 0 303200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (277800 488250 279200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (277800 0 279200 7750) on layer metal6
info PGR187: Wire trimmed.   location: (253800 488250 255200 504000) on layer metal6
info PGR187: Wire trimmed.   location: (253800 488250 255200 504000) on layer metal7
info PGR187: Wire trimmed.   location: (253800 488250 255200 504000) on layer metal7
info PGR187: Wire trimmed.   location: (253800 488250 255200 504000) on layer metal7
info PGR187: Wire trimmed.   location: (253800 488250 255200 504000) on layer metal7
info PGR187: Wire trimmed.   location: (253800 488250 255200 504000) on layer metal7
info PGR187: Wire trimmed.   location: (253800 488250 255200 504000) on layer metal7
info PGR187: Wire trimmed.   location: (253800 488250 255200 504000) on layer metal7
info PGR187: Wire trimmed.   location: (253800 488250 255200 504000) on layer metal7
Discovered 59 tail wires and vias in net 'VSS'
Removed 59 tail wires and vias from net 'VSS'
Trimmed 2 wires in net 'VSS'
Discovered 80 tail wires and vias in net 'VDD'
Removed 80 tail wires and vias from net 'VDD'
No wires in net 'VDD' need trimming

Discovered 139 tail wires and vias in PG nets in partition 'fp_mul'
Removed 139 tail wires and vias from PG nets in partition 'fp_mul'
Trimmed 2 PG wires in partition 'fp_mul'

info UI: 100 (out of 282) 'PGR187' messages were written to the session log file
info UI33: performed trim PG routing for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> check_design
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area 11066a -yb_area 473948a -xr_area 12586a -yt_area 485148a
Nitro-SoC> zoom_to -target area -xl_area 12488a -yb_area 476546a -xr_area 13502a -yt_area 484012a
Nitro-SoC> zoom_to -target area -xl_area 13057a -yb_area 477585a -xr_area 13868a -yt_area 483557a
Nitro-SoC> zoom_to -target area -xl_area 12488a -yb_area 476546a -xr_area 13502a -yt_area 484011a
Nitro-SoC> zoom_to -target area -xl_area 1108a -yb_area 455770a -xr_area 6178a -yt_area 493095a
Nitro-SoC> zoom_to -target area -xl_area -8373a -yb_area 438452a -xr_area 76a -yt_area 500660a
Nitro-SoC> zoom_to -target area -xl_area -14298a -yb_area 427629a -xr_area -3737a -yt_area 505387a
Nitro-SoC> zoom_to -target area -xl_area -21704a -yb_area 414101a -xr_area -8503a -yt_area 511296a
Nitro-SoC> zoom_to -target area -xl_area -29391a -yb_area 400676a -xr_area -12890a -yt_area 522168a
Nitro-SoC> zoom_to -target area -xl_area -25767a -yb_area 400728a -xr_area -9266a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 11785a -yb_area 400728a -xr_area 28286a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 56455a -yb_area 400728a -xr_area 72956a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 152667a -yb_area 400728a -xr_area 169168a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 163957a -yb_area 400728a -xr_area 180458a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 222863a -yb_area 400728a -xr_area 239364a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 296003a -yb_area 400728a -xr_area 312504a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 305821a -yb_area 400728a -xr_area 322322a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 410132a -yb_area 400728a -xr_area 426633a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 475173a -yb_area 400728a -xr_area 491674a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 482536a -yb_area 400728a -xr_area 499037a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 481801a -yb_area 400728a -xr_area 498302a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 481065a -yb_area 400728a -xr_area 497566a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 478856a -yb_area 400728a -xr_area 495357a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 452839a -yb_area 400728a -xr_area 469340a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 422160a -yb_area 400728a -xr_area 438661a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 359573a -yb_area 400728a -xr_area 376074a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 245199a -yb_area 400728a -xr_area 261700a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 133279a -yb_area 400728a -xr_area 149780a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 45903a -yb_area 400728a -xr_area 62404a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 22095a -yb_area 400728a -xr_area 38596a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area -3921a -yb_area 400728a -xr_area 12580a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area -10057a -yb_area 400728a -xr_area 6444a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area -9323a -yb_area 400728a -xr_area 7178a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area -8587a -yb_area 400728a -xr_area 7914a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area -6869a -yb_area 400728a -xr_area 9632a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area -2450a -yb_area 400728a -xr_area 14051a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 26512a -yb_area 400728a -xr_area 43013a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 52774a -yb_area 400728a -xr_area 69275a -yt_area 522220a
Nitro-SoC> zoom_to -target area -xl_area 43819a -yb_area 412291a -xr_area 57019a -yt_area 509478a
Nitro-SoC> zoom_to -target area -xl_area 31882a -yb_area 427703a -xr_area 40682a -yt_area 492494a
Nitro-SoC> zoom_to -target area -xl_area 27107a -yb_area 433868a -xr_area 34146a -yt_area 485700a
Nitro-SoC> zoom_to -target area -xl_area 17556a -yb_area 446199a -xr_area 21075a -yt_area 472111a
Nitro-SoC> zoom_to -target area -xl_area 13461a -yb_area 451485a -xr_area 15471a -yt_area 466285a
Nitro-SoC> zoom_to -target area -xl_area 14822a -yb_area 449726a -xr_area 17334a -yt_area 468222a
Nitro-SoC> zoom_to -target area -xl_area 19363a -yb_area 443861a -xr_area 23549a -yt_area 474683a
Nitro-SoC> zoom_to -target area -xl_area 22200a -yb_area 440197a -xr_area 27432a -yt_area 478720a
Nitro-SoC> zoom_to -target area -xl_area 25748a -yb_area 435615a -xr_area 32288a -yt_area 483768a
Nitro-SoC> zoom_to -target area -xl_area 28578a -yb_area 425315a -xr_area 36753a -yt_area 485506a
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 10900a -yb_area 9150a -xr_area 12300a -yt_area 486850a -filter "@net_name == VSS && @length == 477700.0000 && @width == 1400.0000 && @layer == metal6 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> zoom_to -target area -xl_area 33451a -yb_area 425315a -xr_area 41626a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 69322a -yb_area 425315a -xr_area 77497a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 162588a -yb_area 425315a -xr_area 170763a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 200648a -yb_area 425315a -xr_area 208823a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 226062a -yb_area 425315a -xr_area 234237a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 258894a -yb_area 425315a -xr_area 267069a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 303642a -yb_area 425315a -xr_area 311817a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 339513a -yb_area 425315a -xr_area 347688a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 385720a -yb_area 425315a -xr_area 393895a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 421592a -yb_area 425315a -xr_area 429767a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 447006a -yb_area 425315a -xr_area 455181a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 470109a -yb_area 425315a -xr_area 478284a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 484336a -yb_area 425315a -xr_area 492511a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 494794a -yb_area 425315a -xr_area 502969a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 501482a -yb_area 425315a -xr_area 509657a -yt_area 485506a
Nitro-SoC> zoom_to -target area -xl_area 505130a -yb_area 425315a -xr_area 513305a -yt_area 485506a
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 481300a -yb_area 9150a -xr_area 482700a -yt_area 486850a -filter "@net_name == VSS && @length == 477700.0000 && @width == 1400.0000 && @layer == metal6 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection] -force true -remove_vias true
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 37 objects (out of 37 objects)
Nitro-SoC> check_design
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 218M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area 479336a -yb_area 473326a -xr_area 480856a -yt_area 484526a
Nitro-SoC> zoom_to -target area -xl_area 475194a -yb_area 476274a -xr_area 475870a -yt_area 481251a
Nitro-SoC> zoom_to -target area -xl_area 473775a -yb_area 477284a -xr_area 474161a -yt_area 480128a
Nitro-SoC> zoom_to -target area -xl_area 474248a -yb_area 476947a -xr_area 474730a -yt_area 480502a
Nitro-SoC> zoom_to -target area -xl_area 483712a -yb_area 470215a -xr_area 486122a -yt_area 487990a
Nitro-SoC> zoom_to -target area -xl_area 531032a -yb_area 436535a -xr_area 543082a -yt_area 525410a
Nitro-SoC> zoom_to -target area -xl_area 619756a -yb_area 373380a -xr_area 649881a -yt_area 595567a
Nitro-SoC> zoom_to -target area -xl_area 656723a -yb_area 347066a -xr_area 694379a -yt_area 624798a
Nitro-SoC> zoom_to -target area -xl_area 1396091a -yb_area -179222a -xr_area 1584371a -yt_area 1209438a
Nitro-SoC> zoom_to -target area -xl_area 1348712a -yb_area 40999a -xr_area 1499336a -yt_area 1151927a
Nitro-SoC> #performed undo of remove_objects
info UI49: performed undo of remove_objects
Nitro-SoC> #performed undo of remove_objects
info UI49: performed undo of remove_objects
Nitro-SoC> zoom_to -target area -xl_area 1331736a -yb_area 40999a -xr_area 1482360a -yt_area 1151927a
Nitro-SoC> zoom_to -target area -xl_area 1253186a -yb_area 40999a -xr_area 1403810a -yt_area 1151927a
Nitro-SoC> zoom_to -target area -xl_area 1199323a -yb_area 40999a -xr_area 1349947a -yt_area 1151927a
Nitro-SoC> check_design
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 219M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area 1029005a -yb_area 117530a -xr_area 1149504a -yt_area 1006271a
Nitro-SoC> zoom_to -target area -xl_area 688369a -yb_area 270591a -xr_area 748618a -yt_area 714958a
Nitro-SoC> zoom_to -target area -xl_area 499127a -yb_area 355624a -xr_area 525904a -yt_area 553118a
Nitro-SoC> zoom_to -target area -xl_area 468845a -yb_area 369230a -xr_area 490266a -yt_area 527221a
Nitro-SoC> zoom_to -target area -xl_area 444618a -yb_area 380115a -xr_area 461754a -yt_area 506502a
Nitro-SoC> zoom_to -target area -xl_area 425237a -yb_area 388823a -xr_area 438945a -yt_area 489927a
Nitro-SoC> zoom_to -target area -xl_area 148315a -yb_area 388860a -xr_area 162023a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 147090a -yb_area 388860a -xr_area 160798a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 138103a -yb_area 388860a -xr_area 151811a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 97865a -yb_area 388860a -xr_area 111573a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 88878a -yb_area 388860a -xr_area 102586a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area -2830a -yb_area 388860a -xr_area 10878a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area -2218a -yb_area 388860a -xr_area 11490a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 845a -yb_area 388860a -xr_area 14553a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 2275a -yb_area 388860a -xr_area 15983a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 4522a -yb_area 388860a -xr_area 18230a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 6156a -yb_area 388860a -xr_area 19864a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 6769a -yb_area 388860a -xr_area 20477a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 7586a -yb_area 388860a -xr_area 21294a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 17185a -yb_area 388860a -xr_area 30893a -yt_area 489964a
Nitro-SoC> zoom_to -target area -xl_area 40470a -yb_area 388860a -xr_area 54178a -yt_area 489964a
Nitro-SoC> write_db -file db/pg.db
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/db/pg.db'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> source flow_scripts/3_route.tcl > LOGs/route.log
info UI54: redirecting output of source to LOGs/route.log
info UI54: redirecting output of report_route_nets to /dev/null
info UI54: redirecting output of check_lvs -nets $tdro::env::data_nets -name gr_lvs -global -quiet to /dev/null
info UI54: redirecting output of report_route_nets to /dev/null
info UI54: redirecting output of report_route_nets to /dev/null
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Tue Jan 3 14:16:32 2023
  
------------------------------------------------------
| MCMM variability report for design 'fp_mul' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1762M, PVMEM - 1995M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:32 2023
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1762M, PVMEM - 1995M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 208       208             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1762M, PVMEM - 1995M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:32 2023
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1762M, PVMEM - 1995M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.9990 175       175             | 
| 1.0000 - 1.9990 33        208             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1762M, PVMEM - 1995M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/route_power.rpt
Report 'report_power_summary': Power
Generated on Tue Jan 3 14:16:33 2023
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        662672    216842   879514   23924  903437  100.00 | 
|                                                                        | 
| Power of all cells   662672    151049   813721   23924  837645   92.72 | 
|   Clock cells         15138      3303    18440     178   18618    2.06 | 
|   Data cells         647532    147746   795278   23746  819025   90.66 | 
|     Combinational    111530     95610   207139    9916  217055   24.03 | 
|     Registers        535944     52136   588080   13831  601911   66.62 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               65793    65793           65793    7.28 | 
|   Clock nets                    31771    31771           31771    3.52 | 
|     Clock leaves                31771    31771           31771    3.52 | 
|   Data nets                     34022    34022           34022    3.77 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1762M, PVMEM - 1995M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> zoom_to -target area -xl_area 29093a -yb_area 405345a -xr_area 40059a -yt_area 486225a
Nitro-SoC> zoom_to -target area -xl_area 3814a -yb_area 441977a -xr_area 8687a -yt_area 477918a
Nitro-SoC> zoom_to -target area -xl_area -231a -yb_area 447838a -xr_area 3666a -yt_area 476588a
Nitro-SoC> zoom_to -target area -xl_area 3811a -yb_area 441980a -xr_area 8682a -yt_area 477916a
Nitro-SoC> zoom_to -target area -xl_area 34131a -yb_area 398043a -xr_area 46308a -yt_area 487879a
Nitro-SoC> zoom_to -target area -xl_area 67821a -yb_area 349223a -xr_area 88116a -yt_area 498949a
Nitro-SoC> zoom_to -target area -xl_area 88874a -yb_area 318715a -xr_area 114242a -yt_area 505867a
Nitro-SoC> zoom_to -target area -xl_area 159060a -yb_area 217010a -xr_area 201340a -yt_area 528930a
Nitro-SoC> zoom_to -target area -xl_area 202926a -yb_area 153444a -xr_area 255776a -yt_area 543344a
Nitro-SoC> zoom_to -target area -xl_area 257756a -yb_area 73990a -xr_area 323818a -yt_area 561361a
Nitro-SoC> zoom_to -target area -xl_area 326293a -yb_area -25327a -xr_area 408870a -yt_area 583882a
Nitro-SoC> check_design
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 398 movable and 176 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1762M, PVMEM - 1995M)
Nitro-SoC> write_db -file ../db/final.db
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/../db/final.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1762M, PVMEM - 1995M)
Nitro-SoC> write_sdf -file multiplier.sdf -corner corner_0_0 -mode new_mode -skip_backslash true
info UI33: performed sdf write for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1762M, PVMEM - 1995M)
Nitro-SoC> write_verilog -file multiplier.route.v
info UI36: Writing Verilog file 'multiplier.route.v'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 307M, CVMEM - 1762M, PVMEM - 1995M)
Nitro-SoC> zoom_to -target area -xl_area 305504a -yb_area 47657a -xr_area 371565a -yt_area 535020a
Nitro-SoC> zoom_to -target area -xl_area 288872a -yb_area 106045a -xr_area 341720a -yt_area 495930a
Nitro-SoC> zoom_to -target area -xl_area 275567a -yb_area 152753a -xr_area 317845a -yt_area 464659a
Nitro-SoC> zoom_to -target area -xl_area 288869a -yb_area 106048a -xr_area 341716a -yt_area 495927a
Nitro-SoC> zoom_to -target area -xl_area 305497a -yb_area 47668a -xr_area 371555a -yt_area 535011a
