[["The Cell Processor Architecture.", ["James A. Kahle"], "https://doi.org/10.1109/MICRO.2005.33", 0], ["How to Fake 1000 Registers.", ["David W. Oehmke", "Nathan L. Binkert", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/MICRO.2005.21", 12], ["Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows.", ["Stephen Hines", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/MICRO.2005.27", 11], ["Efficient Use of Invisible Registers in Thumb Code.", ["Arvind Krishnaswamy", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2005.19", 13], ["Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution.", ["Hyesoon Kim", "Onur Mutlu", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2005.38", 12], ["A Criticality Analysis of Clustering in Superscalar Processors.", ["Pierre Salverda", "Craig B. Zilles"], "https://doi.org/10.1109/MICRO.2005.6", 12], ["Incremental Commit Groups for Non-Atomic Trace Processing.", ["Matt T. Yourst", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2005.23", 14], ["Pinot: Speculative Multi-threading Processor Architecture Exploiting Parallelism over a Wide Range of Granularities.", ["Taku Ohsawa", "Masamichi Takagi", "Shoji Kawahara", "Satoshi Matsushita"], "https://doi.org/10.1109/MICRO.2005.26", 12], ["Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor.", ["Jiwei Lu", "Abhinav Das", "Wei-Chung Hsu", "Khoa Nguyen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.18", 12], ["Automatic Thread Extraction with Decoupled Software Pipelining.", ["Guilherme Ottoni", "Ram Rangan", "Adam Stoler", "David I. August"], "https://doi.org/10.1109/MICRO.2005.13", 14], ["Exploiting Vector Parallelism in Software Pipelined Loops.", ["Samuel Larsen", "Rodric M. Rabbah", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2005.20", 11], ["Continuous Path and Edge Profiling.", ["Michael D. Bond", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2005.16", 11], ["Improving Region Selection in Dynamic Optimization Systems.", ["David Hiniker", "Kim M. Hazelwood", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.2005.22", 14], ["The Future Evolution of High-Performance Microprocessors.", ["Norman P. Jouppi"], "https://doi.org/10.1109/MICRO.2005.34", 0], ["Scalable Store-Load Forwarding via Store Queue Index Prediction.", ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "https://doi.org/10.1109/MICRO.2005.29", 12], ["Address-Indexed Memory Disambiguation and Store-to-Load Forwarding.", ["Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/MICRO.2005.10", 12], ["Store Memory-Level Parallelism Optimizations for Commercial Applications.", ["Yuan Chou", "Lawrence Spracklen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.31", 14], ["A Mechanism for Online Diagnosis of Hard Faults in Microprocessors.", ["Fred A. Bower", "Daniel J. Sorin", "Sule Ozev"], "https://doi.org/10.1109/MICRO.2005.8", 12], ["uComplexity: Estimating Processor Design Effort.", ["Cyrus Bazeghi", "Francisco J. Mesa-Martinez", "Jose Renau"], "https://doi.org/10.1109/MICRO.2005.37", 10], ["Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System.", ["Kevin Fan", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2005.17", 14], ["Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns.", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2005.11", 12], ["Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors.", ["Meyrem Kirman", "Nevin Kirman", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2005.15", 12], ["ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing.", ["Smruti R. Sarangi", "Wei Liu", "Yuanyuan Zhou"], "https://doi.org/10.1109/MICRO.2005.28", 14], ["A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance.", ["Qiang Wu", "Margaret Martonosi", "Douglas W. Clark", "Vijay Janapa Reddi", "Dan Connors", "Youfeng Wu", "Jin Lee", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2005.7", 12], ["Thermal Management of On-Chip Caches Through Power Density Minimization.", ["Ja Chun Ku", "Serkan Ozdemir", "Gokhan Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/MICRO.2005.36", 11], ["Balancing Resource Utilization to Mitigate Power Density in Processor Pipelines.", ["Michael D. Powell", "Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2005.14", 11], ["A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation.", ["Tzvetan S. Metodi", "Darshan D. Thaker", "Andrew W. Cross"], "https://doi.org/10.1109/MICRO.2005.9", 14], ["\"Flea-flicker\" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense.", ["Ronald D. Barnes", "Shane Ryoo", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2005.1", 12], ["The TM3270 Media-Processor.", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", 12], ["Stream Programming on General-Purpose Processors.", ["Jayanth Gummaraju", "Mendel Rosenblum"], "https://doi.org/10.1109/MICRO.2005.32", 12], ["Shader Performance Analysis on a Modern GPU Architecture.", ["Victor Moya Del Barrio", "Carlos Gonzalez", "Jordi Roca", "Agustin Fernandez", "Roger Espasa"], "https://doi.org/10.1109/MICRO.2005.30", 10]]