// Seed: 1315595707
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    input supply1 id_7,
    output tri0 id_8
    , id_15,
    output tri0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    output tri0 id_13
);
  assign id_9 = {1{id_4}} & 1'b0 - 1;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    input wor id_8,
    input supply1 id_9
);
  assign id_5 = id_3 ? id_4 : (id_3);
  module_0(
      id_7, id_2, id_1, id_7, id_9, id_8, id_1, id_1, id_0, id_7, id_0, id_3, id_6, id_0
  );
  wire id_11, id_12;
endmodule
