{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556642006331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556642006332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:33:26 2019 " "Processing started: Wed May 01 00:33:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556642006332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1556642006332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1556642006332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1556642007014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_ctrl " "Found entity 1: rv32i_ctrl" {  } { { "verilog/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_src_b_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_src_b_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_src_b_mux " "Found entity 1: rv32i_src_b_mux" {  } { { "verilog/rv32i_src_b_mux.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_b_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_src_a_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_src_a_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_src_a_mux " "Found entity 1: rv32i_src_a_mux" {  } { { "verilog/rv32i_src_a_mux.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_a_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_regfile " "Found entity 1: rv32i_regfile" {  } { { "verilog/rv32i_regfile.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_regfile.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_PC_mux " "Found entity 1: rv32i_PC_mux" {  } { { "verilog/rv32i_PC_mux.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_PC_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_opcode_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_opcode_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_opcode_decode " "Found entity 1: rv32i_opcode_decode" {  } { { "verilog/rv32i_opcode_decode.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcode_decode.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_mul_div.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_mul_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_mul_div " "Found entity 1: rv32i_mul_div" {  } { { "verilog/rv32i_mul_div.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_imm_gen " "Found entity 1: rv32i_imm_gen" {  } { { "verilog/rv32i_imm_gen.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_imm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_alu " "Found entity 1: rv32i_alu" {  } { { "verilog/rv32i_alu.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_mul_div_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_mul_div_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_mul_div_ctrl " "Found entity 1: rv32i_mul_div_ctrl" {  } { { "verilog/rv32i_mul_div_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_core.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_core " "Found entity 1: rv32i_core" {  } { { "verilog/rv32i_core.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_pipeline " "Found entity 1: rv32i_pipeline" {  } { { "verilog/rv32i_pipeline.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_all_opcode_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_all_opcode_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_all_opcode_decode " "Found entity 1: rv32i_all_opcode_decode" {  } { { "verilog/rv32i_all_opcode_decode.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_csr_file.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_csr_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_csr_file " "Found entity 1: rv32i_csr_file" {  } { { "verilog/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_file.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_verilog/rv32i_instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_verilog/rv32i_instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_instr_mem " "Found entity 1: rv32i_instr_mem" {  } { { "ip_verilog/rv32i_instr_mem.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_verilog/rv32i_data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_verilog/rv32i_data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_data_mem " "Found entity 1: rv32i_data_mem" {  } { { "ip_verilog/rv32i_data_mem.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642014950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642014950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32i_core " "Elaborating entity \"rv32i_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1556642015033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_instr_mem rv32i_instr_mem:rv32i_instr_mem_inst0 " "Elaborating entity \"rv32i_instr_mem\" for hierarchy \"rv32i_instr_mem:rv32i_instr_mem_inst0\"" {  } { { "verilog/rv32i_core.v" "rv32i_instr_mem_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rv32i_instr_mem:rv32i_instr_mem_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rv32i_instr_mem:rv32i_instr_mem_inst0\|altsyncram:altsyncram_component\"" {  } { { "ip_verilog/rv32i_instr_mem.v" "altsyncram_component" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rv32i_instr_mem:rv32i_instr_mem_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rv32i_instr_mem:rv32i_instr_mem_inst0\|altsyncram:altsyncram_component\"" {  } { { "ip_verilog/rv32i_instr_mem.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rv32i_instr_mem:rv32i_instr_mem_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"rv32i_instr_mem:rv32i_instr_mem_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ip_verilog/instr_mem.mif " "Parameter \"init_file\" = \"./ip_verilog/instr_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015102 ""}  } { { "ip_verilog/rv32i_instr_mem.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1556642015102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgb1 " "Found entity 1: altsyncram_cgb1" {  } { { "db/altsyncram_cgb1.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/db/altsyncram_cgb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642015160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642015160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgb1 rv32i_instr_mem:rv32i_instr_mem_inst0\|altsyncram:altsyncram_component\|altsyncram_cgb1:auto_generated " "Elaborating entity \"altsyncram_cgb1\" for hierarchy \"rv32i_instr_mem:rv32i_instr_mem_inst0\|altsyncram:altsyncram_component\|altsyncram_cgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_data_mem rv32i_data_mem:rv32i_data_mem_inst0 " "Elaborating entity \"rv32i_data_mem\" for hierarchy \"rv32i_data_mem:rv32i_data_mem_inst0\"" {  } { { "verilog/rv32i_core.v" "rv32i_data_mem_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rv32i_data_mem:rv32i_data_mem_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rv32i_data_mem:rv32i_data_mem_inst0\|altsyncram:altsyncram_component\"" {  } { { "ip_verilog/rv32i_data_mem.v" "altsyncram_component" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rv32i_data_mem:rv32i_data_mem_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rv32i_data_mem:rv32i_data_mem_inst0\|altsyncram:altsyncram_component\"" {  } { { "ip_verilog/rv32i_data_mem.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rv32i_data_mem:rv32i_data_mem_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"rv32i_data_mem:rv32i_data_mem_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015205 ""}  } { { "ip_verilog/rv32i_data_mem.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1556642015205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3r1 " "Found entity 1: altsyncram_o3r1" {  } { { "db/altsyncram_o3r1.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/db/altsyncram_o3r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642015256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556642015256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o3r1 rv32i_data_mem:rv32i_data_mem_inst0\|altsyncram:altsyncram_component\|altsyncram_o3r1:auto_generated " "Elaborating entity \"altsyncram_o3r1\" for hierarchy \"rv32i_data_mem:rv32i_data_mem_inst0\|altsyncram:altsyncram_component\|altsyncram_o3r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_pipeline rv32i_pipeline:pipeline_inst0 " "Elaborating entity \"rv32i_pipeline\" for hierarchy \"rv32i_pipeline:pipeline_inst0\"" {  } { { "verilog/rv32i_core.v" "pipeline_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_ctrl rv32i_pipeline:pipeline_inst0\|rv32i_ctrl:ctrl " "Elaborating entity \"rv32i_ctrl\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_ctrl:ctrl\"" {  } { { "verilog/rv32i_pipeline.v" "ctrl" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_all_opcode_decode rv32i_pipeline:pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0 " "Elaborating entity \"rv32i_all_opcode_decode\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0\"" {  } { { "verilog/rv32i_ctrl.v" "rv32i_aopc_deco_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_opcode_decode rv32i_pipeline:pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0\|rv32i_opcode_decode:rv32i_opcde_inst0 " "Elaborating entity \"rv32i_opcode_decode\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0\|rv32i_opcode_decode:rv32i_opcde_inst0\"" {  } { { "verilog/rv32i_all_opcode_decode.v" "rv32i_opcde_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_mul_div_ctrl rv32i_pipeline:pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_mul_div_ctrl:rv32i_MD_ctrl_inst0 " "Elaborating entity \"rv32i_mul_div_ctrl\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_mul_div_ctrl:rv32i_MD_ctrl_inst0\"" {  } { { "verilog/rv32i_ctrl.v" "rv32i_MD_ctrl_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_PC_mux rv32i_pipeline:pipeline_inst0\|rv32i_PC_mux:PCmux " "Elaborating entity \"rv32i_PC_mux\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_PC_mux:PCmux\"" {  } { { "verilog/rv32i_pipeline.v" "PCmux" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_regfile rv32i_pipeline:pipeline_inst0\|rv32i_regfile:regfile_inst0 " "Elaborating entity \"rv32i_regfile\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_regfile:regfile_inst0\"" {  } { { "verilog/rv32i_pipeline.v" "regfile_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_imm_gen rv32i_pipeline:pipeline_inst0\|rv32i_imm_gen:imm_gen " "Elaborating entity \"rv32i_imm_gen\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_imm_gen:imm_gen\"" {  } { { "verilog/rv32i_pipeline.v" "imm_gen" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_src_a_mux rv32i_pipeline:pipeline_inst0\|rv32i_src_a_mux:src_a_mux " "Elaborating entity \"rv32i_src_a_mux\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_src_a_mux:src_a_mux\"" {  } { { "verilog/rv32i_pipeline.v" "src_a_mux" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_src_b_mux rv32i_pipeline:pipeline_inst0\|rv32i_src_b_mux:src_b_mux " "Elaborating entity \"rv32i_src_b_mux\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_src_b_mux:src_b_mux\"" {  } { { "verilog/rv32i_pipeline.v" "src_b_mux" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_alu rv32i_pipeline:pipeline_inst0\|rv32i_alu:ALU_inst0 " "Elaborating entity \"rv32i_alu\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_alu:ALU_inst0\"" {  } { { "verilog/rv32i_pipeline.v" "ALU_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_mul_div rv32i_pipeline:pipeline_inst0\|rv32i_mul_div:md " "Elaborating entity \"rv32i_mul_div\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_mul_div:md\"" {  } { { "verilog/rv32i_pipeline.v" "md" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015279 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rv32i_mul_div.v(93) " "Verilog HDL Case Statement information at rv32i_mul_div.v(93): all case item expressions in this case statement are onehot" {  } { { "verilog/rv32i_mul_div.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1556642015282 "|rv32i_core|rv32i_pipeline:pipeline_inst0|rv32i_mul_div:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_csr_file rv32i_pipeline:pipeline_inst0\|rv32i_csr_file:csr " "Elaborating entity \"rv32i_csr_file\" for hierarchy \"rv32i_pipeline:pipeline_inst0\|rv32i_csr_file:csr\"" {  } { { "verilog/rv32i_pipeline.v" "csr" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556642015283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556642015526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:33:35 2019 " "Processing ended: Wed May 01 00:33:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556642015526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556642015526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556642015526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1556642015526 ""}
