Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Sep 11 18:50:09 2017
| Host         : Msy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |   131 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |             136 |           36 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              43 |           13 |
| Yes          | No                    | Yes                    |              65 |           17 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                  Enable Signal                                                  |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clk_Out_2_All              |                                                                                                                 | sel                                                                                                                      |                1 |              1 |
|  Clk_Out_2_All              |                                                                                                                 | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoWrite_inst/PktEnd_o0                                                                      |                                                                                                                          |                1 |              1 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoRead_inst/Out_Select_reg                                                                  | usb_command_interpreter_Inst/Cnt_State_Trig_reg[0]_0                                                                     |                1 |              1 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoRead_inst/Out_Start_Acq_reg                                                               | usb_command_interpreter_Inst/Cnt_State_Trig_reg[0]_0                                                                     |                1 |              1 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoRead_inst/Status_En_Out_reg                                                               | usb_command_interpreter_Inst/Cnt_State_Trig_reg[0]_0                                                                     |                1 |              1 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoRead_inst/Out_Hold_reg                                                                    | usb_command_interpreter_Inst/Cnt_State_Trig_reg[0]_0                                                                     |                1 |              1 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoRead_inst/out_to_usb_Acq_Start_Stop_reg_0                                                 | usb_command_interpreter_Inst/Cnt_State_Trig_reg[0]_0                                                                     |                1 |              1 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoRead_inst/slrd0                                                                           |                                                                                                                          |                1 |              1 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoWrite_inst/slwr0                                                                          |                                                                                                                          |                1 |              1 |
|  Clk_Out_2_All              |                                                                                                                 | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  PLL_40M_Inst/inst/clk_out1 |                                                                                                                 |                                                                                                                          |                1 |              2 |
|  PLL_40M_Inst/inst/clk_out1 |                                                                                                                 | usb_command_interpreter_Inst/Cnt_State_Trig_reg[0]_0                                                                     |                1 |              2 |
|  PLL_40M_Inst/inst/clk_out1 |                                                                                                                 | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  Clk_Out_2_All              |                                                                                                                 | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  PLL_40M_Inst/inst/clk_out1 |                                                                                                                 | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoRead_inst/i[3]_i_2_n_0                                                                    | USB_Con_Inst/SlaveFifoRead_inst/i[3]_i_1_n_0                                                                             |                1 |              4 |
|  PLL_40M_Inst/inst/clk_out1 |                                                                                                                 | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  Clk_Out_2_All              |                                                                                                                 |                                                                                                                          |                5 |              9 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt0                                                                      | USB_Con_Inst/SlaveFifoWrite_inst/slwr_cnt[8]_i_1_n_0                                                                     |                3 |              9 |
|  Clk_Out_2_All              | USB_Con_Inst/SlaveFifoRead_inst/data[15]_i_1_n_0                                                                |                                                                                                                          |                4 |             16 |
|  Clk_Out_2_All              |                                                                                                                 | usb_command_interpreter_Inst/Cnt_State_Trig_reg[0]_0                                                                     |                7 |             23 |
|  Clk_Out_2_All              | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                      | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                6 |             24 |
|  Clk_Out_2_All              | sel                                                                                                             |                                                                                                                          |                6 |             24 |
|  PLL_40M_Inst/inst/clk_out1 | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[11] | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                6 |             36 |
|  Clk_Out_2_All              |                                                                                                                 | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |               11 |             48 |
|  PLL_40M_Inst/inst/clk_out1 |                                                                                                                 | Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |               11 |             48 |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     4 |
| 3      |                     2 |
| 4      |                     2 |
| 9      |                     2 |
| 16+    |                     7 |
+--------+-----------------------+


