

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_ACCUM_WRITEBACK'
================================================================
* Date:           Sat Sep 27 23:15:17 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.668 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       18|       18|  72.000 ns|  72.000 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ACCUM_WRITEBACK  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MHSA.cpp:213]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%local_accum_63_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_63_load"   --->   Operation 5 'read' 'local_accum_63_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%local_accum_59_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_59_load"   --->   Operation 6 'read' 'local_accum_59_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%local_accum_55_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_55_load"   --->   Operation 7 'read' 'local_accum_55_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%local_accum_51_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_51_load"   --->   Operation 8 'read' 'local_accum_51_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%local_accum_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_47_load"   --->   Operation 9 'read' 'local_accum_47_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%local_accum_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_43_load"   --->   Operation 10 'read' 'local_accum_43_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%local_accum_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_39_load"   --->   Operation 11 'read' 'local_accum_39_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_accum_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_35_load"   --->   Operation 12 'read' 'local_accum_35_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_accum_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_31_load"   --->   Operation 13 'read' 'local_accum_31_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%local_accum_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_27_load"   --->   Operation 14 'read' 'local_accum_27_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%local_accum_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_23_load"   --->   Operation 15 'read' 'local_accum_23_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%local_accum_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_19_load"   --->   Operation 16 'read' 'local_accum_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%local_accum_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_15_load"   --->   Operation 17 'read' 'local_accum_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%local_accum_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_11_load"   --->   Operation 18 'read' 'local_accum_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%local_accum_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_7_load"   --->   Operation 19 'read' 'local_accum_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%local_accum_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_3_load"   --->   Operation 20 'read' 'local_accum_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_accum_62_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_62_load"   --->   Operation 21 'read' 'local_accum_62_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_accum_58_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_58_load"   --->   Operation 22 'read' 'local_accum_58_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%local_accum_54_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_54_load"   --->   Operation 23 'read' 'local_accum_54_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%local_accum_50_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_50_load"   --->   Operation 24 'read' 'local_accum_50_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_accum_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_46_load"   --->   Operation 25 'read' 'local_accum_46_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%local_accum_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_42_load"   --->   Operation 26 'read' 'local_accum_42_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_accum_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_38_load"   --->   Operation 27 'read' 'local_accum_38_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_accum_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_34_load"   --->   Operation 28 'read' 'local_accum_34_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_accum_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_30_load"   --->   Operation 29 'read' 'local_accum_30_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_accum_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_26_load"   --->   Operation 30 'read' 'local_accum_26_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_accum_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_22_load"   --->   Operation 31 'read' 'local_accum_22_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_accum_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_18_load"   --->   Operation 32 'read' 'local_accum_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%local_accum_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_14_load"   --->   Operation 33 'read' 'local_accum_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_accum_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_10_load"   --->   Operation 34 'read' 'local_accum_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%local_accum_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_6_load"   --->   Operation 35 'read' 'local_accum_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_accum_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_2_load"   --->   Operation 36 'read' 'local_accum_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_accum_61_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_61_load"   --->   Operation 37 'read' 'local_accum_61_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_accum_57_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_57_load"   --->   Operation 38 'read' 'local_accum_57_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_accum_53_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_53_load"   --->   Operation 39 'read' 'local_accum_53_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%local_accum_49_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_49_load"   --->   Operation 40 'read' 'local_accum_49_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_accum_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_45_load"   --->   Operation 41 'read' 'local_accum_45_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_accum_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_41_load"   --->   Operation 42 'read' 'local_accum_41_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_accum_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_37_load"   --->   Operation 43 'read' 'local_accum_37_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%local_accum_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_33_load"   --->   Operation 44 'read' 'local_accum_33_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_accum_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_29_load"   --->   Operation 45 'read' 'local_accum_29_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_accum_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_25_load"   --->   Operation 46 'read' 'local_accum_25_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_accum_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_21_load"   --->   Operation 47 'read' 'local_accum_21_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_accum_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_17_load"   --->   Operation 48 'read' 'local_accum_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_accum_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_13_load"   --->   Operation 49 'read' 'local_accum_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_accum_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_9_load"   --->   Operation 50 'read' 'local_accum_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_accum_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_5_load"   --->   Operation 51 'read' 'local_accum_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_accum_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_1_load"   --->   Operation 52 'read' 'local_accum_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_udiv1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %p_udiv1"   --->   Operation 53 'read' 'p_udiv1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_accum_60_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_60_load"   --->   Operation 54 'read' 'local_accum_60_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_accum_56_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_56_load"   --->   Operation 55 'read' 'local_accum_56_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_accum_52_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_52_load"   --->   Operation 56 'read' 'local_accum_52_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_accum_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_48_load"   --->   Operation 57 'read' 'local_accum_48_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_accum_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_44_load"   --->   Operation 58 'read' 'local_accum_44_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_accum_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_40_load"   --->   Operation 59 'read' 'local_accum_40_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%local_accum_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_36_load"   --->   Operation 60 'read' 'local_accum_36_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_accum_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_32_load"   --->   Operation 61 'read' 'local_accum_32_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_accum_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_28_load"   --->   Operation 62 'read' 'local_accum_28_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_accum_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_24_load"   --->   Operation 63 'read' 'local_accum_24_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_accum_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_20_load"   --->   Operation 64 'read' 'local_accum_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_accum_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_16_load"   --->   Operation 65 'read' 'local_accum_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_accum_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_12_load"   --->   Operation 66 'read' 'local_accum_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_accum_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_8_load"   --->   Operation 67 'read' 'local_accum_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_accum_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_4_load"   --->   Operation 68 'read' 'local_accum_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%local_accum_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_accum_load"   --->   Operation 69 'read' 'local_accum_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.36ns)   --->   "%store_ln213 = store i7 0, i7 %i" [kernel_MHSA.cpp:213]   --->   Operation 70 'store' 'store_ln213' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc234"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%i_9 = load i7 %i" [kernel_MHSA.cpp:213]   --->   Operation 72 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_9, i32 6" [kernel_MHSA.cpp:213]   --->   Operation 73 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %tmp, void %for.inc234.split, void %for.inc237.exitStub" [kernel_MHSA.cpp:213]   --->   Operation 74 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i7 %i_9" [kernel_MHSA.cpp:213]   --->   Operation 75 'trunc' 'trunc_ln213' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln213_1 = trunc i7 %i_9" [kernel_MHSA.cpp:213]   --->   Operation 76 'trunc' 'trunc_ln213_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln214 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113" [kernel_MHSA.cpp:214]   --->   Operation 77 'specpipeline' 'specpipeline_ln214' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln213 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [kernel_MHSA.cpp:213]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln213' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_79" [kernel_MHSA.cpp:213]   --->   Operation 79 'specloopname' 'specloopname_ln213' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.16ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %local_accum_load_read, i6 4, i32 %local_accum_4_load_read, i6 8, i32 %local_accum_8_load_read, i6 12, i32 %local_accum_12_load_read, i6 16, i32 %local_accum_16_load_read, i6 20, i32 %local_accum_20_load_read, i6 24, i32 %local_accum_24_load_read, i6 28, i32 %local_accum_28_load_read, i6 32, i32 %local_accum_32_load_read, i6 36, i32 %local_accum_36_load_read, i6 40, i32 %local_accum_40_load_read, i6 44, i32 %local_accum_44_load_read, i6 48, i32 %local_accum_48_load_read, i6 52, i32 %local_accum_52_load_read, i6 56, i32 %local_accum_56_load_read, i6 60, i32 %local_accum_60_load_read, i32 <undef>, i6 %trunc_ln213_1" [kernel_MHSA.cpp:216]   --->   Operation 80 'sparsemux' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_9, i32 3, i32 6" [kernel_MHSA.cpp:216]   --->   Operation 81 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i4 %lshr_ln" [kernel_MHSA.cpp:216]   --->   Operation 82 'zext' 'zext_ln216_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.66ns)   --->   "%add_ln216 = add i7 %zext_ln216_1, i7 %p_udiv1_read" [kernel_MHSA.cpp:216]   --->   Operation 83 'add' 'add_ln216' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i7 %add_ln216" [kernel_MHSA.cpp:216]   --->   Operation 84 'zext' 'zext_ln216' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%xb_addr = getelementptr i32 %xb, i64 0, i64 %zext_ln216" [kernel_MHSA.cpp:216]   --->   Operation 85 'getelementptr' 'xb_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%xb_4_addr = getelementptr i32 %xb_4, i64 0, i64 %zext_ln216" [kernel_MHSA.cpp:216]   --->   Operation 86 'getelementptr' 'xb_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%xb_1_addr = getelementptr i32 %xb_1, i64 0, i64 %zext_ln216" [kernel_MHSA.cpp:216]   --->   Operation 87 'getelementptr' 'xb_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%xb_5_addr = getelementptr i32 %xb_5, i64 0, i64 %zext_ln216" [kernel_MHSA.cpp:216]   --->   Operation 88 'getelementptr' 'xb_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%xb_2_addr = getelementptr i32 %xb_2, i64 0, i64 %zext_ln216" [kernel_MHSA.cpp:216]   --->   Operation 89 'getelementptr' 'xb_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%xb_6_addr = getelementptr i32 %xb_6, i64 0, i64 %zext_ln216" [kernel_MHSA.cpp:216]   --->   Operation 90 'getelementptr' 'xb_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.16ns)   --->   "%tmp_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %local_accum_1_load_read, i6 4, i32 %local_accum_5_load_read, i6 8, i32 %local_accum_9_load_read, i6 12, i32 %local_accum_13_load_read, i6 16, i32 %local_accum_17_load_read, i6 20, i32 %local_accum_21_load_read, i6 24, i32 %local_accum_25_load_read, i6 28, i32 %local_accum_29_load_read, i6 32, i32 %local_accum_33_load_read, i6 36, i32 %local_accum_37_load_read, i6 40, i32 %local_accum_41_load_read, i6 44, i32 %local_accum_45_load_read, i6 48, i32 %local_accum_49_load_read, i6 52, i32 %local_accum_53_load_read, i6 56, i32 %local_accum_57_load_read, i6 60, i32 %local_accum_61_load_read, i32 <undef>, i6 %trunc_ln213_1" [kernel_MHSA.cpp:216]   --->   Operation 91 'sparsemux' 'tmp_31' <Predicate = (!tmp)> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.16ns)   --->   "%tmp_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %local_accum_2_load_read, i6 4, i32 %local_accum_6_load_read, i6 8, i32 %local_accum_10_load_read, i6 12, i32 %local_accum_14_load_read, i6 16, i32 %local_accum_18_load_read, i6 20, i32 %local_accum_22_load_read, i6 24, i32 %local_accum_26_load_read, i6 28, i32 %local_accum_30_load_read, i6 32, i32 %local_accum_34_load_read, i6 36, i32 %local_accum_38_load_read, i6 40, i32 %local_accum_42_load_read, i6 44, i32 %local_accum_46_load_read, i6 48, i32 %local_accum_50_load_read, i6 52, i32 %local_accum_54_load_read, i6 56, i32 %local_accum_58_load_read, i6 60, i32 %local_accum_62_load_read, i32 <undef>, i6 %trunc_ln213_1" [kernel_MHSA.cpp:216]   --->   Operation 92 'sparsemux' 'tmp_32' <Predicate = (!tmp)> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.16ns)   --->   "%tmp_33 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %local_accum_3_load_read, i6 4, i32 %local_accum_7_load_read, i6 8, i32 %local_accum_11_load_read, i6 12, i32 %local_accum_15_load_read, i6 16, i32 %local_accum_19_load_read, i6 20, i32 %local_accum_23_load_read, i6 24, i32 %local_accum_27_load_read, i6 28, i32 %local_accum_31_load_read, i6 32, i32 %local_accum_35_load_read, i6 36, i32 %local_accum_39_load_read, i6 40, i32 %local_accum_43_load_read, i6 44, i32 %local_accum_47_load_read, i6 48, i32 %local_accum_51_load_read, i6 52, i32 %local_accum_55_load_read, i6 56, i32 %local_accum_59_load_read, i6 60, i32 %local_accum_63_load_read, i32 <undef>, i6 %trunc_ln213_1" [kernel_MHSA.cpp:216]   --->   Operation 93 'sparsemux' 'tmp_33' <Predicate = (!tmp)> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%xb_3_addr = getelementptr i32 %xb_3, i64 0, i64 %zext_ln216" [kernel_MHSA.cpp:216]   --->   Operation 94 'getelementptr' 'xb_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%xb_7_addr = getelementptr i32 %xb_7, i64 0, i64 %zext_ln216" [kernel_MHSA.cpp:216]   --->   Operation 95 'getelementptr' 'xb_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.36ns)   --->   "%icmp_ln216 = icmp_eq  i3 %trunc_ln213, i3 0" [kernel_MHSA.cpp:216]   --->   Operation 96 'icmp' 'icmp_ln216' <Predicate = (!tmp)> <Delay = 0.36> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %arrayidx233.3.case.7, void %arrayidx233.3.case.3" [kernel_MHSA.cpp:216]   --->   Operation 97 'br' 'br_ln216' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln216 = muxlogic i32 %tmp_s"   --->   Operation 98 'muxlogic' 'muxLogicRAMData_to_store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln216 = muxlogic i7 %xb_4_addr"   --->   Operation 99 'muxlogic' 'muxLogicRAMAddr_to_store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 100 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln216 = store i32 %tmp_s, i7 %xb_4_addr" [kernel_MHSA.cpp:216]   --->   Operation 100 'store' 'store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 101 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln216 = muxlogic i32 %tmp_31"   --->   Operation 101 'muxlogic' 'muxLogicRAMData_to_store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln216 = muxlogic i7 %xb_5_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 103 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln216 = store i32 %tmp_31, i7 %xb_5_addr" [kernel_MHSA.cpp:216]   --->   Operation 103 'store' 'store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 104 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln216 = muxlogic i32 %tmp_32"   --->   Operation 104 'muxlogic' 'muxLogicRAMData_to_store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln216 = muxlogic i7 %xb_6_addr"   --->   Operation 105 'muxlogic' 'muxLogicRAMAddr_to_store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 106 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln216 = store i32 %tmp_32, i7 %xb_6_addr" [kernel_MHSA.cpp:216]   --->   Operation 106 'store' 'store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 107 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln216 = muxlogic i32 %tmp_33"   --->   Operation 107 'muxlogic' 'muxLogicRAMData_to_store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln216 = muxlogic i7 %xb_7_addr"   --->   Operation 108 'muxlogic' 'muxLogicRAMAddr_to_store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 109 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln216 = store i32 %tmp_33, i7 %xb_7_addr" [kernel_MHSA.cpp:216]   --->   Operation 109 'store' 'store_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln216 = br void %arrayidx233.3.exit" [kernel_MHSA.cpp:216]   --->   Operation 110 'br' 'br_ln216' <Predicate = (!tmp & !icmp_ln216)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln216 = muxlogic i32 %tmp_s"   --->   Operation 111 'muxlogic' 'muxLogicRAMData_to_store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln216 = muxlogic i7 %xb_addr"   --->   Operation 112 'muxlogic' 'muxLogicRAMAddr_to_store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 113 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln216 = store i32 %tmp_s, i7 %xb_addr" [kernel_MHSA.cpp:216]   --->   Operation 113 'store' 'store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 114 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln216 = muxlogic i32 %tmp_31"   --->   Operation 114 'muxlogic' 'muxLogicRAMData_to_store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln216 = muxlogic i7 %xb_1_addr"   --->   Operation 115 'muxlogic' 'muxLogicRAMAddr_to_store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 116 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln216 = store i32 %tmp_31, i7 %xb_1_addr" [kernel_MHSA.cpp:216]   --->   Operation 116 'store' 'store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 117 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln216 = muxlogic i32 %tmp_32"   --->   Operation 117 'muxlogic' 'muxLogicRAMData_to_store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln216 = muxlogic i7 %xb_2_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 119 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln216 = store i32 %tmp_32, i7 %xb_2_addr" [kernel_MHSA.cpp:216]   --->   Operation 119 'store' 'store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 120 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln216 = muxlogic i32 %tmp_33"   --->   Operation 120 'muxlogic' 'muxLogicRAMData_to_store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln216 = muxlogic i7 %xb_3_addr"   --->   Operation 121 'muxlogic' 'muxLogicRAMAddr_to_store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 122 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln216 = store i32 %tmp_33, i7 %xb_3_addr" [kernel_MHSA.cpp:216]   --->   Operation 122 'store' 'store_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln216 = br void %arrayidx233.3.exit" [kernel_MHSA.cpp:216]   --->   Operation 123 'br' 'br_ln216' <Predicate = (!tmp & icmp_ln216)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.66ns)   --->   "%add_ln213 = add i7 %i_9, i7 4" [kernel_MHSA.cpp:213]   --->   Operation 124 'add' 'add_ln213' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.36ns)   --->   "%store_ln213 = store i7 %add_ln213, i7 %i" [kernel_MHSA.cpp:213]   --->   Operation 125 'store' 'store_ln213' <Predicate = (!tmp)> <Delay = 0.36>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln213 = br void %for.inc234" [kernel_MHSA.cpp:213]   --->   Operation 126 'br' 'br_ln213' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.668ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln213', kernel_MHSA.cpp:213) of constant 0 on local variable 'i', kernel_MHSA.cpp:213 [140]  (0.360 ns)
	'load' operation 7 bit ('i', kernel_MHSA.cpp:213) on local variable 'i', kernel_MHSA.cpp:213 [143]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp_s', kernel_MHSA.cpp:216) [152]  (1.166 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln216') [171]  (0.421 ns)
	'store' operation 0 bit ('store_ln216', kernel_MHSA.cpp:216) of variable 'tmp_s', kernel_MHSA.cpp:216 on array 'xb_4' [173]  (0.721 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
