Classic Timing Analyzer report for VGA_BALL
Fri Apr 07 15:27:29 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Vert_sync'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+---------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From             ; To            ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+---------------+------------+-----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 13.447 ns                                      ; Ball_Y_pos[3]    ; Green         ; Vert_sync  ; --        ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 16.235 ns                                      ; pixel_column[5]  ; Green         ; --         ; --        ; 0            ;
; Clock Setup: 'Vert_sync'     ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_pos[9] ; Vert_sync  ; Vert_sync ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                  ;               ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+---------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Vert_sync       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Vert_sync'                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_pos[8]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_pos[7]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[2]    ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_pos[8]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_pos[6]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[2]    ; Ball_Y_pos[8]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_pos[7]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[6]    ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.665 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[3]    ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_pos[5]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[2]    ; Ball_Y_pos[7]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_pos[6]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[3]    ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[3]    ; Ball_Y_pos[8]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_pos[4]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[8]    ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[2]    ; Ball_Y_pos[6]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_pos[5]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[4]    ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[3]    ; Ball_Y_pos[7]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[4]    ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[2]    ; Ball_Y_pos[5]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_pos[4]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[4]    ; Ball_Y_pos[8]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[3]    ; Ball_Y_pos[6]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[5]    ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[2]    ; Ball_Y_pos[4]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[6]    ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.401 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[4]    ; Ball_Y_pos[7]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[3]    ; Ball_Y_pos[5]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.367 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[2]    ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[5]    ; Ball_Y_pos[8]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[6]    ; Ball_Y_pos[8]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.330 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[4]    ; Ball_Y_pos[6]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.328 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_pos[3]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[3]    ; Ball_Y_pos[4]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[7]    ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[5]    ; Ball_Y_pos[7]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[6]    ; Ball_Y_pos[7]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[4]    ; Ball_Y_pos[5]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.257 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[8]    ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[2]    ; Ball_Y_pos[3]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_pos[2]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[7]    ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[5]    ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_pos[3]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[7]    ; Ball_Y_pos[8]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[5]    ; Ball_Y_pos[6]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[9]    ; Ball_Y_motion[2] ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[6]    ; Ball_Y_pos[6]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.873 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[4]    ; Ball_Y_pos[4]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.871 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[8]    ; Ball_Y_pos[8]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[1]    ; Ball_Y_pos[1]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[2]    ; Ball_Y_pos[2]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_motion[2] ; Ball_Y_pos[2]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[7]    ; Ball_Y_pos[7]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[5]    ; Ball_Y_pos[5]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[3]    ; Ball_Y_pos[3]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ball_Y_pos[9]    ; Ball_Y_pos[9]    ; Vert_sync  ; Vert_sync ; None                        ; None                      ; 0.551 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+---------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To    ; From Clock ;
+-------+--------------+------------+---------------+-------+------------+
; N/A   ; None         ; 13.447 ns  ; Ball_Y_pos[3] ; Green ; Vert_sync  ;
; N/A   ; None         ; 13.111 ns  ; Ball_Y_pos[4] ; Green ; Vert_sync  ;
; N/A   ; None         ; 13.104 ns  ; Ball_Y_pos[5] ; Green ; Vert_sync  ;
; N/A   ; None         ; 13.067 ns  ; Ball_Y_pos[1] ; Green ; Vert_sync  ;
; N/A   ; None         ; 13.050 ns  ; Ball_Y_pos[6] ; Green ; Vert_sync  ;
; N/A   ; None         ; 12.912 ns  ; Ball_Y_pos[7] ; Green ; Vert_sync  ;
; N/A   ; None         ; 12.814 ns  ; Ball_Y_pos[3] ; Blue  ; Vert_sync  ;
; N/A   ; None         ; 12.688 ns  ; Ball_Y_pos[2] ; Green ; Vert_sync  ;
; N/A   ; None         ; 12.543 ns  ; Ball_Y_pos[8] ; Green ; Vert_sync  ;
; N/A   ; None         ; 12.478 ns  ; Ball_Y_pos[4] ; Blue  ; Vert_sync  ;
; N/A   ; None         ; 12.471 ns  ; Ball_Y_pos[5] ; Blue  ; Vert_sync  ;
; N/A   ; None         ; 12.434 ns  ; Ball_Y_pos[1] ; Blue  ; Vert_sync  ;
; N/A   ; None         ; 12.417 ns  ; Ball_Y_pos[6] ; Blue  ; Vert_sync  ;
; N/A   ; None         ; 12.279 ns  ; Ball_Y_pos[7] ; Blue  ; Vert_sync  ;
; N/A   ; None         ; 12.055 ns  ; Ball_Y_pos[2] ; Blue  ; Vert_sync  ;
; N/A   ; None         ; 11.910 ns  ; Ball_Y_pos[8] ; Blue  ; Vert_sync  ;
; N/A   ; None         ; 11.627 ns  ; Ball_Y_pos[9] ; Green ; Vert_sync  ;
; N/A   ; None         ; 10.994 ns  ; Ball_Y_pos[9] ; Blue  ; Vert_sync  ;
+-------+--------------+------------+---------------+-------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From            ; To    ;
+-------+-------------------+-----------------+-----------------+-------+
; N/A   ; None              ; 16.235 ns       ; pixel_column[5] ; Green ;
; N/A   ; None              ; 16.191 ns       ; pixel_column[8] ; Green ;
; N/A   ; None              ; 16.033 ns       ; pixel_row[4]    ; Green ;
; N/A   ; None              ; 15.960 ns       ; pixel_row[5]    ; Green ;
; N/A   ; None              ; 15.829 ns       ; pixel_column[6] ; Green ;
; N/A   ; None              ; 15.726 ns       ; pixel_column[3] ; Green ;
; N/A   ; None              ; 15.726 ns       ; pixel_column[7] ; Green ;
; N/A   ; None              ; 15.695 ns       ; pixel_row[6]    ; Green ;
; N/A   ; None              ; 15.610 ns       ; pixel_row[3]    ; Green ;
; N/A   ; None              ; 15.602 ns       ; pixel_column[5] ; Blue  ;
; N/A   ; None              ; 15.558 ns       ; pixel_column[8] ; Blue  ;
; N/A   ; None              ; 15.400 ns       ; pixel_row[4]    ; Blue  ;
; N/A   ; None              ; 15.333 ns       ; pixel_column[2] ; Green ;
; N/A   ; None              ; 15.327 ns       ; pixel_row[5]    ; Blue  ;
; N/A   ; None              ; 15.271 ns       ; pixel_column[4] ; Green ;
; N/A   ; None              ; 15.196 ns       ; pixel_column[6] ; Blue  ;
; N/A   ; None              ; 15.159 ns       ; pixel_column[1] ; Green ;
; N/A   ; None              ; 15.093 ns       ; pixel_column[3] ; Blue  ;
; N/A   ; None              ; 15.093 ns       ; pixel_column[7] ; Blue  ;
; N/A   ; None              ; 15.062 ns       ; pixel_row[6]    ; Blue  ;
; N/A   ; None              ; 15.045 ns       ; pixel_column[0] ; Green ;
; N/A   ; None              ; 15.028 ns       ; pixel_row[7]    ; Green ;
; N/A   ; None              ; 14.977 ns       ; pixel_row[3]    ; Blue  ;
; N/A   ; None              ; 14.700 ns       ; pixel_column[2] ; Blue  ;
; N/A   ; None              ; 14.638 ns       ; pixel_column[4] ; Blue  ;
; N/A   ; None              ; 14.551 ns       ; pixel_column[9] ; Green ;
; N/A   ; None              ; 14.526 ns       ; pixel_column[1] ; Blue  ;
; N/A   ; None              ; 14.518 ns       ; pixel_row[0]    ; Green ;
; N/A   ; None              ; 14.489 ns       ; pixel_row[1]    ; Green ;
; N/A   ; None              ; 14.469 ns       ; pixel_row[2]    ; Green ;
; N/A   ; None              ; 14.412 ns       ; pixel_column[0] ; Blue  ;
; N/A   ; None              ; 14.395 ns       ; pixel_row[7]    ; Blue  ;
; N/A   ; None              ; 13.918 ns       ; pixel_column[9] ; Blue  ;
; N/A   ; None              ; 13.885 ns       ; pixel_row[0]    ; Blue  ;
; N/A   ; None              ; 13.856 ns       ; pixel_row[1]    ; Blue  ;
; N/A   ; None              ; 13.836 ns       ; pixel_row[2]    ; Blue  ;
; N/A   ; None              ; 10.980 ns       ; pixel_row[8]    ; Green ;
; N/A   ; None              ; 10.584 ns       ; pixel_row[9]    ; Green ;
; N/A   ; None              ; 10.347 ns       ; pixel_row[8]    ; Blue  ;
; N/A   ; None              ; 9.951 ns        ; pixel_row[9]    ; Blue  ;
+-------+-------------------+-----------------+-----------------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 07 15:27:28 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_BALL -c VGA_BALL --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Vert_sync" is an undefined clock
Info: Clock "Vert_sync" Internal fmax is restricted to 420.17 MHz between source register "Ball_Y_motion[2]" and destination register "Ball_Y_pos[9]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.913 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y35_N1; Fanout = 18; REG Node = 'Ball_Y_motion[2]'
            Info: 2: + IC(0.560 ns) + CELL(0.504 ns) = 1.064 ns; Loc. = LCCOMB_X35_Y35_N14; Fanout = 2; COMB Node = 'Ball_Y_pos[3]~14'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.135 ns; Loc. = LCCOMB_X35_Y35_N16; Fanout = 2; COMB Node = 'Ball_Y_pos[4]~16'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.206 ns; Loc. = LCCOMB_X35_Y35_N18; Fanout = 2; COMB Node = 'Ball_Y_pos[5]~18'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.277 ns; Loc. = LCCOMB_X35_Y35_N20; Fanout = 2; COMB Node = 'Ball_Y_pos[6]~20'
            Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.348 ns; Loc. = LCCOMB_X35_Y35_N22; Fanout = 2; COMB Node = 'Ball_Y_pos[7]~22'
            Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.419 ns; Loc. = LCCOMB_X35_Y35_N24; Fanout = 1; COMB Node = 'Ball_Y_pos[8]~24'
            Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.829 ns; Loc. = LCCOMB_X35_Y35_N26; Fanout = 1; COMB Node = 'Ball_Y_pos[9]~25'
            Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.913 ns; Loc. = LCFF_X35_Y35_N27; Fanout = 4; REG Node = 'Ball_Y_pos[9]'
            Info: Total cell delay = 1.353 ns ( 70.73 % )
            Info: Total interconnect delay = 0.560 ns ( 29.27 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Vert_sync" to destination register is 2.671 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Vert_sync'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Vert_sync~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N27; Fanout = 4; REG Node = 'Ball_Y_pos[9]'
                Info: Total cell delay = 1.536 ns ( 57.51 % )
                Info: Total interconnect delay = 1.135 ns ( 42.49 % )
            Info: - Longest clock path from clock "Vert_sync" to source register is 2.671 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Vert_sync'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Vert_sync~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N1; Fanout = 18; REG Node = 'Ball_Y_motion[2]'
                Info: Total cell delay = 1.536 ns ( 57.51 % )
                Info: Total interconnect delay = 1.135 ns ( 42.49 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "Vert_sync" to destination pin "Green" through register "Ball_Y_pos[3]" is 13.447 ns
    Info: + Longest clock path from clock "Vert_sync" to source register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Vert_sync'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Vert_sync~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N15; Fanout = 7; REG Node = 'Ball_Y_pos[3]'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 10.526 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y35_N15; Fanout = 7; REG Node = 'Ball_Y_pos[3]'
        Info: 2: + IC(1.043 ns) + CELL(0.414 ns) = 1.457 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 2; COMB Node = 'Add3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.528 ns; Loc. = LCCOMB_X36_Y34_N2; Fanout = 2; COMB Node = 'Add3~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.599 ns; Loc. = LCCOMB_X36_Y34_N4; Fanout = 2; COMB Node = 'Add3~5'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.009 ns; Loc. = LCCOMB_X36_Y34_N6; Fanout = 1; COMB Node = 'Add3~6'
        Info: 6: + IC(0.265 ns) + CELL(0.414 ns) = 2.688 ns; Loc. = LCCOMB_X36_Y34_N26; Fanout = 1; COMB Node = 'LessThan3~15'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.759 ns; Loc. = LCCOMB_X36_Y34_N28; Fanout = 1; COMB Node = 'LessThan3~17'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.169 ns; Loc. = LCCOMB_X36_Y34_N30; Fanout = 1; COMB Node = 'LessThan3~18'
        Info: 9: + IC(0.395 ns) + CELL(0.150 ns) = 3.714 ns; Loc. = LCCOMB_X35_Y34_N30; Fanout = 2; COMB Node = 'Ball_on'
        Info: 10: + IC(4.034 ns) + CELL(2.778 ns) = 10.526 ns; Loc. = PIN_AC16; Fanout = 0; PIN Node = 'Green'
        Info: Total cell delay = 4.789 ns ( 45.50 % )
        Info: Total interconnect delay = 5.737 ns ( 54.50 % )
Info: Longest tpd from source pin "pixel_column[5]" to destination pin "Green" is 16.235 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 2; PIN Node = 'pixel_column[5]'
    Info: 2: + IC(5.872 ns) + CELL(0.393 ns) = 7.105 ns; Loc. = LCCOMB_X29_Y34_N18; Fanout = 2; COMB Node = 'Add0~3'
    Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.176 ns; Loc. = LCCOMB_X29_Y34_N20; Fanout = 2; COMB Node = 'Add0~5'
    Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 7.586 ns; Loc. = LCCOMB_X29_Y34_N22; Fanout = 1; COMB Node = 'Add0~6'
    Info: 5: + IC(0.246 ns) + CELL(0.419 ns) = 8.251 ns; Loc. = LCCOMB_X29_Y34_N8; Fanout = 1; COMB Node = 'Ball_on~0'
    Info: 6: + IC(0.897 ns) + CELL(0.275 ns) = 9.423 ns; Loc. = LCCOMB_X35_Y34_N30; Fanout = 2; COMB Node = 'Ball_on'
    Info: 7: + IC(4.034 ns) + CELL(2.778 ns) = 16.235 ns; Loc. = PIN_AC16; Fanout = 0; PIN Node = 'Green'
    Info: Total cell delay = 5.186 ns ( 31.94 % )
    Info: Total interconnect delay = 11.049 ns ( 68.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Fri Apr 07 15:27:29 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


