#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Feb 21 15:42:14 2018
# Process ID: 2874
# Current directory: /home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab4
# Command line: vivado
# Log file: /home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab4/vivado.log
# Journal file: /home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab4/lab4/lab4.xpr
save_project_as lab4 /home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/resources/lab4 -force
close_project
open_project /home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab4/lab4/lab4.xpr
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sync_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sync_testbench [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_simulation
source sync_testbench.tcl
synth_design -rtl -name rtl_1
add_wave {{/sync_testbench/DUT/s1}} {{/sync_testbench/DUT/s2}} 
restart
run 100 ms
run 100 ms
restart
close_sim
launch_simulation
source sync_testbench.tcl
close_sim
launch_simulation
source sync_testbench.tcl
restart
run 170 ns
close_sim
launch_simulation
source sync_testbench.tcl
close_sim
launch_simulation
source sync_testbench.tcl
close_sim
launch_simulation
source sync_testbench.tcl
close_sim
close_design
