{
  "Top": "kernel_attention",
  "RtlTop": "kernel_attention",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_attention_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "buffer_DataIn_1": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "buffer_DataIn_1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "buffer_DataIn_1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterNorm": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterNorm_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterNorm_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "norm1_mean": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm1_mean_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm1_mean_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "norm1_var": {
      "index": "3",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm1_var_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm1_var_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "norm1_weight": {
      "index": "4",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm1_weight_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm1_weight_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "norm1_bias": {
      "index": "5",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm1_bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm1_bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterPad": {
      "index": "6",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterPad_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterPad_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterRearrangeX": {
      "index": "7",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterRearrangeX_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterRearrangeX_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterPad1": {
      "index": "8",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterPad1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterPad1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterConv1": {
      "index": "9",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterConv1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterConv1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "kernel1": {
      "index": "10",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "kernel1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "kernel1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bias1": {
      "index": "11",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in_qk": {
      "index": "12",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_qk_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_qk_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in_q": {
      "index": "13",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_q_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_q_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in_k": {
      "index": "14",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_k_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_k_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterQKMultiplication": {
      "index": "15",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterQKMultiplication_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterQKMultiplication_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterSoftmax": {
      "index": "16",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterSoftmax_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterSoftmax_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterRearrangeX2": {
      "index": "17",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterRearrangeX2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterRearrangeX2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterQKXMultiplication": {
      "index": "18",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterQKXMultiplication_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterQKXMultiplication_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterRearrangeQKX": {
      "index": "19",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterRearrangeQKX_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterRearrangeQKX_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterPad2": {
      "index": "20",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterPad2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterPad2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterConv2": {
      "index": "21",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterConv2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterConv2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "kernel2": {
      "index": "22",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "kernel2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "kernel2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bias2": {
      "index": "23",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "afterAct2": {
      "index": "24",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterAct2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "afterAct2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "QKV": {
      "index": "25",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "QKV_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "QKV_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "buffer_out": {
      "index": "26",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "buffer_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "buffer_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "buffer_result": {
      "index": "27",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "buffer_result_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "buffer_result_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top kernel_attention -name kernel_attention"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_attention"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "50",
    "Uncertainty": "13.5",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 50.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_attention",
    "Version": "1.0",
    "DisplayName": "Kernel_attention",
    "Revision": "2113257711",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_attention_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/kernel_attention.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_attention_ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1.vhd",
      "impl\/vhdl\/kernel_attention_ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1.vhd",
      "impl\/vhdl\/kernel_attention_compute_multiplication.vhd",
      "impl\/vhdl\/kernel_attention_compute_multiplication_Pipeline_VITIS_LOOP_207_4.vhd",
      "impl\/vhdl\/kernel_attention_compute_skip.vhd",
      "impl\/vhdl\/kernel_attention_compute_skip_Pipeline_VITIS_LOOP_584_3.vhd",
      "impl\/vhdl\/kernel_attention_control_s_axi.vhd",
      "impl\/vhdl\/kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_DW_conv.vhd",
      "impl\/vhdl\/kernel_attention_DW_conv_Pipeline_In_Channel.vhd",
      "impl\/vhdl\/kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_fpext_32ns_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_fptrunc_64ns_32_1_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1.vhd",
      "impl\/vhdl\/kernel_attention_get_qk.vhd",
      "impl\/vhdl\/kernel_attention_gmem0_m_axi.vhd",
      "impl\/vhdl\/kernel_attention_gmem1_m_axi.vhd",
      "impl\/vhdl\/kernel_attention_gmem_m_axi.vhd",
      "impl\/vhdl\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.vhd",
      "impl\/vhdl\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.vhd",
      "impl\/vhdl\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.vhd",
      "impl\/vhdl\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.vhd",
      "impl\/vhdl\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.vhd",
      "impl\/vhdl\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.vhd",
      "impl\/vhdl\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.vhd",
      "impl\/vhdl\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.vhd",
      "impl\/vhdl\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_3ns_8ns_8ns_10_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_3ns_10ns_14ns_14_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_3ns_13ns_14ns_15_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_4ns_6ns_6ns_10_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_5ns_6ns_14ns_14_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_6ns_6ns_15ns_15_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_8ns_6ns_16ns_16_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_2ns_13ns_14_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_3ns_8ns_10_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_3ns_13ns_14_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_3ns_13ns_15_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_3ns_15ns_15_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_3ns_15ns_16_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_4ns_6ns_10_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_8ns_7ns_14_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_8ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_13s_71s_71_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_43ns_36ns_79_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_49ns_44ns_93_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_54s_67ns_120_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_62s_7ns_62_1_1.vhd",
      "impl\/vhdl\/kernel_attention_mul_mul_10ns_6ns_16_4_1.vhd",
      "impl\/vhdl\/kernel_attention_pow_generic_double_s.vhd",
      "impl\/vhdl\/kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb.vhd",
      "impl\/vhdl\/kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe.vhd",
      "impl\/vhdl\/kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud.vhd",
      "impl\/vhdl\/kernel_attention_srem_32ns_8ns_8_36_1.vhd",
      "impl\/vhdl\/kernel_attention_urem_8ns_8ns_8_12_seq_1.vhd",
      "impl\/vhdl\/kernel_attention.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_attention_ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1.v",
      "impl\/verilog\/kernel_attention_ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1.v",
      "impl\/verilog\/kernel_attention_compute_multiplication.v",
      "impl\/verilog\/kernel_attention_compute_multiplication_Pipeline_VITIS_LOOP_207_4.v",
      "impl\/verilog\/kernel_attention_compute_skip.v",
      "impl\/verilog\/kernel_attention_compute_skip_Pipeline_VITIS_LOOP_584_3.v",
      "impl\/verilog\/kernel_attention_control_s_axi.v",
      "impl\/verilog\/kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1.v",
      "impl\/verilog\/kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1.v",
      "impl\/verilog\/kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1.v",
      "impl\/verilog\/kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1.v",
      "impl\/verilog\/kernel_attention_DW_conv.v",
      "impl\/verilog\/kernel_attention_DW_conv_Pipeline_In_Channel.v",
      "impl\/verilog\/kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1.v",
      "impl\/verilog\/kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1.v",
      "impl\/verilog\/kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1.v",
      "impl\/verilog\/kernel_attention_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1.v",
      "impl\/verilog\/kernel_attention_fpext_32ns_64_1_no_dsp_1.v",
      "impl\/verilog\/kernel_attention_fptrunc_64ns_32_1_no_dsp_1.v",
      "impl\/verilog\/kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1.v",
      "impl\/verilog\/kernel_attention_get_qk.v",
      "impl\/verilog\/kernel_attention_gmem0_m_axi.v",
      "impl\/verilog\/kernel_attention_gmem1_m_axi.v",
      "impl\/verilog\/kernel_attention_gmem_m_axi.v",
      "impl\/verilog\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.v",
      "impl\/verilog\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.v",
      "impl\/verilog\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.v",
      "impl\/verilog\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.v",
      "impl\/verilog\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.v",
      "impl\/verilog\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.v",
      "impl\/verilog\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.v",
      "impl\/verilog\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.v",
      "impl\/verilog\/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.v",
      "impl\/verilog\/kernel_attention_mac_muladd_3ns_8ns_8ns_10_4_1.v",
      "impl\/verilog\/kernel_attention_mac_muladd_3ns_10ns_14ns_14_4_1.v",
      "impl\/verilog\/kernel_attention_mac_muladd_3ns_13ns_14ns_15_4_1.v",
      "impl\/verilog\/kernel_attention_mac_muladd_4ns_6ns_6ns_10_4_1.v",
      "impl\/verilog\/kernel_attention_mac_muladd_5ns_6ns_14ns_14_4_1.v",
      "impl\/verilog\/kernel_attention_mac_muladd_6ns_6ns_15ns_15_4_1.v",
      "impl\/verilog\/kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1.v",
      "impl\/verilog\/kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1.v",
      "impl\/verilog\/kernel_attention_mac_muladd_8ns_6ns_16ns_16_4_1.v",
      "impl\/verilog\/kernel_attention_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/kernel_attention_mul_2ns_13ns_14_1_1.v",
      "impl\/verilog\/kernel_attention_mul_3ns_8ns_10_1_1.v",
      "impl\/verilog\/kernel_attention_mul_3ns_13ns_14_1_1.v",
      "impl\/verilog\/kernel_attention_mul_3ns_13ns_15_1_1.v",
      "impl\/verilog\/kernel_attention_mul_3ns_15ns_15_1_1.v",
      "impl\/verilog\/kernel_attention_mul_3ns_15ns_16_1_1.v",
      "impl\/verilog\/kernel_attention_mul_4ns_6ns_10_1_1.v",
      "impl\/verilog\/kernel_attention_mul_8ns_7ns_14_1_1.v",
      "impl\/verilog\/kernel_attention_mul_8ns_9ns_16_1_1.v",
      "impl\/verilog\/kernel_attention_mul_13s_71s_71_1_1.v",
      "impl\/verilog\/kernel_attention_mul_43ns_36ns_79_1_1.v",
      "impl\/verilog\/kernel_attention_mul_49ns_44ns_93_1_1.v",
      "impl\/verilog\/kernel_attention_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/kernel_attention_mul_54s_67ns_120_1_1.v",
      "impl\/verilog\/kernel_attention_mul_62s_7ns_62_1_1.v",
      "impl\/verilog\/kernel_attention_mul_mul_10ns_6ns_16_4_1.v",
      "impl\/verilog\/kernel_attention_pow_generic_double_s.v",
      "impl\/verilog\/kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb.dat",
      "impl\/verilog\/kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb.v",
      "impl\/verilog\/kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe.dat",
      "impl\/verilog\/kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe.v",
      "impl\/verilog\/kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud.dat",
      "impl\/verilog\/kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud.v",
      "impl\/verilog\/kernel_attention_srem_32ns_8ns_8_36_1.v",
      "impl\/verilog\/kernel_attention_urem_8ns_8ns_8_12_seq_1.v",
      "impl\/verilog\/kernel_attention.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_attention_v1_0\/data\/kernel_attention.mdd",
      "impl\/misc\/drivers\/kernel_attention_v1_0\/data\/kernel_attention.tcl",
      "impl\/misc\/drivers\/kernel_attention_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_attention_v1_0\/src\/xkernel_attention.c",
      "impl\/misc\/drivers\/kernel_attention_v1_0\/src\/xkernel_attention.h",
      "impl\/misc\/drivers\/kernel_attention_v1_0\/src\/xkernel_attention_hw.h",
      "impl\/misc\/drivers\/kernel_attention_v1_0\/src\/xkernel_attention_linux.c",
      "impl\/misc\/drivers\/kernel_attention_v1_0\/src\/xkernel_attention_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_fpext_32ns_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_fptrunc_64ns_32_1_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel_attention.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_fpext_32ns_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_attention_fpext_32ns_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_fptrunc_64ns_32_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_attention_fptrunc_64ns_32_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "9",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "buffer_DataIn_1_1",
          "access": "W",
          "description": "Data signal of buffer_DataIn_1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "buffer_DataIn_1",
              "access": "W",
              "description": "Bit 31 to 0 of buffer_DataIn_1"
            }]
        },
        {
          "offset": "0x14",
          "name": "buffer_DataIn_1_2",
          "access": "W",
          "description": "Data signal of buffer_DataIn_1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "buffer_DataIn_1",
              "access": "W",
              "description": "Bit 63 to 32 of buffer_DataIn_1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "afterNorm_1",
          "access": "W",
          "description": "Data signal of afterNorm",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterNorm",
              "access": "W",
              "description": "Bit 31 to 0 of afterNorm"
            }]
        },
        {
          "offset": "0x20",
          "name": "afterNorm_2",
          "access": "W",
          "description": "Data signal of afterNorm",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterNorm",
              "access": "W",
              "description": "Bit 63 to 32 of afterNorm"
            }]
        },
        {
          "offset": "0x28",
          "name": "norm1_mean_1",
          "access": "W",
          "description": "Data signal of norm1_mean",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm1_mean",
              "access": "W",
              "description": "Bit 31 to 0 of norm1_mean"
            }]
        },
        {
          "offset": "0x2c",
          "name": "norm1_mean_2",
          "access": "W",
          "description": "Data signal of norm1_mean",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm1_mean",
              "access": "W",
              "description": "Bit 63 to 32 of norm1_mean"
            }]
        },
        {
          "offset": "0x34",
          "name": "norm1_var_1",
          "access": "W",
          "description": "Data signal of norm1_var",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm1_var",
              "access": "W",
              "description": "Bit 31 to 0 of norm1_var"
            }]
        },
        {
          "offset": "0x38",
          "name": "norm1_var_2",
          "access": "W",
          "description": "Data signal of norm1_var",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm1_var",
              "access": "W",
              "description": "Bit 63 to 32 of norm1_var"
            }]
        },
        {
          "offset": "0x40",
          "name": "norm1_weight_1",
          "access": "W",
          "description": "Data signal of norm1_weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm1_weight",
              "access": "W",
              "description": "Bit 31 to 0 of norm1_weight"
            }]
        },
        {
          "offset": "0x44",
          "name": "norm1_weight_2",
          "access": "W",
          "description": "Data signal of norm1_weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm1_weight",
              "access": "W",
              "description": "Bit 63 to 32 of norm1_weight"
            }]
        },
        {
          "offset": "0x4c",
          "name": "norm1_bias_1",
          "access": "W",
          "description": "Data signal of norm1_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm1_bias",
              "access": "W",
              "description": "Bit 31 to 0 of norm1_bias"
            }]
        },
        {
          "offset": "0x50",
          "name": "norm1_bias_2",
          "access": "W",
          "description": "Data signal of norm1_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm1_bias",
              "access": "W",
              "description": "Bit 63 to 32 of norm1_bias"
            }]
        },
        {
          "offset": "0x58",
          "name": "afterPad_1",
          "access": "W",
          "description": "Data signal of afterPad",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterPad",
              "access": "W",
              "description": "Bit 31 to 0 of afterPad"
            }]
        },
        {
          "offset": "0x5c",
          "name": "afterPad_2",
          "access": "W",
          "description": "Data signal of afterPad",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterPad",
              "access": "W",
              "description": "Bit 63 to 32 of afterPad"
            }]
        },
        {
          "offset": "0x64",
          "name": "afterRearrangeX_1",
          "access": "W",
          "description": "Data signal of afterRearrangeX",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterRearrangeX",
              "access": "W",
              "description": "Bit 31 to 0 of afterRearrangeX"
            }]
        },
        {
          "offset": "0x68",
          "name": "afterRearrangeX_2",
          "access": "W",
          "description": "Data signal of afterRearrangeX",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterRearrangeX",
              "access": "W",
              "description": "Bit 63 to 32 of afterRearrangeX"
            }]
        },
        {
          "offset": "0x70",
          "name": "afterPad1_1",
          "access": "W",
          "description": "Data signal of afterPad1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterPad1",
              "access": "W",
              "description": "Bit 31 to 0 of afterPad1"
            }]
        },
        {
          "offset": "0x74",
          "name": "afterPad1_2",
          "access": "W",
          "description": "Data signal of afterPad1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterPad1",
              "access": "W",
              "description": "Bit 63 to 32 of afterPad1"
            }]
        },
        {
          "offset": "0x7c",
          "name": "afterConv1_1",
          "access": "W",
          "description": "Data signal of afterConv1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterConv1",
              "access": "W",
              "description": "Bit 31 to 0 of afterConv1"
            }]
        },
        {
          "offset": "0x80",
          "name": "afterConv1_2",
          "access": "W",
          "description": "Data signal of afterConv1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterConv1",
              "access": "W",
              "description": "Bit 63 to 32 of afterConv1"
            }]
        },
        {
          "offset": "0x88",
          "name": "kernel1_1",
          "access": "W",
          "description": "Data signal of kernel1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel1",
              "access": "W",
              "description": "Bit 31 to 0 of kernel1"
            }]
        },
        {
          "offset": "0x8c",
          "name": "kernel1_2",
          "access": "W",
          "description": "Data signal of kernel1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel1",
              "access": "W",
              "description": "Bit 63 to 32 of kernel1"
            }]
        },
        {
          "offset": "0x94",
          "name": "bias1_1",
          "access": "W",
          "description": "Data signal of bias1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias1",
              "access": "W",
              "description": "Bit 31 to 0 of bias1"
            }]
        },
        {
          "offset": "0x98",
          "name": "bias1_2",
          "access": "W",
          "description": "Data signal of bias1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias1",
              "access": "W",
              "description": "Bit 63 to 32 of bias1"
            }]
        },
        {
          "offset": "0xa0",
          "name": "in_qk_1",
          "access": "W",
          "description": "Data signal of in_qk",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_qk",
              "access": "W",
              "description": "Bit 31 to 0 of in_qk"
            }]
        },
        {
          "offset": "0xa4",
          "name": "in_qk_2",
          "access": "W",
          "description": "Data signal of in_qk",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_qk",
              "access": "W",
              "description": "Bit 63 to 32 of in_qk"
            }]
        },
        {
          "offset": "0xac",
          "name": "in_q_1",
          "access": "W",
          "description": "Data signal of in_q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_q",
              "access": "W",
              "description": "Bit 31 to 0 of in_q"
            }]
        },
        {
          "offset": "0xb0",
          "name": "in_q_2",
          "access": "W",
          "description": "Data signal of in_q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_q",
              "access": "W",
              "description": "Bit 63 to 32 of in_q"
            }]
        },
        {
          "offset": "0xb8",
          "name": "in_k_1",
          "access": "W",
          "description": "Data signal of in_k",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_k",
              "access": "W",
              "description": "Bit 31 to 0 of in_k"
            }]
        },
        {
          "offset": "0xbc",
          "name": "in_k_2",
          "access": "W",
          "description": "Data signal of in_k",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_k",
              "access": "W",
              "description": "Bit 63 to 32 of in_k"
            }]
        },
        {
          "offset": "0xc4",
          "name": "afterQKMultiplication_1",
          "access": "W",
          "description": "Data signal of afterQKMultiplication",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterQKMultiplication",
              "access": "W",
              "description": "Bit 31 to 0 of afterQKMultiplication"
            }]
        },
        {
          "offset": "0xc8",
          "name": "afterQKMultiplication_2",
          "access": "W",
          "description": "Data signal of afterQKMultiplication",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterQKMultiplication",
              "access": "W",
              "description": "Bit 63 to 32 of afterQKMultiplication"
            }]
        },
        {
          "offset": "0xd0",
          "name": "afterSoftmax_1",
          "access": "W",
          "description": "Data signal of afterSoftmax",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterSoftmax",
              "access": "W",
              "description": "Bit 31 to 0 of afterSoftmax"
            }]
        },
        {
          "offset": "0xd4",
          "name": "afterSoftmax_2",
          "access": "W",
          "description": "Data signal of afterSoftmax",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterSoftmax",
              "access": "W",
              "description": "Bit 63 to 32 of afterSoftmax"
            }]
        },
        {
          "offset": "0xdc",
          "name": "afterRearrangeX2_1",
          "access": "W",
          "description": "Data signal of afterRearrangeX2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterRearrangeX2",
              "access": "W",
              "description": "Bit 31 to 0 of afterRearrangeX2"
            }]
        },
        {
          "offset": "0xe0",
          "name": "afterRearrangeX2_2",
          "access": "W",
          "description": "Data signal of afterRearrangeX2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterRearrangeX2",
              "access": "W",
              "description": "Bit 63 to 32 of afterRearrangeX2"
            }]
        },
        {
          "offset": "0xe8",
          "name": "afterQKXMultiplication_1",
          "access": "W",
          "description": "Data signal of afterQKXMultiplication",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterQKXMultiplication",
              "access": "W",
              "description": "Bit 31 to 0 of afterQKXMultiplication"
            }]
        },
        {
          "offset": "0xec",
          "name": "afterQKXMultiplication_2",
          "access": "W",
          "description": "Data signal of afterQKXMultiplication",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterQKXMultiplication",
              "access": "W",
              "description": "Bit 63 to 32 of afterQKXMultiplication"
            }]
        },
        {
          "offset": "0xf4",
          "name": "afterRearrangeQKX_1",
          "access": "W",
          "description": "Data signal of afterRearrangeQKX",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterRearrangeQKX",
              "access": "W",
              "description": "Bit 31 to 0 of afterRearrangeQKX"
            }]
        },
        {
          "offset": "0xf8",
          "name": "afterRearrangeQKX_2",
          "access": "W",
          "description": "Data signal of afterRearrangeQKX",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterRearrangeQKX",
              "access": "W",
              "description": "Bit 63 to 32 of afterRearrangeQKX"
            }]
        },
        {
          "offset": "0x100",
          "name": "afterPad2_1",
          "access": "W",
          "description": "Data signal of afterPad2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterPad2",
              "access": "W",
              "description": "Bit 31 to 0 of afterPad2"
            }]
        },
        {
          "offset": "0x104",
          "name": "afterPad2_2",
          "access": "W",
          "description": "Data signal of afterPad2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterPad2",
              "access": "W",
              "description": "Bit 63 to 32 of afterPad2"
            }]
        },
        {
          "offset": "0x10c",
          "name": "afterConv2_1",
          "access": "W",
          "description": "Data signal of afterConv2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterConv2",
              "access": "W",
              "description": "Bit 31 to 0 of afterConv2"
            }]
        },
        {
          "offset": "0x110",
          "name": "afterConv2_2",
          "access": "W",
          "description": "Data signal of afterConv2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterConv2",
              "access": "W",
              "description": "Bit 63 to 32 of afterConv2"
            }]
        },
        {
          "offset": "0x118",
          "name": "kernel2_1",
          "access": "W",
          "description": "Data signal of kernel2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel2",
              "access": "W",
              "description": "Bit 31 to 0 of kernel2"
            }]
        },
        {
          "offset": "0x11c",
          "name": "kernel2_2",
          "access": "W",
          "description": "Data signal of kernel2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel2",
              "access": "W",
              "description": "Bit 63 to 32 of kernel2"
            }]
        },
        {
          "offset": "0x124",
          "name": "bias2_1",
          "access": "W",
          "description": "Data signal of bias2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias2",
              "access": "W",
              "description": "Bit 31 to 0 of bias2"
            }]
        },
        {
          "offset": "0x128",
          "name": "bias2_2",
          "access": "W",
          "description": "Data signal of bias2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias2",
              "access": "W",
              "description": "Bit 63 to 32 of bias2"
            }]
        },
        {
          "offset": "0x130",
          "name": "afterAct2_1",
          "access": "W",
          "description": "Data signal of afterAct2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterAct2",
              "access": "W",
              "description": "Bit 31 to 0 of afterAct2"
            }]
        },
        {
          "offset": "0x134",
          "name": "afterAct2_2",
          "access": "W",
          "description": "Data signal of afterAct2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "afterAct2",
              "access": "W",
              "description": "Bit 63 to 32 of afterAct2"
            }]
        },
        {
          "offset": "0x13c",
          "name": "QKV_1",
          "access": "W",
          "description": "Data signal of QKV",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "QKV",
              "access": "W",
              "description": "Bit 31 to 0 of QKV"
            }]
        },
        {
          "offset": "0x140",
          "name": "QKV_2",
          "access": "W",
          "description": "Data signal of QKV",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "QKV",
              "access": "W",
              "description": "Bit 63 to 32 of QKV"
            }]
        },
        {
          "offset": "0x148",
          "name": "buffer_out_1",
          "access": "W",
          "description": "Data signal of buffer_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "buffer_out",
              "access": "W",
              "description": "Bit 31 to 0 of buffer_out"
            }]
        },
        {
          "offset": "0x14c",
          "name": "buffer_out_2",
          "access": "W",
          "description": "Data signal of buffer_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "buffer_out",
              "access": "W",
              "description": "Bit 63 to 32 of buffer_out"
            }]
        },
        {
          "offset": "0x154",
          "name": "buffer_result_1",
          "access": "W",
          "description": "Data signal of buffer_result",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "buffer_result",
              "access": "W",
              "description": "Bit 31 to 0 of buffer_result"
            }]
        },
        {
          "offset": "0x158",
          "name": "buffer_result_2",
          "access": "W",
          "description": "Data signal of buffer_result",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "buffer_result",
              "access": "W",
              "description": "Bit 63 to 32 of buffer_result"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "buffer_DataIn_1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "afterNorm"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "norm1_mean"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "norm1_var"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "norm1_weight"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "norm1_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "afterPad"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "afterRearrangeX"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "afterPad1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "124",
          "argName": "afterConv1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "136",
          "argName": "kernel1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "148",
          "argName": "bias1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "160",
          "argName": "in_qk"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "172",
          "argName": "in_q"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "184",
          "argName": "in_k"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "196",
          "argName": "afterQKMultiplication"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "208",
          "argName": "afterSoftmax"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "220",
          "argName": "afterRearrangeX2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "232",
          "argName": "afterQKXMultiplication"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "244",
          "argName": "afterRearrangeQKX"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "256",
          "argName": "afterPad2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "268",
          "argName": "afterConv2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "280",
          "argName": "kernel2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "292",
          "argName": "bias2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "304",
          "argName": "afterAct2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "316",
          "argName": "QKV"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "328",
          "argName": "buffer_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "340",
          "argName": "buffer_result"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "buffer_DataIn_1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "buffer_DataIn_1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "buffer_result"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "buffer_result"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterNorm"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterNorm"
        }
      ]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "norm1_mean"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "norm1_mean"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "norm1_var"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "norm1_var"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "norm1_weight"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "norm1_weight"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "norm1_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "norm1_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterPad"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterPad"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterRearrangeX"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterRearrangeX"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterPad1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterPad1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterConv1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterConv1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "kernel1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "kernel1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "bias1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "bias1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "in_qk"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "in_qk"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "in_q"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "in_q"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "in_k"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "in_k"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterQKMultiplication"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterQKMultiplication"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterSoftmax"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterSoftmax"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterRearrangeX2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterRearrangeX2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterQKXMultiplication"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterQKXMultiplication"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterRearrangeQKX"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterRearrangeQKX"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterPad2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterPad2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterConv2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterConv2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "kernel2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "kernel2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "bias2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "bias2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "afterAct2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "afterAct2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "QKV"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "QKV"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "buffer_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "buffer_out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_attention",
      "Instances": [
        {
          "ModuleName": "kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4",
          "InstanceName": "grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525"
        },
        {
          "ModuleName": "kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4",
          "InstanceName": "grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539"
        },
        {
          "ModuleName": "kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3",
          "InstanceName": "grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549"
        },
        {
          "ModuleName": "DW_conv",
          "InstanceName": "grp_DW_conv_fu_557",
          "Instances": [{
              "ModuleName": "DW_conv_Pipeline_In_Channel",
              "InstanceName": "grp_DW_conv_Pipeline_In_Channel_fu_316"
            }]
        },
        {
          "ModuleName": "compute_skip",
          "InstanceName": "grp_compute_skip_fu_570",
          "Instances": [{
              "ModuleName": "compute_skip_Pipeline_VITIS_LOOP_584_3",
              "InstanceName": "grp_compute_skip_Pipeline_VITIS_LOOP_584_3_fu_56"
            }]
        },
        {
          "ModuleName": "get_qk",
          "InstanceName": "grp_get_qk_fu_581"
        },
        {
          "ModuleName": "compute_multiplication",
          "InstanceName": "grp_compute_multiplication_fu_590",
          "Instances": [{
              "ModuleName": "compute_multiplication_Pipeline_VITIS_LOOP_207_4",
              "InstanceName": "grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197"
            }]
        },
        {
          "ModuleName": "kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum",
          "InstanceName": "grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608",
          "Instances": [{
              "ModuleName": "pow_generic_double_s",
              "InstanceName": "grp_pow_generic_double_s_fu_868"
            }]
        },
        {
          "ModuleName": "kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT",
          "InstanceName": "grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623"
        },
        {
          "ModuleName": "kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT",
          "InstanceName": "grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631"
        },
        {
          "ModuleName": "kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4",
          "InstanceName": "grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639"
        },
        {
          "ModuleName": "kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT",
          "InstanceName": "grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647"
        },
        {
          "ModuleName": "kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4",
          "InstanceName": "grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655"
        }
      ]
    },
    "Info": {
      "kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DW_conv_Pipeline_In_Channel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DW_conv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_skip_Pipeline_VITIS_LOOP_584_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_skip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "get_qk": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_multiplication_Pipeline_VITIS_LOOP_207_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_multiplication": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_attention": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4": {
        "Latency": {
          "LatencyBest": "208",
          "LatencyAvg": "208",
          "LatencyWorst": "208",
          "PipelineII": "208",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_373_3_VITIS_LOOP_375_4",
            "TripCount": "196",
            "Latency": "206",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "13",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "576",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1160",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4": {
        "Latency": {
          "LatencyBest": "15683",
          "LatencyAvg": "15683",
          "LatencyWorst": "15683",
          "PipelineII": "15683",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4",
            "TripCount": "15680",
            "Latency": "15681",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "52",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "95",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3": {
        "Latency": {
          "LatencyBest": "15698",
          "LatencyAvg": "15698",
          "LatencyWorst": "15698",
          "PipelineII": "15698",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_80_2_VITIS_LOOP_82_3",
            "TripCount": "560",
            "Latency": "15696",
            "PipelineII": "28",
            "PipelineDepth": "45"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "1989",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "3240",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "DW_conv_Pipeline_In_Channel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "In_Channel",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "36",
            "PipelineDepth": "36"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "2949",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "2965",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "DW_conv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "Batch_Out_Column_Kernel_Col_Output_Channel",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "3995",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4920",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "compute_skip_Pipeline_VITIS_LOOP_584_3": {
        "Latency": {
          "LatencyBest": "439043",
          "LatencyAvg": "",
          "LatencyWorst": "658563",
          "PipelineIIMin": "439043",
          "PipelineIIMax": "658563",
          "PipelineII": "439043 ~ 658563",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3",
            "TripCount": "",
            "LatencyMin": "439041",
            "LatencyMax": "658561",
            "Latency": "439041 ~ 658561",
            "PipelineII": "14",
            "PipelineDepth": "16"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "FF": "253",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1009",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "compute_skip": {
        "Latency": {
          "LatencyBest": "439045",
          "LatencyAvg": "",
          "LatencyWorst": "658565",
          "PipelineIIMin": "439045",
          "PipelineIIMax": "658565",
          "PipelineII": "439045 ~ 658565",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "FF": "285",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1114",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "get_qk": {
        "Latency": {
          "LatencyBest": "31378",
          "LatencyAvg": "31378",
          "LatencyWorst": "31378",
          "PipelineII": "31378",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5",
            "TripCount": "31360",
            "Latency": "31376",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "1416",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1761",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "compute_multiplication_Pipeline_VITIS_LOOP_207_4": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "",
          "LatencyWorst": "112",
          "PipelineIIMin": "54",
          "PipelineIIMax": "112",
          "PipelineII": "54 ~ 112",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_207_4",
            "TripCount": "",
            "LatencyMin": "52",
            "LatencyMax": "110",
            "Latency": "52 ~ 110",
            "PipelineII": "2",
            "PipelineDepth": "15"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "382",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "700",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "compute_multiplication": {
        "Latency": {
          "LatencyBest": "904737",
          "LatencyAvg": "",
          "LatencyWorst": "4428817",
          "PipelineIIMin": "904737",
          "PipelineIIMax": "4428817",
          "PipelineII": "904737 ~ 4428817",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2",
            "TripCount": "784",
            "LatencyMin": "904736",
            "LatencyMax": "4428816",
            "Latency": "904736 ~ 4428816",
            "PipelineII": "",
            "PipelineDepthMin": "1154",
            "PipelineDepthMax": "5649",
            "PipelineDepth": "1154 ~ 5649",
            "Loops": [{
                "Name": "VITIS_LOOP_206_3",
                "TripCount": "",
                "LatencyMin": "1140",
                "LatencyMax": "5635",
                "Latency": "1140 ~ 5635",
                "PipelineII": "",
                "PipelineDepthMin": "57",
                "PipelineDepthMax": "115",
                "PipelineDepth": "57 ~ 115"
              }]
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "626",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1237",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "20.551"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "33",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "646",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5420",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum": {
        "Latency": {
          "LatencyBest": "1920921",
          "LatencyAvg": "1920921",
          "LatencyWorst": "1920921",
          "PipelineII": "1920921",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum",
            "TripCount": "38416",
            "Latency": "1920919",
            "PipelineII": "50",
            "PipelineDepth": "121"
          }],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "8328",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "11906",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT": {
        "Latency": {
          "LatencyBest": "15691",
          "LatencyAvg": "15691",
          "LatencyWorst": "15691",
          "PipelineII": "15691",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5",
            "TripCount": "15680",
            "Latency": "15689",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "583",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "913",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT": {
        "Latency": {
          "LatencyBest": "15691",
          "LatencyAvg": "15691",
          "LatencyWorst": "15691",
          "PipelineII": "15691",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5",
            "TripCount": "15680",
            "Latency": "15689",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "510",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "848",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4": {
        "Latency": {
          "LatencyBest": "47051",
          "LatencyAvg": "47051",
          "LatencyWorst": "47051",
          "PipelineII": "47051",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4",
            "TripCount": "47040",
            "Latency": "47049",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "640",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "803",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT": {
        "Latency": {
          "LatencyBest": "47048",
          "LatencyAvg": "47048",
          "LatencyWorst": "47048",
          "PipelineII": "47048",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6",
            "TripCount": "47040",
            "Latency": "47046",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "FF": "183",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "817",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4": {
        "Latency": {
          "LatencyBest": "47043",
          "LatencyAvg": "47043",
          "LatencyWorst": "47043",
          "PipelineII": "47043",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4",
            "TripCount": "47040",
            "Latency": "47041",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "54",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "kernel_attention": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_371_2",
            "TripCount": "80",
            "Latency": "18080",
            "PipelineII": "",
            "PipelineDepth": "226"
          }],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "89",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "26856",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "38813",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-10-19 11:51:15 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
