INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
WARNING: [VRFC 10-3380] identifier 'temp' is used before its declaration [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sim_1/new/tb_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_transmitter
