// Seed: 4124242822
module module_0 #(
    parameter id_11 = 32'd8,
    parameter id_12 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  generate
    if (~id_1 == 1 || 1) begin : LABEL_0
      uwire id_9 = 1;
    end else begin : LABEL_0
      wire id_10;
    end
  endgenerate
  defparam id_11.id_12 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output wand id_2
    , id_4
);
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
endmodule
