<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'X:/ACog/03_Lattice/AProp/hdla_gen_hierarchy.html'.
INFO: (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/2.1/cae_library/vhdl_packages/vdbs"
-- (VERI-1482) Analyzing Verilog file C:/lscc/diamond/2.1/cae_library/synthesis/verilog/machxo2.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/../01_Verilog/acog.v
X:/ACog/03_Lattice/../01_Verilog/acog.v(6,10-6,23) INFO: (VERI-1328) analyzing included file X:/ACog/03_Lattice/../01_Verilog/acog_defs.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/../01_Verilog/acog_alu.v
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(6,10-6,23) INFO: (VERI-1328) analyzing included file X:/ACog/03_Lattice/../01_Verilog/acog_defs.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/../01_Verilog/acog_defs.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/../01_Verilog/acog_id.v
X:/ACog/03_Lattice/../01_Verilog/acog_id.v(6,10-6,23) INFO: (VERI-1328) analyzing included file X:/ACog/03_Lattice/../01_Verilog/acog_defs.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/../01_Verilog/acog_if.v
X:/ACog/03_Lattice/../01_Verilog/acog_if.v(6,10-6,23) INFO: (VERI-1328) analyzing included file X:/ACog/03_Lattice/../01_Verilog/acog_defs.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/../01_Verilog/acog_mem.v
X:/ACog/03_Lattice/../01_Verilog/acog_mem.v(6,10-6,23) INFO: (VERI-1328) analyzing included file X:/ACog/03_Lattice/../01_Verilog/acog_defs.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/../01_Verilog/acog_seq.v
X:/ACog/03_Lattice/../01_Verilog/acog_seq.v(6,10-6,23) INFO: (VERI-1328) analyzing included file X:/ACog/03_Lattice/../01_Verilog/acog_defs.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/../01_Verilog/acog_wback.v
X:/ACog/03_Lattice/../01_Verilog/acog_wback.v(6,10-6,23) INFO: (VERI-1328) analyzing included file X:/ACog/03_Lattice/../01_Verilog/acog_defs.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/../01_Verilog/aprop.v
-- (VERI-1482) Analyzing Verilog file X:/ACog/03_Lattice/cog0_mem.v
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(369,8-369,19) INFO: (VERI-1018) compiling module acog_parity
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(369,1-384,10) INFO: (VERI-9000) elaborating module 'acog_parity'
X:/ACog/03_Lattice/../01_Verilog/aprop.v(7,8-7,13) INFO: (VERI-1018) compiling module AProp
X:/ACog/03_Lattice/../01_Verilog/aprop.v(7,1-152,10) INFO: (VERI-9000) elaborating module 'AProp'
X:/ACog/03_Lattice/../01_Verilog/acog.v(7,1-162,10) INFO: (VERI-9000) elaborating module 'ACog_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog.v(7,1-162,10) INFO: (VERI-9000) elaborating module 'ACog_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_mem.v(7,1-197,10) INFO: (VERI-9000) elaborating module 'acog_mem_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_mem.v(7,1-197,10) INFO: (VERI-9000) elaborating module 'acog_mem_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_seq.v(8,1-55,10) INFO: (VERI-9000) elaborating module 'acog_seq_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_seq.v(8,1-55,10) INFO: (VERI-9000) elaborating module 'acog_seq_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_id.v(8,1-125,10) INFO: (VERI-9000) elaborating module 'acog_id_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_id.v(8,1-125,10) INFO: (VERI-9000) elaborating module 'acog_id_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_wback.v(8,1-83,10) INFO: (VERI-9000) elaborating module 'acog_wback_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_wback.v(8,1-83,10) INFO: (VERI-9000) elaborating module 'acog_wback_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(8,1-179,10) INFO: (VERI-9000) elaborating module 'acog_alu_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(8,1-179,10) INFO: (VERI-9000) elaborating module 'acog_alu_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_mem.v(201,1-721,10) INFO: (VERI-9000) elaborating module 'memblock_dp_x32_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_mem.v(201,1-721,10) INFO: (VERI-9000) elaborating module 'memblock_dp_x32_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(258,1-337,10) INFO: (VERI-9000) elaborating module 'acog_addsub_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(258,1-337,10) INFO: (VERI-9000) elaborating module 'acog_addsub_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(344,1-365,10) INFO: (VERI-9000) elaborating module 'acog_cmpsx_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(344,1-365,10) INFO: (VERI-9000) elaborating module 'acog_cmpsx_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(222,1-256,10) INFO: (VERI-9000) elaborating module 'acog_logic_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(222,1-256,10) INFO: (VERI-9000) elaborating module 'acog_logic_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(441,1-488,10) INFO: (VERI-9000) elaborating module 'barrel_rcl_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(441,1-488,10) INFO: (VERI-9000) elaborating module 'barrel_rcl_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(491,1-538,10) INFO: (VERI-9000) elaborating module 'barrel_rcr_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(491,1-538,10) INFO: (VERI-9000) elaborating module 'barrel_rcr_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(540,1-586,10) INFO: (VERI-9000) elaborating module 'barrel_rol_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(540,1-586,10) INFO: (VERI-9000) elaborating module 'barrel_rol_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(588,1-634,10) INFO: (VERI-9000) elaborating module 'barrel_ror_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(588,1-634,10) INFO: (VERI-9000) elaborating module 'barrel_ror_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(636,1-658,10) INFO: (VERI-9000) elaborating module 'barrel_shl_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(636,1-658,10) INFO: (VERI-9000) elaborating module 'barrel_shl_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(710,1-798,10) INFO: (VERI-9000) elaborating module 'barrel_shr_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(710,1-798,10) INFO: (VERI-9000) elaborating module 'barrel_shr_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(389,1-438,10) INFO: (VERI-9000) elaborating module 'barrel_rev_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(389,1-438,10) INFO: (VERI-9000) elaborating module 'barrel_rev_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(182,1-220,10) INFO: (VERI-9000) elaborating module 'acog_sum_uniq_1'
X:/ACog/03_Lattice/../01_Verilog/acog_alu.v(182,1-220,10) INFO: (VERI-9000) elaborating module 'acog_sum_uniq_2'
X:/ACog/03_Lattice/../01_Verilog/aprop.v(106,1-127,4) WARNING: (VERI-1453) port port_b_in is not connected to this instance
X:/ACog/03_Lattice/../01_Verilog/aprop.v(129,1-150,4) WARNING: (VERI-1453) port port_b_in is not connected to this instance
X:/ACog/03_Lattice/../01_Verilog/acog.v(133,1-147,4) WARNING: (VERI-1453) port d_is_zero_in is not connected to this instance
X:/ACog/03_Lattice/cog0_mem.v(8,8-8,16) INFO: (VERI-1018) compiling module cog0_mem
X:/ACog/03_Lattice/cog0_mem.v(8,1-308,10) INFO: (VERI-9000) elaborating module 'cog0_mem'
C:/lscc/diamond/2.1/cae_library/synthesis/verilog/machxo2.v(1291,1-1358,10) INFO: (VERI-9000) elaborating module 'DP8KC_uniq_1'
C:/lscc/diamond/2.1/cae_library/synthesis/verilog/machxo2.v(1291,1-1358,10) INFO: (VERI-9000) elaborating module 'DP8KC_uniq_2'
C:/lscc/diamond/2.1/cae_library/synthesis/verilog/machxo2.v(1291,1-1358,10) INFO: (VERI-9000) elaborating module 'DP8KC_uniq_3'
C:/lscc/diamond/2.1/cae_library/synthesis/verilog/machxo2.v(1291,1-1358,10) INFO: (VERI-9000) elaborating module 'DP8KC_uniq_4'
C:/lscc/diamond/2.1/cae_library/synthesis/verilog/machxo2.v(1120,1-1122,10) INFO: (VERI-9000) elaborating module 'VHI_uniq_1'
C:/lscc/diamond/2.1/cae_library/synthesis/verilog/machxo2.v(1124,1-1126,10) INFO: (VERI-9000) elaborating module 'VLO_uniq_1'
Design load finished with (0) errors, and (3) warnings.

</PRE></BODY></HTML>