<ENTRY>
{
 "thisFile": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Jan 30 16:20:22 2024",
 "timestampMillis": "1706631622285",
 "buildStep": {
  "cmdId": "1ecfa3dd-cb11-4195-95da-100c5fce9830",
  "name": "v++",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -s -t hw --platform xilinx_u280_gen3x16_xdma_1_202211_1 -I/home/amin/parallel-gcn/src/FPGA/kernel --hls.jobs 8 --vivado.synth.jobs 8 --vivado.impl.jobs 8 -l -o /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin /home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo --config /home/amin/parallel-gcn/src/FPGA/kernel/mmul/connectivity_gcn.cfg ",
  "args": [
   "-s",
   "-t",
   "hw",
   "--platform",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "-I/home/amin/parallel-gcn/src/FPGA/kernel",
   "--hls.jobs",
   "8",
   "--vivado.synth.jobs",
   "8",
   "--vivado.impl.jobs",
   "8",
   "-l",
   "-o",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo",
   "--config",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/connectivity_gcn.cfg"
  ],
  "iniFiles": [
   {
    "path": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/connectivity_gcn.cfg",
    "content": "[connectivity]\nsp=mmul_kernel_0_1.A:HBM[0:1]\nsp=mmul_kernel_0_1.B:HBM[2:3]\nsp=mmul_kernel_0_1.C:HBM[4:5]\n"
   }
  ],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:22 2024",
 "timestampMillis": "1706631622285",
 "status": {
  "cmdId": "1ecfa3dd-cb11-4195-95da-100c5fce9830",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Tue Jan 30 16:20:24 2024",
 "timestampMillis": "1706631624909",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
  "hardwareDsa": "",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "mmul_kernel_0",
    "file": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "mmul_kernel_0",
     "file": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/mmul_kernel_0/mmul_kernel_0/cpu_sources/mmul.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "mmul_kernel_0_1"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2022.2. SW Build 3671529 on 2022-10-13-17:52:11"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 16:20:25 2024",
 "timestampMillis": "1706631625027",
 "buildStep": {
  "cmdId": "d4d6ca2a-4c30-44c5-a79a-1d3197eb2d93",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo -keep --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link",
  "args": [
   "--xo",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo",
   "-keep",
   "--config",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini",
   "--xpfm",
   "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int",
   "--temp_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini",
    "content": "sp=mmul_kernel_0_1.A:HBM[0:1]\nsp=mmul_kernel_0_1.B:HBM[2:3]\nsp=mmul_kernel_0_1.C:HBM[4:5]\n\n"
   }
  ],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:25 2024",
 "timestampMillis": "1706631625028",
 "status": {
  "cmdId": "d4d6ca2a-4c30-44c5-a79a-1d3197eb2d93",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:41 2024",
 "timestampMillis": "1706631641294",
 "status": {
  "cmdId": "d4d6ca2a-4c30-44c5-a79a-1d3197eb2d93",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 16:20:41 2024",
 "timestampMillis": "1706631641296",
 "buildStep": {
  "cmdId": "0701ea6b-724c-4a54-bfa3-1c5d8df78f12",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat -rtd /home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw.rtd -nofilter /home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw_full.rtd -xclbin /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml -o /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat",
   "-rtd",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw.rtd",
   "-nofilter",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml",
   "-o",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:41 2024",
 "timestampMillis": "1706631641297",
 "status": {
  "cmdId": "0701ea6b-724c-4a54-bfa3-1c5d8df78f12",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:45 2024",
 "timestampMillis": "1706631645787",
 "status": {
  "cmdId": "0701ea6b-724c-4a54-bfa3-1c5d8df78f12",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 16:20:45 2024",
 "timestampMillis": "1706631645789",
 "buildStep": {
  "cmdId": "0c6e9e4a-89b5-445b-97bd-9292715ab939",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:45 2024",
 "timestampMillis": "1706631645790",
 "status": {
  "cmdId": "0c6e9e4a-89b5-445b-97bd-9292715ab939",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 16:20:46 2024",
 "timestampMillis": "1706631646005",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:46 2024",
 "timestampMillis": "1706631646006",
 "status": {
  "cmdId": "0c6e9e4a-89b5-445b-97bd-9292715ab939",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 16:20:46 2024",
 "timestampMillis": "1706631646008",
 "buildStep": {
  "cmdId": "c677a0a1-418b-421b-8e94-4420a41c6e71",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s --remote_ip_cache /home/amin/parallel-gcn/src/FPGA/.ipcache --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --log_dir /home/amin/parallel-gcn/src/FPGA/_x/logs/link --report_dir /home/amin/parallel-gcn/src/FPGA/_x/reports/link --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini -k /home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link --no-info --iprepo /home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0 --messageDb /home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb /home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "-s",
   "--remote_ip_cache",
   "/home/amin/parallel-gcn/src/FPGA/.ipcache",
   "--output_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int",
   "--log_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/logs/link",
   "--report_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/reports/link",
   "--config",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini",
   "-k",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link",
   "--no-info",
   "--iprepo",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0",
   "--messageDb",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini",
    "content": "[advanced]\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=compiler.vppCurrentWorkingDir=/home/amin/parallel-gcn/src/FPGA\nmisc=BinaryName=mmul_kernel_0\n\n[connectivity]\nnk=mmul_kernel_0:1:mmul_kernel_0_1\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\nsynth.jobs=8\nimpl.jobs=8\n\n"
   }
  ],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:46 2024",
 "timestampMillis": "1706631646008",
 "status": {
  "cmdId": "c677a0a1-418b-421b-8e94-4420a41c6e71",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Jan 30 16:20:47 2024",
 "timestampMillis": "1706631647331",
 "buildStep": {
  "cmdId": "ca010c22-919f-4f8f-a2ad-7f58fc1fda9d",
  "name": "vpl",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s --remote_ip_cache /home/amin/parallel-gcn/src/FPGA/.ipcache --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --log_dir /home/amin/parallel-gcn/src/FPGA/_x/logs/link --report_dir /home/amin/parallel-gcn/src/FPGA/_x/reports/link --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini -k /home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link --no-info --iprepo /home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0 --messageDb /home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb /home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:47 2024",
 "timestampMillis": "1706631647331",
 "status": {
  "cmdId": "ca010c22-919f-4f8f-a2ad-7f58fc1fda9d",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Tue Jan 30 16:20:50 2024",
 "timestampMillis": "1706631650443",
 "vivadoProject": {
  "openDir": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 16:20:50 2024",
 "timestampMillis": "1706631650444",
 "buildStep": {
  "cmdId": "62919ea6-d1ae-4254-bcc5-a8f2c8c6a4af",
  "name": "vivado",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:20:50 2024",
 "timestampMillis": "1706631650445",
 "status": {
  "cmdId": "62919ea6-d1ae-4254-bcc5-a8f2c8c6a4af",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 16:21:27 2024",
 "timestampMillis": "1706631687231",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/automation_summary_update_bd.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Jan 30 16:39:16 2024",
 "timestampMillis": "1706632756249",
 "buildStep": {
  "cmdId": "17946c7c-83a7-4db4-b11e-a3a8ef1a0655",
  "name": "vivado.impl",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:39:16 2024",
 "timestampMillis": "1706632756249",
 "status": {
  "cmdId": "17946c7c-83a7-4db4-b11e-a3a8ef1a0655",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Jan 30 16:39:16 2024",
 "timestampMillis": "1706632756250",
 "buildStep": {
  "cmdId": "072ba4fa-ec5f-4764-b699-89a484f35203",
  "name": "vivado.impl.impl_1",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 16:39:16 2024",
 "timestampMillis": "1706632756250",
 "status": {
  "cmdId": "072ba4fa-ec5f-4764-b699-89a484f35203",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:32:00 2024",
 "timestampMillis": "1706635920328",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:33:07 2024",
 "timestampMillis": "1706635987279",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_service.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:33:07 2024",
 "timestampMillis": "1706635987279",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_service.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:35:23 2024",
 "timestampMillis": "1706636123748",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:35:23 2024",
 "timestampMillis": "1706636123750",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331860",
 "status": {
  "cmdId": "62919ea6-d1ae-4254-bcc5-a8f2c8c6a4af",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331897",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331898",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331898",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331898",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331899",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331899",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331899",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331900",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331900",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331901",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331901",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331901",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_synthed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331901",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331902",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331911",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_ii_level0_wire_0_synth_1_ulp_ii_level0_wire_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331911",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_ulp_cmp_0_synth_1_ulp_ulp_cmp_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331912",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_hmss_0_0_synth_1_ulp_hmss_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331912",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_axi_vip_data_0_synth_1_ulp_axi_vip_data_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331912",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_ulp_ucs_0_synth_1_ulp_ulp_ucs_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331913",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_ctrl_slr0_0_synth_1_ulp_proc_sys_reset_ctrl_slr0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331913",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_ctrl_slr1_0_synth_1_ulp_proc_sys_reset_ctrl_slr1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331913",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_ctrl_slr2_0_synth_1_ulp_proc_sys_reset_ctrl_slr2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331914",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_kernel_slr0_0_synth_1_ulp_proc_sys_reset_kernel_slr0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331914",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_kernel_slr1_0_synth_1_ulp_proc_sys_reset_kernel_slr1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331914",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_kernel_slr2_0_synth_1_ulp_proc_sys_reset_kernel_slr2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331915",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_kernel2_slr0_0_synth_1_ulp_proc_sys_reset_kernel2_slr0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331915",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_kernel2_slr1_0_synth_1_ulp_proc_sys_reset_kernel2_slr1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331915",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_kernel2_slr2_0_synth_1_ulp_proc_sys_reset_kernel2_slr2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331916",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_freerun_slr0_0_synth_1_ulp_proc_sys_reset_freerun_slr0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331916",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_freerun_slr1_0_synth_1_ulp_proc_sys_reset_freerun_slr1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331916",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_proc_sys_reset_freerun_slr2_0_synth_1_ulp_proc_sys_reset_freerun_slr2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331917",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_axi_gpio_null_0_synth_1_ulp_axi_gpio_null_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331917",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_axi_vip_ctrl_userpf_0_synth_1_ulp_axi_vip_ctrl_userpf_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331917",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_regslice_control_userpf_0_synth_1_ulp_regslice_control_userpf_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331918",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_regslice_control_userpf_1_synth_1_ulp_regslice_control_userpf_1_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331918",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_regslice_control_userpf_2_synth_1_ulp_regslice_control_userpf_2_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331919",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1_bd_22c0_fanout_aresetn_pcie_slr0_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331919",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1_bd_22c0_fanout_aresetn_ctrl_slr0_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331919",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_slice2_1_0_synth_1_bd_85ad_slice2_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331920",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect0_2_0_synth_1_bd_85ad_interconnect0_2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331920",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1_bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331920",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_psreset_kernel_01_0_synth_1_bd_22c0_psreset_kernel_01_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331921",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_xbar_0_synth_1_ulp_xbar_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331921",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_build_info_0_synth_1_bd_22c0_build_info_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331921",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_gapping_demand_toggle_0_synth_1_bd_22c0_gapping_demand_toggle_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331922",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_gapping_demand_update_0_synth_1_bd_22c0_gapping_demand_update_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331922",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_gpio_gapping_demand_0_synth_1_bd_22c0_gpio_gapping_demand_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331922",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_clock_throttling_avg_0_synth_1_bd_22c0_clock_throttling_avg_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331923",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_gpio_ucs_control_status_0_synth_1_bd_22c0_gpio_ucs_control_status_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331923",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_clock_shutdown_latch_0_synth_1_bd_22c0_clock_shutdown_latch_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331923",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1_bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331924",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_psreset_kernel_00_0_synth_1_bd_22c0_psreset_kernel_00_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331924",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_aclk_kernel_01_adapt_0_synth_1_bd_22c0_aclk_kernel_01_adapt_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331924",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1_bd_22c0_clkwiz_aclk_kernel_01_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331925",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1_bd_22c0_clock_throttling_aclk_kernel_01_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331926",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_clk_hbm_adapt_0_synth_1_bd_22c0_clk_hbm_adapt_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331926",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_clkwiz_hbm_0_synth_1_bd_22c0_clkwiz_hbm_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331926",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_fanout_aresetn_hbm_0_synth_1_bd_22c0_fanout_aresetn_hbm_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331927",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_psreset_hbm_0_synth_1_bd_22c0_psreset_hbm_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331927",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_xbar_1_synth_1_bd_22c0_xbar_1_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331927",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_097b_build_info_0_synth_1_bd_097b_build_info_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331928",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_init_reduce_0_synth_1_bd_85ad_init_reduce_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331928",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_xbar_1_synth_1_ulp_xbar_1_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331928",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_mmul_kernel_0_1_0_synth_1_ulp_mmul_kernel_0_1_0_utilization_synth.rpt",
  "name": "mmul_kernel_0",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331929",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_097b_user_debug_bridge_0_synth_1_bd_097b_user_debug_bridge_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331929",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_7cf0_axi_jtag_0_synth_1_bd_7cf0_axi_jtag_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331929",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_7cf0_bsip_0_synth_1_bd_7cf0_bsip_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331930",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_7cf0_bs_switch_1_0_synth_1_bd_7cf0_bs_switch_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331930",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_097b_user_debug_hub_0_synth_1_bd_097b_user_debug_hub_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331930",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_58f6_xsdbm_0_synth_1_bd_58f6_xsdbm_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331931",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_58f6_lut_buffer_0_synth_1_bd_58f6_lut_buffer_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331931",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_xbar_0_synth_1_bd_22c0_xbar_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331931",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_frequency_counter_aclk_0_synth_1_bd_22c0_frequency_counter_aclk_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331932",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_frequency_counter_aclk_hbm_0_synth_1_bd_22c0_frequency_counter_aclk_hbm_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331932",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1_bd_22c0_frequency_counter_aclk_kernel_00_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331932",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_psreset_aclk_freerun_0_synth_1_bd_22c0_psreset_aclk_freerun_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331933",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_aclk_kernel_00_adapt_0_synth_1_bd_22c0_aclk_kernel_00_adapt_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331933",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1_bd_22c0_clkwiz_aclk_kernel_00_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331933",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1_bd_22c0_clock_throttling_aclk_kernel_00_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331934",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_auto_cc_1_synth_1_ulp_auto_cc_1_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331934",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_s00_regslice_16_synth_1_ulp_s00_regslice_16_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331935",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_auto_cc_2_synth_1_ulp_auto_cc_2_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331935",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect1_0_0_synth_1_bd_85ad_interconnect1_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331935",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_axi_apb_bridge_inst_0_synth_1_bd_85ad_axi_apb_bridge_inst_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331936",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_vip_S03_0_synth_1_bd_85ad_vip_S03_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331936",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_hbm_inst_0_synth_1_bd_85ad_hbm_inst_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331936",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_hbm_reset_sync_SLR0_0_synth_1_bd_85ad_hbm_reset_sync_SLR0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331937",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_slice0_2_0_synth_1_bd_85ad_slice0_2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331937",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect3_4_0_synth_1_bd_85ad_interconnect3_4_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331937",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect2_1_0_synth_1_bd_85ad_interconnect2_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331938",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_m01_regslice_0_synth_1_ulp_m01_regslice_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331938",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_22c0_auto_cc_0_synth_1_bd_22c0_auto_cc_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331938",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_m00_regslice_0_synth_1_ulp_m00_regslice_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331939",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_s00_regslice_15_synth_1_ulp_s00_regslice_15_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331939",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": "072ba4fa-ec5f-4764-b699-89a484f35203"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331951",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "072ba4fa-ec5f-4764-b699-89a484f35203"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331959",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "072ba4fa-ec5f-4764-b699-89a484f35203"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331959",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpv",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_CONCISE",
  "cmdId": "072ba4fa-ec5f-4764-b699-89a484f35203"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331971",
 "status": {
  "cmdId": "ca010c22-919f-4f8f-a2ad-7f58fc1fda9d",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331980",
 "status": {
  "cmdId": "c677a0a1-418b-421b-8e94-4420a41c6e71",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331982",
 "buildStep": {
  "cmdId": "933fec5f-e99d-4792-8d26-7eed580b757e",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331982",
 "status": {
  "cmdId": "933fec5f-e99d-4792-8d26-7eed580b757e",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331984",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331985",
 "buildStep": {
  "cmdId": "3e8b3922-c481-4150-9cd4-d0e30678d32f",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /home/amin/parallel-gcn/src/FPGA/_x/link/int/address_map.xml -sdsl /home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat -xclbin /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml -rtd /home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd -o /home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml",
  "args": [
   "-a",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/address_map.xml",
   "-sdsl",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat",
   "-xclbin",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml",
   "-rtd",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd",
   "-o",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:31 2024",
 "timestampMillis": "1706637331986",
 "status": {
  "cmdId": "3e8b3922-c481-4150-9cd4-d0e30678d32f",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335757",
 "status": {
  "cmdId": "3e8b3922-c481-4150-9cd4-d0e30678d32f",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335758",
 "buildStep": {
  "cmdId": "90fa37d8-86df-49e1-94c7-b025833d80cf",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335758",
 "status": {
  "cmdId": "90fa37d8-86df-49e1-94c7-b025833d80cf",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335761",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335762",
 "status": {
  "cmdId": "90fa37d8-86df-49e1-94c7-b025833d80cf",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335762",
 "buildStep": {
  "cmdId": "7edba11f-ae3f-419e-92e2-29e826791bab",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeAutomationSummary",
  "args": [
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/automation_summary.txt"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335763",
 "status": {
  "cmdId": "7edba11f-ae3f-419e-92e2-29e826791bab",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335764",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/automation_summary.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335764",
 "status": {
  "cmdId": "7edba11f-ae3f-419e-92e2-29e826791bab",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335765",
 "status": {
  "cmdId": "933fec5f-e99d-4792-8d26-7eed580b757e",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335766",
 "buildStep": {
  "cmdId": "cbaab591-61f2-4d69-a682-f1aa1c24a951",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section BITSTREAM:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd --append-section :JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd --add-section BUILD_METADATA:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml --add-section SYSTEM_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
  "args": [
   "--add-section",
   "BITSTREAM:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/partial.bit",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd",
   "--append-section",
   ":JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1",
   "--output",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:35 2024",
 "timestampMillis": "1706637335767",
 "status": {
  "cmdId": "cbaab591-61f2-4d69-a682-f1aa1c24a951",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:36 2024",
 "timestampMillis": "1706637336742",
 "status": {
  "cmdId": "cbaab591-61f2-4d69-a682-f1aa1c24a951",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 17:55:36 2024",
 "timestampMillis": "1706637336744",
 "buildStep": {
  "cmdId": "08dfc32a-d3a5-4fd0-97b7-ed7754fc5c5d",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.info --input /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.info",
   "--input",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:36 2024",
 "timestampMillis": "1706637336744",
 "status": {
  "cmdId": "08dfc32a-d3a5-4fd0-97b7-ed7754fc5c5d",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:37 2024",
 "timestampMillis": "1706637337243",
 "status": {
  "cmdId": "08dfc32a-d3a5-4fd0-97b7-ed7754fc5c5d",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Jan 30 17:55:37 2024",
 "timestampMillis": "1706637337245",
 "buildStep": {
  "cmdId": "c4f13173-a9ae-4b08-8acd-1bb61f21b339",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:37 2024",
 "timestampMillis": "1706637337245",
 "status": {
  "cmdId": "c4f13173-a9ae-4b08-8acd-1bb61f21b339",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:37 2024",
 "timestampMillis": "1706637337245",
 "status": {
  "cmdId": "c4f13173-a9ae-4b08-8acd-1bb61f21b339",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:37 2024",
 "timestampMillis": "1706637337253",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/system_estimate_mmul_kernel_0.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:37 2024",
 "timestampMillis": "1706637337261",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Jan 30 17:55:37 2024",
 "timestampMillis": "1706637337262",
 "status": {
  "cmdId": "1ecfa3dd-cb11-4195-95da-100c5fce9830",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:37 2024",
 "timestampMillis": "1706637337326",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/v++_link_mmul_kernel_0_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Jan 30 17:55:37 2024",
 "timestampMillis": "1706637337327",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/v++_link_mmul_kernel_0_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
