Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 21 17:09:52 2021
| Host         : LAPTOP-FM4V0FMP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file multi_segment_timing_summary_routed.rpt -pb multi_segment_timing_summary_routed.pb -rpx multi_segment_timing_summary_routed.rpx -warn_on_violation
| Design       : multi_segment
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.586        0.000                      0                   16        0.313        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.586        0.000                      0                   16        0.313        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.702ns (49.877%)  route 1.710ns (50.123%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.691     6.232    DRV/data_selector_reg[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.356 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          1.019     7.376    DRV/data_selector[0]_i_7_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.500 r  DRV/data_selector[4]_i_4/O
                         net (fo=1, routed)           0.000     7.500    DRV/data_selector[4]_i_4_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.050 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.164    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.498 r  DRV/data_selector_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.498    DRV/data_selector_reg[12]_i_1_n_6
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.442    14.783    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[13]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y18         FDCE (Setup_fdce_C_D)        0.062    15.084    DRV/data_selector_reg[13]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.681ns (49.566%)  route 1.710ns (50.434%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.691     6.232    DRV/data_selector_reg[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.356 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          1.019     7.376    DRV/data_selector[0]_i_7_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.500 r  DRV/data_selector[4]_i_4/O
                         net (fo=1, routed)           0.000     7.500    DRV/data_selector[4]_i_4_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.050 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.164    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.477 r  DRV/data_selector_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.477    DRV/data_selector_reg[12]_i_1_n_4
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.442    14.783    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[15]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y18         FDCE (Setup_fdce_C_D)        0.062    15.084    DRV/data_selector_reg[15]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.607ns (48.441%)  route 1.710ns (51.559%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.691     6.232    DRV/data_selector_reg[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.356 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          1.019     7.376    DRV/data_selector[0]_i_7_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.500 r  DRV/data_selector[4]_i_4/O
                         net (fo=1, routed)           0.000     7.500    DRV/data_selector[4]_i_4_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.050 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.164    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.403 r  DRV/data_selector_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.403    DRV/data_selector_reg[12]_i_1_n_5
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.442    14.783    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[14]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y18         FDCE (Setup_fdce_C_D)        0.062    15.084    DRV/data_selector_reg[14]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.591ns (48.192%)  route 1.710ns (51.808%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.691     6.232    DRV/data_selector_reg[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.356 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          1.019     7.376    DRV/data_selector[0]_i_7_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.500 r  DRV/data_selector[4]_i_4/O
                         net (fo=1, routed)           0.000     7.500    DRV/data_selector[4]_i_4_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.050 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.164    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.387 r  DRV/data_selector_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.387    DRV/data_selector_reg[12]_i_1_n_7
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.442    14.783    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[12]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y18         FDCE (Setup_fdce_C_D)        0.062    15.084    DRV/data_selector_reg[12]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 1.588ns (48.144%)  route 1.710ns (51.856%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.691     6.232    DRV/data_selector_reg[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.356 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          1.019     7.376    DRV/data_selector[0]_i_7_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.500 r  DRV/data_selector[4]_i_4/O
                         net (fo=1, routed)           0.000     7.500    DRV/data_selector[4]_i_4_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.050 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.384 r  DRV/data_selector_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.384    DRV/data_selector_reg[8]_i_1_n_6
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    DRV/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[9]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X55Y17         FDCE (Setup_fdce_C_D)        0.062    15.086    DRV/data_selector_reg[9]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.567ns (47.812%)  route 1.710ns (52.188%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.691     6.232    DRV/data_selector_reg[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.356 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          1.019     7.376    DRV/data_selector[0]_i_7_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.500 r  DRV/data_selector[4]_i_4/O
                         net (fo=1, routed)           0.000     7.500    DRV/data_selector[4]_i_4_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.050 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.363 r  DRV/data_selector_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.363    DRV/data_selector_reg[8]_i_1_n_4
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    DRV/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[11]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X55Y17         FDCE (Setup_fdce_C_D)        0.062    15.086    DRV/data_selector_reg[11]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.493ns (46.607%)  route 1.710ns (53.393%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.691     6.232    DRV/data_selector_reg[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.356 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          1.019     7.376    DRV/data_selector[0]_i_7_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.500 r  DRV/data_selector[4]_i_4/O
                         net (fo=1, routed)           0.000     7.500    DRV/data_selector[4]_i_4_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.050 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.289 r  DRV/data_selector_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.289    DRV/data_selector_reg[8]_i_1_n_5
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    DRV/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[10]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X55Y17         FDCE (Setup_fdce_C_D)        0.062    15.086    DRV/data_selector_reg[10]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.477ns (46.339%)  route 1.710ns (53.661%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.691     6.232    DRV/data_selector_reg[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.356 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          1.019     7.376    DRV/data_selector[0]_i_7_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.500 r  DRV/data_selector[4]_i_4/O
                         net (fo=1, routed)           0.000     7.500    DRV/data_selector[4]_i_4_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.050 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.273 r  DRV/data_selector_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.273    DRV/data_selector_reg[8]_i_1_n_7
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    DRV/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[8]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X55Y17         FDCE (Setup_fdce_C_D)        0.062    15.086    DRV/data_selector_reg[8]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 1.439ns (45.226%)  route 1.743ns (54.774%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 f  DRV/data_selector_reg[15]/Q
                         net (fo=13, routed)          0.703     6.241    DRV/p_0_in[1]
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.365 f  DRV/data_selector[0]_i_9/O
                         net (fo=15, routed)          1.039     7.404    DRV/data_selector[0]_i_9_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.528 r  DRV/data_selector[0]_i_3/O
                         net (fo=1, routed)           0.000     7.528    DRV/data_selector[0]_i_3_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.929 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.929    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.263 r  DRV/data_selector_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.263    DRV/data_selector_reg[4]_i_1_n_6
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    DRV/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[5]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X55Y16         FDCE (Setup_fdce_C_D)        0.062    15.087    DRV/data_selector_reg[5]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.418ns (44.862%)  route 1.743ns (55.138%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560     5.081    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 f  DRV/data_selector_reg[15]/Q
                         net (fo=13, routed)          0.703     6.241    DRV/p_0_in[1]
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.365 f  DRV/data_selector[0]_i_9/O
                         net (fo=15, routed)          1.039     7.404    DRV/data_selector[0]_i_9_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.528 r  DRV/data_selector[0]_i_3/O
                         net (fo=1, routed)           0.000     7.528    DRV/data_selector[0]_i_3_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.929 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.929    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.242 r  DRV/data_selector_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.242    DRV/data_selector_reg[4]_i_1_n_4
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    DRV/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[7]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X55Y16         FDCE (Setup_fdce_C_D)        0.062    15.087    DRV/data_selector_reg[7]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.560     1.443    DRV/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  DRV/data_selector_reg[11]/Q
                         net (fo=2, routed)           0.169     1.753    DRV/data_selector_reg[11]
    SLICE_X55Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  DRV/data_selector[8]_i_2/O
                         net (fo=1, routed)           0.000     1.798    DRV/data_selector[8]_i_2_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.861 r  DRV/data_selector_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    DRV/data_selector_reg[8]_i_1_n_4
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.829     1.956    DRV/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.105     1.548    DRV/data_selector_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  DRV/data_selector_reg[3]/Q
                         net (fo=2, routed)           0.169     1.755    DRV/data_selector_reg[3]
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  DRV/data_selector[0]_i_3/O
                         net (fo=1, routed)           0.000     1.800    DRV/data_selector[0]_i_3_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.863 r  DRV/data_selector_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    DRV/data_selector_reg[0]_i_1_n_4
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X55Y15         FDCE (Hold_fdce_C_D)         0.105     1.550    DRV/data_selector_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.561     1.444    DRV/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.169     1.754    DRV/data_selector_reg[7]
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.799 r  DRV/data_selector[4]_i_2/O
                         net (fo=1, routed)           0.000     1.799    DRV/data_selector[4]_i_2_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.862 r  DRV/data_selector_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    DRV/data_selector_reg[4]_i_1_n_4
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.830     1.957    DRV/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.105     1.549    DRV/data_selector_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  DRV/data_selector_reg[0]/Q
                         net (fo=3, routed)           0.167     1.753    DRV/data_selector_reg[0]
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  DRV/data_selector[0]_i_6/O
                         net (fo=1, routed)           0.000     1.798    DRV/data_selector[0]_i_6_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.868 r  DRV/data_selector_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    DRV/data_selector_reg[0]_i_1_n_7
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X55Y15         FDCE (Hold_fdce_C_D)         0.105     1.550    DRV/data_selector_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.561     1.444    DRV/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DRV/data_selector_reg[4]/Q
                         net (fo=2, routed)           0.167     1.752    DRV/data_selector_reg[4]
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.797 r  DRV/data_selector[4]_i_5/O
                         net (fo=1, routed)           0.000     1.797    DRV/data_selector[4]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.867 r  DRV/data_selector_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    DRV/data_selector_reg[4]_i_1_n_7
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.830     1.957    DRV/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  DRV/data_selector_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.105     1.549    DRV/data_selector_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.560     1.443    DRV/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  DRV/data_selector_reg[8]/Q
                         net (fo=2, routed)           0.167     1.751    DRV/data_selector_reg[8]
    SLICE_X55Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  DRV/data_selector[8]_i_5/O
                         net (fo=1, routed)           0.000     1.796    DRV/data_selector[8]_i_5_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.866 r  DRV/data_selector_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.866    DRV/data_selector_reg[8]_i_1_n_7
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.829     1.956    DRV/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  DRV/data_selector_reg[8]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.105     1.548    DRV/data_selector_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.442    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  DRV/data_selector_reg[15]/Q
                         net (fo=13, routed)          0.181     1.764    DRV/p_0_in[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.809 r  DRV/data_selector[12]_i_2/O
                         net (fo=1, routed)           0.000     1.809    DRV/data_selector[12]_i_2_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.872 r  DRV/data_selector_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    DRV/data_selector_reg[12]_i_1_n_4
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.828     1.955    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X55Y18         FDCE (Hold_fdce_C_D)         0.105     1.547    DRV/data_selector_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.195%)  route 0.180ns (41.805%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.442    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  DRV/data_selector_reg[12]/Q
                         net (fo=3, routed)           0.180     1.763    DRV/data_selector_reg[12]
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  DRV/data_selector[12]_i_4/O
                         net (fo=1, routed)           0.000     1.808    DRV/data_selector[12]_i_4_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.873 r  DRV/data_selector_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.873    DRV/data_selector_reg[12]_i_1_n_6
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.828     1.955    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[13]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X55Y18         FDCE (Hold_fdce_C_D)         0.105     1.547    DRV/data_selector_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.442    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  DRV/data_selector_reg[12]/Q
                         net (fo=3, routed)           0.178     1.761    DRV/data_selector_reg[12]
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  DRV/data_selector[12]_i_5/O
                         net (fo=1, routed)           0.000     1.806    DRV/data_selector[12]_i_5_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.876 r  DRV/data_selector_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    DRV/data_selector_reg[12]_i_1_n_7
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.828     1.955    DRV/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  DRV/data_selector_reg[12]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X55Y18         FDCE (Hold_fdce_C_D)         0.105     1.547    DRV/data_selector_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 DRV/data_selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.280ns (62.611%)  route 0.167ns (37.389%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  DRV/data_selector_reg[0]/Q
                         net (fo=3, routed)           0.167     1.753    DRV/data_selector_reg[0]
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.042     1.795 r  DRV/data_selector[0]_i_2/O
                         net (fo=1, routed)           0.000     1.795    DRV/data_selector[0]_i_2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.892 r  DRV/data_selector_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.892    DRV/data_selector_reg[0]_i_1_n_6
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    DRV/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  DRV/data_selector_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X55Y15         FDCE (Hold_fdce_C_D)         0.105     1.550    DRV/data_selector_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   DRV/data_selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   DRV/data_selector_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   DRV/data_selector_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   DRV/data_selector_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   DRV/data_selector_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   DRV/data_selector_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   DRV/data_selector_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   DRV/data_selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   DRV/data_selector_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   DRV/data_selector_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   DRV/data_selector_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   DRV/data_selector_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   DRV/data_selector_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   DRV/data_selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   DRV/data_selector_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   DRV/data_selector_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   DRV/data_selector_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   DRV/data_selector_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   DRV/data_selector_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   DRV/data_selector_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   DRV/data_selector_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   DRV/data_selector_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   DRV/data_selector_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   DRV/data_selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   DRV/data_selector_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   DRV/data_selector_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y18   DRV/data_selector_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y18   DRV/data_selector_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y18   DRV/data_selector_reg[13]/C



