name: LPTIM
description: Low power timer
groupName: LPTIM
source: STM32H7S SVD v1.3
registers:
  - name: ISR_OUTPUT
    displayName: ISR_OUTPUT
    description: Interrupt and status register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IF
        description: "Compare 1 interrupt flag\nIf channel CC1 is configured as output:\nThe CC1IF flag is set by hardware to inform application that LPTIM_CNT register value matches the compare register's value. CC1IF flag can be cleared by writing 1 to the CC1CF bit in the LPTIM_ICR register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No match
            value: 0
          - name: B_0x1
            description: The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR1 register's value
            value: 1
      - name: ARRM
        description: "Autoreload match\nARRM is set by hardware to inform application that LPTIM_CNT registers value reached the LPTIM_ARR registers value. ARRM flag can be cleared by writing 1 to the ARRMCF bit in the LPTIM_ICR register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: EXTTRIG
        description: "External trigger edge event\nEXTTRIG is set by hardware to inform application that a valid edge on the selected external trigger input has occurred. If the trigger is ignored because the timer has already started, then this flag is not set. EXTTRIG flag can be cleared by writing 1 to the EXTTRIGCF bit in the LPTIM_ICR register."
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: CMP1OK
        description: "Compare register 1 update OK\nCMP1OK is set by hardware to inform application that the APB bus write operation to the LPTIM_CCR1 register has been successfully completed. CMP1OK flag can be cleared by writing 1 to the CMP1OKCF bit in the LPTIM_ICR register."
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: ARROK
        description: "Autoreload register update OK\nARROK is set by hardware to inform application that the APB bus write operation to the LPTIM_ARR register has been successfully completed. ARROK flag can be cleared by writing 1 to the ARROKCF bit in the LPTIM_ICR register."
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: UP
        description: "Counter direction change down to up\nIn Encoder mode, UP bit is set by hardware to inform application that the counter direction has changed from down to up. UP flag can be cleared by writing 1 to the UPCF bit in the LPTIM_ICR register.\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: DOWN
        description: "Counter direction change up to down\nIn Encoder mode, DOWN bit is set by hardware to inform application that the counter direction has changed from up to down. DOWN flag can be cleared by writing 1 to the DOWNCF bit in the LPTIM_ICR register.\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: UE
        description: "LPTIM update event occurred\nUE is set by hardware to inform application that an update event was generated. The corresponding interrupt or DMA request is generated if enabled. UE flag can be cleared by writing 1 to the UECF bit in the LPTIM_ICR register. The UE flag is automatically cleared by hardware once the LPTIM_ARR register is written by any bus master like CPU or DMA."
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: REPOK
        description: "Repetition register update OK\nREPOK is set by hardware to inform application that the APB bus write operation to the LPTIM_RCR register has been successfully completed. REPOK flag can be cleared by writing 1 to the REPOKCF bit in the LPTIM_ICR register."
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: CC2IF
        description: "Compare 2 interrupt flag\nIf channel CC2 is configured as output:\nThe CC2IF flag is set by hardware to inform application that LPTIM_CNT register value matches the\ncompare register's value. CC2IF flag can be cleared by writing 1 to the CC2CF bit in the LPTIM_ICR register.\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No match
            value: 0
          - name: B_0x1
            description: The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR2 register's value
            value: 1
      - name: CMP2OK
        description: "Compare register 2 update OK\nCMP2OK is set by hardware to inform application that the APB bus write operation to the LPTIM_CCR2 register has been successfully completed. CMP2OK flag can be cleared by writing 1 to the CMP2OKCF bit in the LPTIM_ICR register.\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: DIEROK
        description: "Interrupt enable register update OK\nDIEROK is set by hardware to inform application that the APB bus write operation to the LPTIM_DIER register has been successfully completed. DIEROK flag can be cleared by writing 1 to the DIEROKCF bit in the LPTIM_ICR register."
        bitOffset: 24
        bitWidth: 1
        access: read-only
  - name: ISR_INPUT
    displayName: ISR_INPUT
    description: Interrupt and status register
    alternateRegister: ISR_OUTPUT
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IF
        description: "capture 1 interrupt flag\nIf channel CC1 is configured as input:\nCC1IF is set by hardware to inform application that the current value of the counter is captured in LPTIM_CCR1 register. The corresponding interrupt or DMA request is generated if enabled. The CC1OF flag is set if the CC1IF flag was already high."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No input capture occurred
            value: 0
          - name: B_0x1
            description: The counter value has been captured in the LPTIM_CCR1 register. (An edge has been detected on IC1 which matches the selected polarity). The CC1IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA).CC1IF flag can be cleared by writing 1 to the CC1CF bit in the LPTIM_ICR register.
            value: 1
      - name: ARRM
        description: "Autoreload match\nARRM is set by hardware to inform application that LPTIM_CNT registers value reached the LPTIM_ARR registers value. ARRM flag can be cleared by writing 1 to the ARRMCF bit in the LPTIM_ICR register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: EXTTRIG
        description: "External trigger edge event\nEXTTRIG is set by hardware to inform application that a valid edge on the selected external trigger input has occurred. If the trigger is ignored because the timer has already started, then this flag is not set. EXTTRIG flag can be cleared by writing 1 to the EXTTRIGCF bit in the LPTIM_ICR register."
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: ARROK
        description: "Autoreload register update OK\nARROK is set by hardware to inform application that the APB bus write operation to the LPTIM_ARR register has been successfully completed. ARROK flag can be cleared by writing 1 to the ARROKCF bit in the LPTIM_ICR register."
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: UP
        description: "Counter direction change down to up\nIn Encoder mode, UP bit is set by hardware to inform application that the counter direction has changed from down to up. UP flag can be cleared by writing 1 to the UPCF bit in the LPTIM_ICR register.\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: DOWN
        description: "Counter direction change up to down\nIn Encoder mode, DOWN bit is set by hardware to inform application that the counter direction has changed from up to down. DOWN flag can be cleared by writing 1 to the DOWNCF bit in the LPTIM_ICR register.\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: UE
        description: "LPTIM update event occurred\nUE is set by hardware to inform application that an update event was generated. UE flag can be cleared by writing 1 to the UECF bit in the LPTIM_ICR register."
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: REPOK
        description: "Repetition register update OK\nREPOK is set by hardware to inform application that the APB bus write operation to the LPTIM_RCR register has been successfully completed. REPOK flag can be cleared by writing 1 to the REPOKCF bit in the LPTIM_ICR register."
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: CC2IF
        description: "Capture 2 interrupt flag\nIf channel CC2 is configured as input:\nCC2IF is set by hardware to inform application that the current value of the counter is captured in LPTIM_CCR2 register. The corresponding interrupt or DMA request is generated if enabled. The CC2OF flag is set if the CC2IF flag was already high.\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No input capture occurred
            value: 0
          - name: B_0x1
            description: The counter value has been captured in the LPTIM_CCR2 register. (An edge has been detected on IC2 which matches the selected polarity). The CC2IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC2IF flag can be cleared by writing 1 to the CC2CF bit in the LPTIM_ICR register.
            value: 1
      - name: CC1OF
        description: "Capture 1 over-capture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing 1 to the CC1OCF bit in the LPTIM_ICR register.\nNote: If LPTIM does not implement at least 1 channel this bit is reserved. Refer to Section 26.3."
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No over-capture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in LPTIM_CCR1 register while CC1IF flag was already set.
            value: 1
      - name: CC2OF
        description: "Capture 2 over-capture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing 1 to the CC2OCF bit in the LPTIM_ICR register.\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No over-capture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in LPTIM_CCR2 register while CC2IF flag was already set.
            value: 1
      - name: DIEROK
        description: "Interrupt enable register update OK\nDIEROK is set by hardware to inform application that the APB bus write operation to the LPTIM_DIER register has been successfully completed. DIEROK flag can be cleared by writing 1 to the DIEROKCF bit in the LPTIM_ICR register."
        bitOffset: 24
        bitWidth: 1
        access: read-only
  - name: ICR_OUTPUT
    displayName: ICR_OUTPUT
    description: Interrupt clear register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1CF
        description: "Capture/compare 1 clear flag\nWriting 1 to this bit clears the CC1IF flag in the LPTIM_ISR register."
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ARRMCF
        description: "Autoreload match clear flag\nWriting 1 to this bit clears the ARRM flag in the LPTIM_ISR register"
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: EXTTRIGCF
        description: "External trigger valid edge clear flag\nWriting 1 to this bit clears the EXTTRIG flag in the LPTIM_ISR register"
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CMP1OKCF
        description: "Compare register 1 update OK clear flag\nWriting 1 to this bit clears the CMP1OK flag in the LPTIM_ISR register."
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: ARROKCF
        description: "Autoreload register update OK clear flag\nWriting 1 to this bit clears the ARROK flag in the LPTIM_ISR register"
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: UPCF
        description: "Direction change to UP clear flag\nWriting 1 to this bit clear the UP flag in the LPTIM_ISR register.\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DOWNCF
        description: "Direction change to down clear flag\nWriting 1 to this bit clear the DOWN flag in the LPTIM_ISR register.\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: UECF
        description: "Update event clear flag\nWriting 1 to this bit clear the UE flag in the LPTIM_ISR register."
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: REPOKCF
        description: "Repetition register update OK clear flag\nWriting 1 to this bit clears the REPOK flag in the LPTIM_ISR register."
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: CC2CF
        description: "Capture/compare 2 clear flag\nWriting 1 to this bit clears the CC2IF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CMP2OKCF
        description: "Compare register 2 update OK clear flag\nWriting 1 to this bit clears the CMP2OK flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: DIEROKCF
        description: "Interrupt enable register update OK clear flag\nWriting 1 to this bit clears the DIEROK flag in the LPTIM_ISR register."
        bitOffset: 24
        bitWidth: 1
        access: write-only
  - name: ICR_INPUT
    displayName: ICR_INPUT
    description: Interrupt clear register
    alternateRegister: ICR_OUTPUT
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1CF
        description: "Capture/compare 1 clear flag\nWriting 1 to this bit clears the CC1IF flag in the LPTIM_ISR register."
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ARRMCF
        description: "Autoreload match clear flag\nWriting 1 to this bit clears the ARRM flag in the LPTIM_ISR register"
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: EXTTRIGCF
        description: "External trigger valid edge clear flag\nWriting 1 to this bit clears the EXTTRIG flag in the LPTIM_ISR register"
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: ARROKCF
        description: "Autoreload register update OK clear flag\nWriting 1 to this bit clears the ARROK flag in the LPTIM_ISR register"
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: UPCF
        description: "Direction change to UP clear flag\nWriting 1 to this bit clear the UP flag in the LPTIM_ISR register.\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DOWNCF
        description: "Direction change to down clear flag\nWriting 1 to this bit clear the DOWN flag in the LPTIM_ISR register.\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: UECF
        description: "Update event clear flag\nWriting 1 to this bit clear the UE flag in the LPTIM_ISR register."
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: REPOKCF
        description: "Repetition register update OK clear flag\nWriting 1 to this bit clears the REPOK flag in the LPTIM_ISR register."
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: CC2CF
        description: "Capture/compare 2 clear flag\nWriting 1 to this bit clears the CC2IF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CC1OCF
        description: "Capture/compare 1 over-capture clear flag\nWriting 1 to this bit clears the CC1OF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement at least 1 channel this bit is reserved. Refer to Section 26.3."
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: CC2OCF
        description: "Capture/compare 2 over-capture clear flag\nWriting 1 to this bit clears the CC2OF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: DIEROKCF
        description: "Interrupt enable register update OK clear flag\nWriting 1 to this bit clears the DIEROK flag in the LPTIM_ISR register."
        bitOffset: 24
        bitWidth: 1
        access: write-only
  - name: DIER_OUTPUT
    displayName: DIER_OUTPUT
    description: Interrupt enable register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IE
        description: Capture/compare 1 interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 1 interrupt enabled
            value: 1
      - name: ARRMIE
        description: Autoreload match Interrupt Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARRM interrupt disabled
            value: 0
          - name: B_0x1
            description: ARRM interrupt enabled
            value: 1
      - name: EXTTRIGIE
        description: External trigger valid edge Interrupt Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EXTTRIG interrupt disabled
            value: 0
          - name: B_0x1
            description: EXTTRIG interrupt enabled
            value: 1
      - name: CMP1OKIE
        description: Compare register 1 update OK interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMPOK register 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: CMPOK register 1 interrupt enabled
            value: 1
      - name: ARROKIE
        description: Autoreload register update OK Interrupt Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARROK interrupt disabled
            value: 0
          - name: B_0x1
            description: ARROK interrupt enabled
            value: 1
      - name: UPIE
        description: "Direction change to UP Interrupt Enable\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UP interrupt disabled
            value: 0
          - name: B_0x1
            description: UP interrupt enabled
            value: 1
      - name: DOWNIE
        description: "Direction change to down Interrupt Enable\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DOWN interrupt disabled
            value: 0
          - name: B_0x1
            description: DOWN interrupt enabled
            value: 1
      - name: UEIE
        description: Update event interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update event interrupt disabled
            value: 0
          - name: B_0x1
            description: Update event interrupt enabled
            value: 1
      - name: REPOKIE
        description: Repetition register update OK interrupt Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Repetition register update OK interrupt disabled
            value: 0
          - name: B_0x1
            description: Repetition register update OK interrupt enabled
            value: 1
      - name: CC2IE
        description: "Capture/compare 2 interrupt enable\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 2 interrupt enabled
            value: 1
      - name: CMP2OKIE
        description: "Compare register 2 update OK interrupt enable\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMPOK register 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: CMPOK register 2 interrupt enabled
            value: 1
      - name: UEDE
        description: "Update event DMA request enable\nNote: If LPTIM does not implement at least 1 channel this bit is reserved. Refer to Section 26.3."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal.
            value: 0
          - name: B_0x1
            description: UE DMA request enabled
            value: 1
  - name: DIER_INPUT
    displayName: DIER_INPUT
    description: Interrupt enable register
    alternateRegister: DIER_OUTPUT
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IE
        description: Capture/compare 1 interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 1 interrupt enabled
            value: 1
      - name: ARRMIE
        description: Autoreload match Interrupt Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARRM interrupt disabled
            value: 0
          - name: B_0x1
            description: ARRM interrupt enabled
            value: 1
      - name: EXTTRIGIE
        description: External trigger valid edge Interrupt Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EXTTRIG interrupt disabled
            value: 0
          - name: B_0x1
            description: EXTTRIG interrupt enabled
            value: 1
      - name: ARROKIE
        description: Autoreload register update OK Interrupt Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARROK interrupt disabled
            value: 0
          - name: B_0x1
            description: ARROK interrupt enabled
            value: 1
      - name: UPIE
        description: "Direction change to UP Interrupt Enable\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UP interrupt disabled
            value: 0
          - name: B_0x1
            description: UP interrupt enabled
            value: 1
      - name: DOWNIE
        description: "Direction change to down Interrupt Enable\nNote: If the LPTIM does not support encoder mode feature, this bit is reserved. Refer to Section 26.3."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DOWN interrupt disabled
            value: 0
          - name: B_0x1
            description: DOWN interrupt enabled
            value: 1
      - name: UEIE
        description: Update event interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update event interrupt disabled
            value: 0
          - name: B_0x1
            description: Update event interrupt enabled
            value: 1
      - name: REPOKIE
        description: Repetition register update OK interrupt Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Repetition register update OK interrupt disabled
            value: 0
          - name: B_0x1
            description: Repetition register update OK interrupt enabled
            value: 1
      - name: CC2IE
        description: "Capture/compare 2 interrupt enable\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 2 interrupt enabled
            value: 1
      - name: CC1OIE
        description: "Capture/compare 1 over-capture interrupt enable\nNote: If LPTIM does not implement at least 1 channel this bit is reserved. Refer to Section 26.3."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 over-capture interrupt disabled
            value: 0
          - name: B_0x1
            description: CC1 over-capture interrupt enabled
            value: 1
      - name: CC2OIE
        description: "Capture/compare 2 over-capture interrupt enable\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 over-capture interrupt disabled
            value: 0
          - name: B_0x1
            description: CC2 over-capture interrupt enabled
            value: 1
      - name: CC1DE
        description: "Capture/compare 1 DMA request enable\nNote: If LPTIM does not implement at least 1 channel this bit is reserved. Refer to Section 26.3."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 DMA request disabled. Writing '0' to the CC1DE bit resets the associated ic1_dma_req signal.
            value: 0
          - name: B_0x1
            description: CC1 DMA request enabled
            value: 1
      - name: UEDE
        description: "Update event DMA request enable \nNote: If LPTIM does not implement at least 1 channel this bit is reserved. Refer to Section 26.3."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal.
            value: 0
          - name: B_0x1
            description: UE DMA request enabled
            value: 1
      - name: CC2DE
        description: "Capture/compare 2 DMA request enable\nNote: If LPTIM does not implement at least 2 channels this bit is reserved. Refer to Section 26.3."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 DMA request disabled. Writing '0' to the CC2DE bit resets the associated ic2_dma_req signal.
            value: 0
          - name: B_0x1
            description: CC2 DMA request enabled
            value: 1
addressBlocks:
  - offset: 0
    size: 12
    usage: registers
interrupts:
  - name: INTR
    description: LPTIM1 global interrupt
