;redcode
;assert 1
	SPL 0, <-402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMP 10, 934
	ADD 30, 9
	ADD 30, 9
	CMP #1, 2
	DJN <-126, #505
	SUB 70, <1
	CMP 207, 0
	CMP 207, 0
	CMP <0, @2
	CMP 7, 0
	CMP 7, 0
	CMP 7, 0
	CMP 7, 0
	MOV @-126, @505
	CMP #72, @300
	SUB -10, 1
	SUB -207, <-130
	CMP @121, 103
	DAT <162, <200
	SUB 320, 60
	DJN 207, 2
	ADD 7, 3
	ADD 7, 3
	JMN 7, 3
	CMP 207, 0
	MOV -7, <-20
	ADD 270, 60
	CMP @127, 106
	CMP @127, 106
	CMP @800, <-40
	CMP @800, <-40
	CMP @800, <-40
	CMP @800, <-40
	SUB <-127, 108
	DJN @270, @1
	SUB @800, <-40
	SUB <-127, 108
	DJN @270, @1
	MOV -7, <-20
	SPL 0, <-402
	ADD 210, 31
	SPL 0, <-402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMP 10, 930
	ADD 30, 9
	JMN -16, @-723
