{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683565903136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683565903137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 14:11:42 2023 " "Processing started: Mon May  8 14:11:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683565903137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683565903137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj02 -c Proj02 --analyze_file=\"C:/Users/Adriel Cassimiro/Documents/Frequencimetro/freq.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj02 -c Proj02 --analyze_file=\"C:/Users/Adriel Cassimiro/Documents/Frequencimetro/freq.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683565903137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683565904440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683565904441 ""}
{ "Error" "EVRFX_SV_ALWAYS_CANT_HAVE_SENS_LIST" "mux5_1.sv(6) " "SystemVerilog RTL Coding error at mux5_1.sv(6): always_comb or always_latch cannot have a sensitivity list." {  } { { "mux5_1.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/mux5_1.sv" 6 0 0 } }  } 0 10167 "SystemVerilog RTL Coding error at %1!s!: always_comb or always_latch cannot have a sensitivity list." 0 0 "Design Software" 0 -1 1683565928095 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux5_1 mux5_1.sv(1) " "Ignored design unit \"mux5_1\" at mux5_1.sv(1) due to previous errors" {  } { { "mux5_1.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/mux5_1.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1683565928095 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"bit\";  expecting an identifier (\"bit\" is a reserved keyword ) cont_BCD.sv(5) " "Verilog HDL syntax error at cont_BCD.sv(5) near text: \"bit\";  expecting an identifier (\"bit\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683565928097 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \")\" cont_BCD.sv(12) " "Verilog HDL syntax error at cont_BCD.sv(12) near text: \"or\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683565928098 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cont_BCD.sv(18) " "Verilog HDL syntax error at cont_BCD.sv(18) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683565928098 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cont_BCD.sv(9) " "Verilog HDL information at cont_BCD.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1683565928098 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \")\" cont_BCD.sv(37) " "Verilog HDL syntax error at cont_BCD.sv(37) near text: \"or\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683565928098 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cont_BCD.sv(43) " "Verilog HDL syntax error at cont_BCD.sv(43) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683565928099 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cont_BCD.sv(34) " "Verilog HDL information at cont_BCD.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1683565928099 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \")\" cont_BCD.sv(63) " "Verilog HDL syntax error at cont_BCD.sv(63) near text: \"or\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683565928099 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cont_BCD.sv(69) " "Verilog HDL syntax error at cont_BCD.sv(69) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683565928099 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cont_BCD.sv(60) " "Verilog HDL information at cont_BCD.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1683565928099 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \")\" cont_BCD.sv(89) " "Verilog HDL syntax error at cont_BCD.sv(89) near text: \"or\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683565928100 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cont_BCD.sv(95) " "Verilog HDL syntax error at cont_BCD.sv(95) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 95 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683565928100 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cont_BCD.sv(86) " "Verilog HDL information at cont_BCD.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1683565928100 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cont_BCD cont_BCD.sv(1) " "Ignored design unit \"cont_BCD\" at cont_BCD.sv(1) due to previous errors" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1683565928100 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 12 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683565928116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May  8 14:12:08 2023 " "Processing ended: Mon May  8 14:12:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683565928116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683565928116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683565928116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683565928116 ""}
