// Seed: 2279029070
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wand id_3
);
  always @(negedge id_3 or id_3);
  integer id_5;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    inout supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output wor id_6,
    input tri1 id_7,
    input tri id_8,
    output wire id_9,
    output wand id_10
    , id_24,
    input tri0 id_11,
    input wor id_12,
    output supply1 id_13,
    output logic id_14,
    output supply0 id_15,
    input supply0 id_16,
    input tri1 id_17,
    output uwire id_18,
    output tri1 id_19,
    input tri id_20,
    input uwire id_21,
    output supply0 id_22
);
  always_latch @(1) begin
    id_14 <= 1;
  end
  wire id_25;
  module_0(
      id_20, id_9, id_3, id_8
  );
endmodule
