Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 11 07:44:49 2022
| Host         : rsws08.kaust.edu.sa running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|      Clock Signal      |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  clk60hz_reg_n_0_BUFG  |                             |                             |                1 |              1 |         1.00 |
|  clk_IBUF              |                             |                             |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1 | vga_show/hcount[10]_i_1_n_0 | vga_show/vcount             |                1 |              1 |         1.00 |
|  draw/wall__0[0]       |                             |                             |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1 | vga_show/curr_y[9]_i_2_n_0  |                             |                2 |              3 |         1.50 |
|  clk_wiz/inst/clk_out1 | vga_show/curr_x0            |                             |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 | vga_show/curr_x0            | vga_show/curr_x[7]_i_1_n_0  |                3 |              7 |         2.33 |
|  clk_wiz/inst/clk_out1 | vga_show/curr_y[9]_i_2_n_0  | vga_show/curr_y[9]_i_1_n_0  |                3 |              7 |         2.33 |
|  clk_wiz/inst/clk_out1 | vga_show/hcount[10]_i_1_n_0 |                             |                3 |              9 |         3.00 |
|  clk60hz_reg_n_0_BUFG  | poslog/blkpos_y0            | button_IBUF[4]              |                5 |             10 |         2.00 |
| ~clk60hz_reg_n_0_BUFG  |                             |                             |                4 |             10 |         2.50 |
|  clk60hz_reg_n_0_BUFG  | poslog/blkpos_x0            | button_IBUF[4]              |                6 |             11 |         1.83 |
|  clk_wiz/inst/clk_out1 |                             | vga_show/hcount[10]_i_1_n_0 |                3 |             11 |         3.67 |
|  clk_IBUF              |                             | clear                       |                6 |             21 |         3.50 |
+------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


