QuestaSim-64 vlog 2020.2_2 Compiler 2020.06 Jun 13 2020
Start time: 02:15:39 on Mar 02,2021
vlog -printinfilenames -mfcu -msgsingleline -stats=perf+verbose -incr "+define+QUESTA_SIM" "+define+TSMC_NO_TESTPINS_WARNING" "+define+TSMC_DISABLE_WARNING_MESSAGE" "+define+TSMC_DISABLE_INFO_MESSAGE" "+define+TSMC_NO_XADDR_WARNING" "+define+SIM_ASYNC" -sv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_NO_DEPRECATED" "+define+UVM_ASSERTIONS" "+define+SVA_DISABLE_RTL_ASSERTIONS" "+nospecify" "+notimingchecks" "+noneg_tchk" -permissive -warning 8885 -svext=ubdic "+define+DUT_OFF" -work /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/lib/questa/as -timescale 1ns/1ps "+define+SVT_UVM_TECHNOLOGY" "+define+SVT_SPI" "+define+SVT_SPI_MAX_DATA_TRANSFER=8192" "+define+SVT_SPI_MAX_ADDR_FRAME_WIDTH=64" "+define+QUESTA" "+define+MODELTECH" "+define+UVM_PACKER_MAX_BYTES=1500000" "+define+SVT_AHB_DISABLE_IMPLICIT_BUS_CONNECTION" "+define+SYNOPSYS_SV" "+define+SVT_UVM_TECHNOLOGY" "+define+SVT_SPI_IO_WIDTH=4" "+define+SVT_SPI_DATA_WIDTH=8" "+define+SVT_MEM_ENABLE_DEPTH_INDEPENDENT_VALUES" "+define+SVT_VERDI_FSDB_LIBS_PRESENT" "+incdir+/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src" /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv "+incdir+/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src" /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc -ccflags "-DQUESTA -I/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi" -l QUESTA_tb_as.log -f as_tb.f 
Open SystemVerilog file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(69)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(69)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(70)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(70)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(71)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(71)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(72)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(72)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(73)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(73)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(74)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(74)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(75)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh"(616)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh"(616)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(75)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(76)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(76)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(77)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(77)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(78)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(78)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(79)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"(79)
Close file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"
Open SystemVerilog file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(26)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(26)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(32)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh"(38)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh"(38)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh"(39)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh"(39)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh"(40)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh"(40)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(32)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(33)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_coreservice.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(30)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_coreservice.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(30)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_version.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(35)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_version.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(35)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_object_globals.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(36)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_object_globals.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(36)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_misc.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(37)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_misc.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(37)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_object.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(41)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_object.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(41)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_pool.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(43)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_pool.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(43)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_queue.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(44)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_queue.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(44)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_factory.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(46)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_factory.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(46)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_registry.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(47)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_registry.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(47)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_spell_chkr.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(51)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_spell_chkr.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(51)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_resource.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(52)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_resource.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(52)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_resource_specializations.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(56)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_resource_specializations.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(56)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_resource_db.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(57)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_resource_db.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(57)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_config_db.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(58)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_config_db.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(58)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_printer.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(62)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_printer.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(62)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_comparer.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(63)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_comparer.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(63)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_packer.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(64)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_packer.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(64)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_links.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(65)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_links.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(65)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_tr_database.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(66)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_tr_database.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(66)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_tr_stream.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(67)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_tr_stream.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(67)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_recorder.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(68)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_recorder.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(68)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_event_callback.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(71)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_event_callback.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(71)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_event.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(72)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_event.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(72)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_barrier.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(73)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_barrier.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(73)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_callback.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(76)
      Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_callback.svh"(22)
      Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_callback.svh"(22)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_callback.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(76)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_message.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(79)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_message.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(79)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_catcher.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(80)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_catcher.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(80)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(81)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(81)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_handler.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(82)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_handler.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(82)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_object.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(83)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_object.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(83)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_transaction.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(86)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_transaction.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(86)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_phase.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(89)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_phase.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(89)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_domain.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(90)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_domain.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(90)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_bottomup_phase.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(91)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_bottomup_phase.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(91)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_topdown_phase.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(92)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_topdown_phase.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(92)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_task_phase.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(93)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_task_phase.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(93)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_common_phases.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(94)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_common_phases.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(94)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_runtime_phases.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(95)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_runtime_phases.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(95)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_component.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(97)
      Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_component.svh"(1712)
      Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_component.svh"(1712)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_component.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(97)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_objection.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(100)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_objection.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(100)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_heartbeat.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(101)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_heartbeat.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(101)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_globals.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(103)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_globals.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(103)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_cmdline_processor.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(106)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_cmdline_processor.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(106)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(109)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"(109)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(33)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(34)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_set_get_dap_base.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh"(28)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_set_get_dap_base.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh"(28)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_simple_lock_dap.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh"(29)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_simple_lock_dap.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh"(29)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh"(30)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh"(30)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_set_before_get_dap.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh"(31)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_set_before_get_dap.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh"(31)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(34)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(35)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(23)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(23)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(24)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(24)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_port_base.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(25)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/base/uvm_port_base.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(25)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(27)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(27)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_imps.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(29)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_imps.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(29)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_ports.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(30)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_ports.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(30)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_exports.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(31)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_exports.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(31)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_analysis_port.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(32)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_analysis_port.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(32)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(34)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(34)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(35)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(35)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(36)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(36)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_sqr_connections.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(38)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_sqr_connections.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"(38)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(35)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(36)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_pair.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(23)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_pair.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(23)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_policies.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(24)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_policies.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(24)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_in_order_comparator.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(25)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_in_order_comparator.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(25)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(26)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(26)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_random_stimulus.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(27)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_random_stimulus.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(27)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_subscriber.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(28)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_subscriber.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(28)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_monitor.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(30)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_monitor.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(30)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_driver.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(31)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_driver.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(31)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_push_driver.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(32)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_push_driver.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(32)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_scoreboard.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(33)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_scoreboard.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(33)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_agent.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(34)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_agent.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(34)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_env.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(35)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_env.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(35)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_test.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(36)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_test.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"(36)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(36)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(37)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_item.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(23)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_item.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(23)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer_base.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(24)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer_base.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(24)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(25)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(25)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer_param_base.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(26)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer_param_base.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(26)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(27)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(27)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_push_sequencer.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(28)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_push_sequencer.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(28)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_base.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(29)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_base.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(29)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(30)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(30)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_library.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(31)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_library.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(31)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_builtin.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(34)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_builtin.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"(34)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(37)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(38)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(21)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(21)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_time.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(22)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_time.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(22)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(23)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(23)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(24)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(24)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(25)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(25)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(26)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(26)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(27)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(27)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(28)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(28)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(29)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"(29)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(38)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(39)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_item.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(415)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_item.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(415)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_adapter.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(416)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_adapter.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(416)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(417)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(417)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_sequence.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(418)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_sequence.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(418)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_cbs.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(419)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_cbs.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(419)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_backdoor.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(420)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_backdoor.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(420)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_field.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(421)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_field.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(421)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_vreg_field.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(422)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_vreg_field.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(422)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(423)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(423)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_indirect.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(424)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_indirect.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(424)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_fifo.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(425)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_fifo.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(425)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_file.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(426)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_file.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(426)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_mem_mam.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(427)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_mem_mam.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(427)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_vreg.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(428)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_vreg.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(428)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_mem.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(429)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_mem.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(429)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_map.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(430)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_map.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(430)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_block.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(431)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_block.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(431)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(433)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(433)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(434)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(434)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(435)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(435)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(436)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(436)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(437)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(437)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(438)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(438)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(439)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(439)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(440)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"(440)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"(39)
-- Compiling package uvm_pkg
Close file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv"
Open SystemVerilog file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(15)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(15)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-tr-database.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(30)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-tr-database.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(30)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-tr-streams.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(31)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-tr-streams.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(31)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-uvm_version_defines.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(33)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-uvm_version_defines.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(33)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-structure.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(34)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-structure.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(34)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-messagelog-report-server.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(35)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-messagelog-report-server.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(35)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-messagelog-report-catcher.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(36)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-messagelog-report-catcher.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(36)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(37)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(37)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-phasing.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(38)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-phasing.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(38)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-objections.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(39)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-objections.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(39)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-configdb.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(40)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa-configdb.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(40)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/certe_extractor.svh" from "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(41)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/certe_extractor.svh"; continuing at "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"(41)
-- Compiling package questa_uvm_pkg
Close file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv"
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/backdoor_if.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(4)
-- Compiling interface backdoor_if
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/backdoor_if.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(4)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(5)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(5)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(6)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(6)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_dpi.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(11)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_dpi.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(11)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_vdb.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(12)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_vdb.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(12)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_info_filter.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(13)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_info_filter.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(13)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_component.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(14)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_component.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(14)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_rules.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(15)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_rules.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(15)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_cb.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(16)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_cb.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(16)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_cbmgr.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(17)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_cbmgr.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(17)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_reg_block.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(18)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_reg_block.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(18)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_intr_hier.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(19)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_intr_hier.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(19)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_intr.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(20)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_intr.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(20)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_initbase.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(21)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_initbase.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(21)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_rw.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(22)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_rw.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(22)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_reg_model_rw.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(23)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_reg_model_rw.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(23)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_spy.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(24)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_spy.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"(24)
-- Compiling package cvm_pkg
Close file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/cvm/cvm_pkg.sv"
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upif_if.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(6)
    Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/timescale.h" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upif_if.sv"(10)
    Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/timescale.h"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upif_if.sv"(10)
-- Compiling interface upif_if
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upif_if.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(6)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(10)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(10)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upif_config.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(11)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upif_config.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(11)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upif_config.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(12)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upif_config.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(12)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifSeqItem.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(13)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifSeqItem.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(13)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifSequencer.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(14)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifSequencer.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(14)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/reg2upif_adapter.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(15)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/reg2upif_adapter.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(15)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifMonitor.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(16)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifMonitor.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(16)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifDriver.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(17)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifDriver.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(17)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifAgent.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(18)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifAgent.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"(18)
-- Compiling package upifPkg
Close file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/upifPkg.sv"
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdio_if.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(5)
-- Compiling interface mdio_if
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdio_if.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(5)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(9)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(9)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdio_config.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(10)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdio_config.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(10)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdio_config.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(11)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdio_config.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(11)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioSeqItem.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(12)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioSeqItem.sv"(16)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioSeqItem.sv"(16)
    Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/typedefs.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioSeqItem.sv"(17)
    Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/typedefs.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioSeqItem.sv"(17)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioSeqItem.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(12)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/reg2bus_adapter.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(13)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/reg2bus_adapter.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(13)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioDriver.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(14)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioDriver.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(14)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioMonitor.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(15)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioMonitor.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(15)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioAgent.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(16)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioAgent.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"(16)
-- Compiling package mdioPkg
Close file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/mdio/mdioPkg.sv"
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_if.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(4)
-- Compiling interface i2c_if
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_if.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(4)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(9)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(9)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_config.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(10)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_config.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(10)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_config.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(11)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_config.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(11)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_seqitem.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(12)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_seqitem.sv"(2)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_seqitem.sv"(2)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_seqitem.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(12)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/reg2_i2c_adapter.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(13)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/reg2_i2c_adapter.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(13)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_driver.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(14)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_driver.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(14)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_monitor.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(15)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_monitor.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(15)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_agent.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(16)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_agent.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"(16)
-- Compiling package i2c_pkg
Close file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/i2c/i2c_pkg.sv"
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apb_if.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(6)
    Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/timescale.h" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apb_if.sv"(10)
    Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/upif/timescale.h"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apb_if.sv"(10)
-- Compiling interface apb_if
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apb_if.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(6)
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(10)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(10)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apb_config.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(11)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apb_config.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(11)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apb_config.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(12)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apb_config.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(12)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbSeqItem.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(13)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbSeqItem.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(13)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbSequencer.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(14)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbSequencer.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(14)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/reg2apb_adapter.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(15)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/reg2apb_adapter.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(15)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbMonitor.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(16)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbMonitor.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(16)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbDriver.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(17)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbDriver.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(17)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbAgent.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(18)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbAgent.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"(18)
-- Compiling package apbPkg
Close file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/apb/apbPkg.sv"
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(3)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(3)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSeqItem.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(15)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSeqItem.sv"(3)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSeqItem.sv"(3)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSeqItem.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(15)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSeqLib.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(16)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSeqLib.sv"(2)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSeqLib.sv"(2)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSeqLib.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(16)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSequencer.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(17)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkSequencer.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(17)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkMonitor.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(18)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkMonitor.sv"(2)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkMonitor.sv"(2)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkMonitor.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(18)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkDriver.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(19)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkDriver.sv"(2)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkDriver.sv"(2)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkDriver.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(19)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_cfg.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(20)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_cfg.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(20)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkAgent.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(21)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkAgent.sv"(3)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkAgent.sv"(3)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkAgent.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"(21)
Close file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clkPkg.sv"
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(8)
  Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(8)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_defines.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(9)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_defines.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(9)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdesSeqItem.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(10)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdesSeqItem.sv"(2)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdesSeqItem.sv"(2)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdesSeqItem.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(10)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/prbs.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(11)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/prbs.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(11)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_config.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(12)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_config.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(12)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_config.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(13)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_config.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(13)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_monitor.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(14)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_monitor.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(14)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_sequencer.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(15)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_sequencer.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(15)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_driver.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(16)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_driver.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(16)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_agent.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(17)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_agent.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(17)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_prbs_seqlib.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(18)
    Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_prbs_seqlib.sv"(2)
    Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_prbs_seqlib.sv"(2)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_prbs_seqlib.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(18)
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_if.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(20)
  Close include file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_if.sv"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"(20)
Close file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/serdes_data/serdes_data_pkg.sv"
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv"
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv"(2)
    Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_loader_util.svi" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg"(22)
      Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_source_defines.svi" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_loader_util.svi"(22)
      Close include file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_source_defines.svi"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_loader_util.svi"(22)
    Close include file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_loader_util.svi"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg"(22)
    Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg"(23)
      Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg"(22)
        Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_source_defines.svi" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi"(16)
        Close include file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_source_defines.svi"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi"(16)
        Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_loader_util.svi" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi"(17)
        Close include file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_loader_util.svi"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi"(17)
        Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi"(20)
          Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi"(28)
            Open include file  "/tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi"(25)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(210): (vlog-2163) Macro `<protected> is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(210): (vlog-2163) Macro `<protected> is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(210): (vlog-2163) Macro `<protected> is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(210): (vlog-2163) Macro `<protected> is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(210): syntax error in protected region.

** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(210): (vlog-13205) Syntax error found in the scope following '<protected>'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/ahb/ahb_pkg.sv"
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_ahb.uvm.pkg" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/ahb/ahb_pkg.sv"(211)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_ahb.uvm.pkg(15): (vlog-2163) Macro `ifndef tary to Synopsys, Inc. Your use or disclosure of this software
esolved.
unctional (NORECI errors occur).
.
e of sequencer is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_ahb.uvm.pkg(16): (vlog-2163) Macro `define tions, the following notice is applicable:
ER_REQUIRES_STATIC_KEYWORD is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_ahb.uvm.pkg(15): near "GUARD_SVT_AHB_UVM_PKG s and conditions of a writte": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(210): (vlog-13205) Syntax error found in the scope following '_INTERNAL_TRUE_ VERAGE_IFF_SHAPING'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/ieee802p3/ieee802p3_pkg.sv"
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_ahb.uvm.pkg(17): near "package": syntax error, unexpected "SystemVerilog keyword 'package'".
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_ahb.uvm.pkg(16): (vlog-13205) Syntax error found in the scope following 'GUARD_SVT_AHB_UVM_PKG INS'. Is there a missing '::'?
Open SystemVerilog file "/tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/include/questa_mvc_svapi.svh"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/include/questa_mvc_svapi.svh(222): Invalid type 'questa_mvc_timecale_enum  '. Please check the type of the variable 'm_time_unit ime FACE_CONFIG_GET_ASSERTION_FAILS CALE ------------------
lly functional (NORECI errors occur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o)'.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/include/questa_mvc_svapi.svh(224): (vlog-2400) Identifier ('questa_mvc_timecale_enum ime in SystemVerilog and enable conversion to Questa MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o)') found where a type or type identifier is required.
Open SystemVerilog file "/tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/mvc_pkg.sv"
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/include/questa_mvc_svapi.svh(224): near ")": syntax error, unexpected ')', expecting class.
Open SystemVerilog file "/tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(19): Illegal use of 'automatic' for variable declaration (eth_1g_env_config , 1G QVIP. It includes sequences and sequence items for 
ed.
lease 
n, 
 (NORECI errors occur).
en-length,err_loc,sdata_txn.size_db)).
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(25): (vlog-13006) Could not find the package (uvm_pkg ov_id).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(26): (vlog-13006) Could not find the package (QUESTA_MVC v1_0_pkg FATAL ).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(27): (vlog-13006) Could not find the package (mvc_pkg re_all_reports QVIP. It includes sequences and sequence items for 
ed.
lease 
n, 
 (NORECI errors occur).
en-length,err_loc,sdata_txn.size_db)).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv"(31)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(23): (vlog-2163) Macro `ifndef required by applicable law or agreed to in
rce code.
version to Questa MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(24): (vlog-2163) Macro `define ONS OF ANY KIND, either express or implied.  See
equence items for 
ed.
lease 
n, 
 (NORECI errors occur).
en-length,err_loc,sdata_txn.size_db) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): (vlog-2163) Macro `ifdef /www.apache.org/licenses/LICENSE-2.0
tion
d enable conversion to Questa MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(24): near "UVM_MACROS_SVH  the specific language governing": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(23): (vlog-13205) Syntax error found in the scope following 'UVM_MACROS_SVH re distributed under the License is
rilog file that uses the 
unctional (NORECI errors occur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tests/datapath/dp_1g/my_eth_1g_phy.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(40): (vlog-2163) Macro `timescale  specific defines go here.
 License.
copy of
----------------
lly functional (NORECI errors occur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(40): near "1ps": syntax error, unexpected TIME_LITERAL.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): (vlog-13205) Syntax error found in the scope following 'MODEL_TECH ired by applicable law or agreed to in
rce code.
version to Questa MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(5): (vlog-2163) Macro `ifndef ******************* is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(6): (vlog-2163) Macro `define ECH ired by applicable law or agreed to in
rce code.
version to Questa MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(6): near "_CHIP_CLK_PARAMS_IF_SV_ --------------------------": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(5): (vlog-13205) Syntax error found in the scope following '_CHIP_CLK_PARAMS_IF_SV_ ific language governing
es and sequence items for 
ed.
lease 
n, 
 (NORECI errors occur).
en-length,err_loc,sdata_txn.size_db)
n_N_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(8): (vlog-2163) Macro `ifndef ******************* is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(9): (vlog-2163) Macro `define ECH ired by applicable law or agreed to in
rce code.
version to Questa MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(9): near "_MISC_IF_SV_ AMS_IF_SV_ --------------------------": syntax error, unexpected IDENTIFIER, expecting ::.
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv"(13)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(23): (vlog-2163) Macro `ifndef required by applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(24): (vlog-2163) Macro `define ONS OF ANY KIND, either express or implied.  See
equence items for 
ed.
lease 
n, 
 (NORECI errors occur).
en-length,err_loc,sdata_txn.size_db)
n_N_bits_o) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): (vlog-2163) Macro `ifdef /www.apache.org/licenses/LICENSE-2.0
tion
-----------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(24): near "UVM_MACROS_SVH  the specific language governing": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(23): (vlog-13205) Syntax error found in the scope following 'UVM_MACROS_SVH re distributed under the License is
--------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/sb_if.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(34): (vlog-2163) Macro `ifndef ---------------------------------------------------------------

lly functional (NORECI errors occur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(35): (vlog-2163) Macro `define ECH ired by applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(34): near "_SB_IF_SV_ apache.org/licenses/LICENSE-2.0": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): (vlog-13205) Syntax error found in the scope following 'MODEL_TECH ired by applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/hmux_if.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(35): (vlog-2163) Macro `ifndef dor specific defines go here.
 License.
copy of
ode.
version to Questa MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(36): (vlog-2163) Macro `define ROS_SVH  the specific language governing
opy of
----------------
lly functional (NORECI errors occur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(35): near "_HMUX_IF_SV_ -------------------------------------": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(35): (vlog-13205) Syntax error found in the scope following '_SB_IF_SV_ ------------------------------------------------------------
r 
ed.
lease 
n, 
 (NORECI errors occur).
en-length,err_loc,sdata_txn.size_db)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/rx_pcs_if.sv"
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(37): near "interface": syntax error, unexpected "SystemVerilog keyword 'interface'".
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/chip_clk_params_if.sv(13)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(36): (vlog-13205) Syntax error found in the scope following '_HMUX_IF_SV_ ed by applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/rx_efifo_if.sv"
Close file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/rx_efifo_if.sv"
Close file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/rx_pcs_if.sv"
Close file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/hmux_if.sv"
Close file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/sb_if.sv"
Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv"(13)
Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/globalDefines.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv"(14)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(14)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/globalDefines.svh(1): (vlog-2163) Macro `ifndef c_ucor d by applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Warning (downgraded): ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(14)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/rx_efifo_if.sv(13): (vlog-13163) End label 'rx_efifo_if VH  the specific language governing
opy of
----------------
lly functional (NORECI errors occur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o)' does not match interface name on line 2.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(14)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/globalDefines.svh(2): (vlog-2163) Macro `define  is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(14)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/globalDefines.svh(7): (vlog-2163) Macro `define EFINES_SVH  applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(14)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/globalDefines.svh(2): near "GLOBALDEFINES_SVH e specific language governing": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(14)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/globalDefines.svh(1): (vlog-13205) Syntax error found in the scope following 'GLOBALDEFINES_SVH  applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/tx_efifo_if.sv"
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(14)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/globalDefines.svh(8): near "interface": syntax error, unexpected "SystemVerilog keyword 'interface'".
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(14)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/globalDefines.svh(7): (vlog-13205) Syntax error found in the scope following 'AURIGA_TOP e'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/tx_pcs_if.sv"
Close file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/tx_pcs_if.sv"
Close file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/tx_efifo_if.sv"
Close include file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/globalDefines.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv"(14)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(15): (vlog-2163) Macro `ifndef TS NES_SVH  applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Warning (downgraded): ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/tx_pcs_if.sv(16): (vlog-13163) End label 'tx_pcs_if  ES_SVH  applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)' does not match interface name on line 2.
Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/registers.h" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv"(16)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/registers.h(6): (vlog-2163) Macro `ifndef am NES_SVH  applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/registers.h(7): (vlog-2163) Macro `define am NES_SVH  applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/registers.h(6): near "_REGISTERS_H_ SVH  applicable law or agreed to in": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(15): (vlog-13205) Syntax error found in the scope following 'RGM_OFF face'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/tx_fec_enc_if.sv"
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/registers.h(8): near "interface": syntax error, unexpected "SystemVerilog keyword 'interface'".
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/registers.h(7): (vlog-13205) Syntax error found in the scope following '_REGISTERS_H_ SVH  applicable law or agreed to in
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(7): (vlog-13006) Could not find the package (uvm_pkg -------------------------------------------------------------------------
simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv"(8)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(23): (vlog-2163) Macro `ifndef required by applicable law or agreed to in
-------------------------------
simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(24): (vlog-2163) Macro `define ONS OF ANY KIND, either express or implied.  See
---------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): (vlog-2163) Macro `ifdef /www.apache.org/licenses/LICENSE-2.0
tion
n
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(24): near "UVM_MACROS_SVH  the specific language governing": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(23): (vlog-13205) Syntax error found in the scope following 'UVM_MACROS_SVH re distributed under the License is
--------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/tb_pkg.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): (vlog-2163) Macro `ifndef ONS OF ANY KIND, either express or implied.  See
---------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(31): (vlog-2163) Macro `define ---------------------------------------------------------------

uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): near "TB_PKG_SV _SVH  the specific language governing": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): (vlog-13205) Syntax error found in the scope following 'MODEL_TECH ired by applicable law or agreed to in
-------------------------------
simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/sequences/sequences_pkg.sv"
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(31): near "package": syntax error, unexpected "SystemVerilog keyword 'package'".
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(31): (vlog-13205) Syntax error found in the scope following 'TB_PKG_SV .apache.org/licenses/LICENSE-2.0
tion
n
---------------------
uesta MVC simulation time units
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/spimem/25AA1024.v"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/spimem/25AA1024.v(77): (vlog-2163) Macro `timescale   Page Buffer Bytes                                                                        **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/spimem/25AA1024.v(77): near "1ns": syntax error, unexpected TIME_LITERAL, expecting class.
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tests/testcases_pkg.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tests/testcases_pkg.sv(3): (vlog-2163) Macro `timescale *********************************************************************************************
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tests/testcases_pkg.sv(3): near "1ps": syntax error, unexpected TIME_LITERAL, expecting class.
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv"
  Open include file  "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh" from "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv"(1)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(23): (vlog-2163) Macro `ifndef required by applicable law or agreed to in
                                                   **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
OM_=60,_PB_NULL_=255}
er then they need to compile using +define+UVM_USE_RESOURCE_CONVERTER. The resource converter was never officially sanctioned by Accellera and is placed in the deprecated directory which may be removed in future version. 
nt4( is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(24): (vlog-2163) Macro `define ONS OF ANY KIND, either express or implied.  See
---------------------------------------------**
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
OM_=60,_PB_NULL_=255}
er then they need to compile using +define+UVM_USE_RESOURCE_CONVERTER. The resource converter was never officially sanctioned by Accellera and is placed in the deprecated directory which may be removed in future version. 
nt4( is undefined.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): (vlog-2163) Macro `ifdef /www.apache.org/licenses/LICENSE-2.0
tion
*******************************************************
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(24): near "UVM_MACROS_SVH  the specific language governing": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(23): (vlog-13205) Syntax error found in the scope following 'UVM_MACROS_SVH re distributed under the License is
                                                  **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/modules/clockgen/clockgen.v"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(38): (vlog-2163) Macro `timescale .apache.org/licenses/LICENSE-2.0
tion
*******************************************************
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(38): near "1": syntax error, unexpected INTEGER NUMBER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh(30): (vlog-13205) Syntax error found in the scope following 'MODEL_TECH ired by applicable law or agreed to in
                                                   **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
OM_=60,_PB_NULL_=255}
er then they need to compile using +define+UVM_USE_RESOURCE_CONVERTER. The resource converter was never officially sanctioned by Accellera and is placed in the deprecated directory which may be removed in future version. 
nt4('. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/modules/clockgen/clockgen_fs.v"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/modules/clockgen/clockgen_fs.v(14): (vlog-2163) Macro `timescale s.v
d by applicable law or agreed to in
                                                   **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
OM_=60,_PB_NULL_=255}
er then they need to compile using +define+UVM_USE_RESOURCE_CONVERTER. The resource converter was never officially sanctioned by Accellera and is placed in the deprecated directory which may be removed in future version. 
nt4( c_arg()}, UVM_LOW); 
               is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/modules/clockgen/clockgen_fs.v(14): near "1": syntax error, unexpected INTEGER NUMBER, expecting class.
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/clock_gen.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/clock_gen.sv(121): (vlog-2163) Macro `ifdef eriod_real ro dly loop
od in femtoseconds.
ant zero,
                                          **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3]) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/clock_gen.sv(122): near "$display to an integer, clocks start slightly fast": syntax error, unexpected SYSTEM_IDENTIFIER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(1)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/clock_gen.sv(129): (vlog-2163) Macro `endif lta %0f is undefined.
Close file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/clock_gen.sv"
Close file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/modules/clockgen/clockgen_fs.v"
Close file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/modules/clockgen/clockgen.v"
Close include file "/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh"; continuing at "/projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv"(1)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(3): (vlog-2163) Macro `ifdef erface is undefined.
** Warning (downgraded): ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/clock_gen.sv(186): (vlog-13163) End label 'clock_gen d_real wn the clock a bit for a half cycle.
ero,
                                          **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])' does not match interface name on line 48.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(4): (vlog-2163) Macro `timescale d_real wn the clock a bit for a half cycle.
ero,
                                          **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3]) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(4): near "1fs": syntax error, unexpected TIME_LITERAL.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/idm/vip/clk/clk_if.sv(3): (vlog-13205) Syntax error found in the scope following '_CLK_IF__USE_FEMTOSECS_ clock a bit for a half cycle.
ero,
                                          **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/modules/dump/fsdb_dump.v"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/modules/dump/fsdb_dump.v(18): (vlog-2163) Macro `timescale           -- enables dumping (same thing but easier to type)
                              **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3]) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/idm/testbench/modules/dump/fsdb_dump.v(18): near "1": syntax error, unexpected INTEGER NUMBER, expecting class.
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/vcd_dump.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/vcd_dump.sv(16): (vlog-2163) Macro `ifdef ump                     -- enables dumping
p.lst contains
                                     **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3]) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/vcd_dump.sv(18): near "module": syntax error, unexpected module.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/vcd_dump.sv(16): (vlog-13205) Syntax error found in the scope following 'VCS_SIM e_on=<unit_ns>        -- start dumping at time <start_ns> nanoseconds
                       **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/vpd_dump.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/vpd_dump.sv(16): (vlog-2163) Macro `ifdef ump                     -- enables dumping
on
s> nanoseconds
                                  **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3]) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/vpd_dump.sv(18): near "module": syntax error, unexpected module.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/vpd_dump.sv(16): (vlog-13205) Syntax error found in the scope following 'VCS_SIM e_on=<unit_ns>        -- start dumping at time <start_ns> nanoseconds
                       **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/saif_dump.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/saif_dump.sv(16): (vlog-2163) Macro `ifdef dump                     -- enables dumping
n
st contains
 type)
                              **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3]) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/saif_dump.sv(18): near "module": syntax error, unexpected module.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/saif_dump.sv(16): (vlog-13205) Syntax error found in the scope following 'VCS_SIM me_on=<unit_ns>        -- start dumping at time <start_ns> nanoseconds
                      **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/jtag.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/jtag.sv(15): (vlog-2163) Macro `define st Reset
 added are:
ch means dump everything under top
s> nanoseconds
                       **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3]) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/jtag.sv(15): near "1": syntax error, unexpected INTEGER NUMBER.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/jtag.sv(15): (vlog-13205) Syntax error found in the scope following 'Xm_SerialTAPCnt  added are:
ch means dump everything under top
s> nanoseconds
                       **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(31): (vlog-2163) Macro `ifndef idth is 64,fec_clk should be 64b@25G clk (~400Mhz)
 top
s> nanoseconds
                       **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3]) is undefined.
  Open include file  "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/auriga_rs_fec_monitor.sv" from "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv"(32)
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/auriga_rs_fec_monitor.sv(2): (vlog-2163) Macro `timescale h is 64,fec_clk should be 64b@25G clk (~400Mhz)
 top
s> nanoseconds
                       **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3]) is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/auriga_rs_fec_monitor.sv(2): near "1ps": syntax error, unexpected TIME_LITERAL.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(31): (vlog-13205) Syntax error found in the scope following 'IEEE_MONTIOR_OFF ased on chip/usage
lk,data from *tx_fecls assign it to monitors
                    **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])'. Is there a missing '::'?
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/qvip_bind.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/qvip_bind.sv(3): (vlog-13006) Could not find the package (uvm_pkg TIOR_OFF ased on chip/usage
lk,data from *tx_fecls assign it to monitors
                    **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/qvip_bind.sv(4): (vlog-13006) Could not find the package (mvc_pkg channel] [fecl] [if_width]  fec_data*;
 dut fifo outputs
 nanoseconds
                       **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/qvip_bind.sv(5): (vlog-13006) Could not find the package (mgc_eth_1g_v1_0_pkg ing.
e:
ch means dump everything under top
s> nanoseconds
                       **
cur).
v_o, simlen, (1.0/err_in_N_bits_o), err_in_N_bits_o) -wn_o,err_num_bits_o)
DIUM)
],pb_type[1].name(),pb_inv[1],pb_type[2].name(),pb_inv[2],pb_type[3].name(),pb_inv[3])).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/qvip_bind.sv(27): (vlog-2164) Class or package 'QUESTA_MVC  ' not found.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/qvip_bind.sv(27): near "::": syntax error, unexpected ::.
Close file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/qvip_bind.sv"
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/auriga_rs_fec_monitor.sv(2): near "/": syntax error, unexpected '/', expecting class.
Open SystemVerilog file "/projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/top.sv"
** Error: ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/top.sv(6): (vlog-2163) Macro `timescale 6 is undefined.
** Error: (vlog-13069) ** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/snps/spi/spi_pkg.sv(2)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_spi.uvm.pkg(23)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_mem.uvm.pkg(22)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_bootloader.svi(20)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_INCLUDE_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_defines.svi(28)** while parsing macro expansion: 'SVT_SOURCE_MAP_LIB_SRC_SVI' starting at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/synopsys/include/sverilog/svt_common_defines.svi(25)** while parsing file included at /tools/cad/synopsys/designware/DESIGNWARE_HOME/vip/svt/common/R-2020.12/sverilog/src/mti/svt_multi_sim_defines.svip(211)** while parsing file included at /tools/cad/mentor/QVIP/10.6c.1_20180504/Linux/questa_mvc_src/sv/eth_1g/mgc_eth_1g_v1_0_pkg.sv(31)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/misc_if.sv(16)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/components/monitor/amux_agent/amux_pkg.sv(8)** while parsing file included at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/modules/interface/eee_monitor/eee_monitors.sv(32)** at /projects/auriga/auriga_A/users/huynguyen_up/verif/auriga/tb/top.sv(6): near "1ps": syntax error, unexpected TIME_LITERAL, expecting class.
-- Compiling DPI/PLI C++ file /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc

In file included from /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc:36:0:
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.cc: In function 'int uvm_re_match(const char*, const char*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.cc:40:5: warning: no previous declaration for 'int uvm_re_match(const char*, const char*)' [-Wmissing-declarations]
 int uvm_re_match(const char * re, const char *str)
     ^~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.cc: In function 'const char* uvm_glob_to_re(const char*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.cc:121:14: warning: no previous declaration for 'const char* uvm_glob_to_re(const char*)' [-Wmissing-declarations]
 const char * uvm_glob_to_re(const char *glob)
              ^~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.cc: In function 'void uvm_dump_re_cache()':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.cc:247:6: warning: no previous declaration for 'void uvm_dump_re_cache()' [-Wmissing-declarations]
 void uvm_dump_re_cache()
      ^~~~~~~~~~~~~~~~~
In file included from /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl.c:27:0,
                 from /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc:37:
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_is_vhdl_path(char*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:65:5: warning: no previous declaration for 'int uvm_is_vhdl_path(char*)' [-Wmissing-declarations]
 int uvm_is_vhdl_path(char *path) {
     ^~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'void string_to_vecval(char*, int, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:121:1: warning: no previous declaration for 'void string_to_vecval(char*, int, p_vpi_vecval)' [-Wmissing-declarations]
 string_to_vecval(char *s, int nbits, p_vpi_vecval value)
 ^~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'char* vecval_to_string(int, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:173:1: warning: no previous declaration for 'char* vecval_to_string(int, p_vpi_vecval)' [-Wmissing-declarations]
 vecval_to_string(int nbits, p_vpi_vecval value)
 ^~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'void string2vhdl_array_of_int(mtiInt32T*, unsigned int, char*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:228:1: warning: no previous declaration for 'void string2vhdl_array_of_int(mtiInt32T*, unsigned int, char*)' [-Wmissing-declarations]
 string2vhdl_array_of_int(mtiInt32T *array,
 ^~~~~~~~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'void string2vhdl_array_of_char(char*, unsigned int, char*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:260:1: warning: no previous declaration for 'void string2vhdl_array_of_char(char*, unsigned int, char*)' [-Wmissing-declarations]
 string2vhdl_array_of_char(char *array, unsigned int elements, char *s)
 ^~~~~~~~~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'char* vhdl_array_of_char2string(char*, int)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:287:1: warning: no previous declaration for 'char* vhdl_array_of_char2string(char*, int)' [-Wmissing-declarations]
 vhdl_array_of_char2string(char *array, int elements)
 ^~~~~~~~~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'char* vhdl_array_of_int2string(int*, int)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:315:1: warning: no previous declaration for 'char* vhdl_array_of_int2string(int*, int)' [-Wmissing-declarations]
 vhdl_array_of_int2string(int *array, int elements)
 ^~~~~~~~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_register_get_vhdl(char*, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:344:5: warning: no previous declaration for 'int uvm_register_get_vhdl(char*, p_vpi_vecval)' [-Wmissing-declarations]
 int uvm_register_get_vhdl(char *path, p_vpi_vecval value)
     ^~~~~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_register_set_vhdl(char*, p_vpi_vecval, mtiForceTypeT)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:468:5: warning: no previous declaration for 'int uvm_register_set_vhdl(char*, p_vpi_vecval, mtiForceTypeT)' [-Wmissing-declarations]
 int uvm_register_set_vhdl(char *path, p_vpi_vecval value, mtiForceTypeT forceType)
     ^~~~~~~~~~~~~~~~~~~~~
In file included from /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl.c:27:0,
                 from /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc:37:
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_check_path(char*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:884:5: warning: no previous declaration for 'int uvm_hdl_check_path(char*)' [-Wmissing-declarations]
 int uvm_hdl_check_path(char *path)
     ^~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_read(char*, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:910:5: warning: no previous declaration for 'int uvm_hdl_read(char*, p_vpi_vecval)' [-Wmissing-declarations]
 int uvm_hdl_read(char *path, p_vpi_vecval value)
     ^~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_deposit(char*, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:923:5: warning: no previous declaration for 'int uvm_hdl_deposit(char*, p_vpi_vecval)' [-Wmissing-declarations]
 int uvm_hdl_deposit(char *path, p_vpi_vecval value)
     ^~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_force(char*, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:937:5: warning: no previous declaration for 'int uvm_hdl_force(char*, p_vpi_vecval)' [-Wmissing-declarations]
 int uvm_hdl_force(char *path, p_vpi_vecval value)
     ^~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_release_and_read(char*, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:951:5: warning: no previous declaration for 'int uvm_hdl_release_and_read(char*, p_vpi_vecval)' [-Wmissing-declarations]
 int uvm_hdl_release_and_read(char *path, p_vpi_vecval value)
     ^~~~~~~~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_release(char*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:970:5: warning: no previous declaration for 'int uvm_hdl_release(char*)' [-Wmissing-declarations]
 int uvm_hdl_release(char *path)
     ^~~~~~~~~~~~~~~
In file included from /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc:38:0:
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c: In function 'void push_data(int, char*, int)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c:36:6: warning: no previous declaration for 'void push_data(int, char*, int)' [-Wmissing-declarations]
 void push_data(int lvl,char *entry, int cmd) {
      ^~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c: In function 'void walk_level(int, int, char**, int)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c:44:6: warning: no previous declaration for 'void walk_level(int, int, char**, int)' [-Wmissing-declarations]
 void walk_level(int lvl, int argc, char**argv,int cmd) {
      ^~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c: In function 'const char* uvm_dpi_get_next_arg_c(int)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c:58:13: warning: no previous declaration for 'const char* uvm_dpi_get_next_arg_c(int)' [-Wmissing-declarations]
 const char *uvm_dpi_get_next_arg_c (int init) {
             ^~~~~~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c: In function 'char* uvm_dpi_get_tool_name_c()':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c:84:14: warning: no previous declaration for 'char* uvm_dpi_get_tool_name_c()' [-Wmissing-declarations]
 extern char* uvm_dpi_get_tool_name_c ()
              ^~~~~~~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c: In function 'char* uvm_dpi_get_tool_version_c()':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c:91:14: warning: no previous declaration for 'char* uvm_dpi_get_tool_version_c()' [-Wmissing-declarations]
 extern char* uvm_dpi_get_tool_version_c ()
              ^~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c: In function 'regex_t* uvm_dpi_regcomp(char*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c:98:17: warning: no previous declaration for 'regex_t* uvm_dpi_regcomp(char*)' [-Wmissing-declarations]
 extern regex_t* uvm_dpi_regcomp (char* pattern)
                 ^~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c: In function 'int uvm_dpi_regexec(regex_t*, char*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c:120:12: warning: no previous declaration for 'int uvm_dpi_regexec(regex_t*, char*)' [-Wmissing-declarations]
 extern int uvm_dpi_regexec (regex_t* re, char* str)
            ^~~~~~~~~~~~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c: In function 'void uvm_dpi_regfree(regex_t*)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.c:129:13: warning: no previous declaration for 'void uvm_dpi_regfree(regex_t*)' [-Wmissing-declarations]
 extern void uvm_dpi_regfree (regex_t* re)
             ^~~~~~~~~~~~~~~
In file included from /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl.c:27:0,
                 from /tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc:37:
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, p_vpi_vecval, PLI_INT32)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:727:1: warning: control reaches end of non-void function [-Wreturn-type]
 }
 ^
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, p_vpi_vecval, PLI_INT32)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:666:1: warning: control reaches end of non-void function [-Wreturn-type]
 }
 ^
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'void string_to_vecval(char*, int, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:127:13: warning: 'bbit' may be used uninitialized in this function [-Wmaybe-uninitialized]
   int abit, bbit;
             ^~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:127:7: warning: 'abit' may be used uninitialized in this function [-Wmaybe-uninitialized]
   int abit, bbit;
       ^~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'char* vecval_to_string(int, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:213:10: warning: 'c' may be used uninitialized in this function [-Wmaybe-uninitialized]
       *p = c;
       ~~~^~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_register_get_vhdl(char*, p_vpi_vecval)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:350:9: warning: 'nbits' may be used uninitialized in this function [-Wmaybe-uninitialized]
     int nbits;
         ^~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_register_set_vhdl(char*, p_vpi_vecval, mtiForceTypeT)':
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:477:9: warning: 'nbits' may be used uninitialized in this function [-Wmaybe-uninitialized]
     int nbits;
         ^~~~~
/tools/cad/mentor/questacore/Linux/2020.2_2/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:601:19: warning: 'char_array' may be used uninitialized in this function [-Wmaybe-uninitialized]
       mti_VsimFree(char_array);
       ~~~~~~~~~~~~^~~~~~~~~~~~


Machine Details
    Host: las-gf963.inphi-corp.local
      OS: Red Hat Enterprise Linux ComputeNode release 7.6 (Maipo)

Memory Statistics
       mem: size of process (VSZ)                                          296.33 Mb
       mem: active during the process (RSS)                                123.46 Mb
Total Time
     total: wall time                                                        1.60 s
     total: cpu time                                                         1.22 s
     total:    process time                                                  1.10 s
     total:    system time                                                   0.12 s
     total: cpu utilization                                                 76.25 %

End time: 02:15:40 on Mar 02,2021, Elapsed time: 0:00:01
Errors: 122, Warnings: 3
