#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 31 16:51:35 2017
# Process ID: 1160
# Current directory: E:/Lin/vivado_learing/Gmode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8596 E:\Lin\vivado_learing\Gmode\gpsImode_Proj.xpr
# Log file: E:/Lin/vivado_learing/Gmode/vivado.log
# Journal file: E:/Lin/vivado_learing/Gmode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Lin/vivado_learing/Gmode/gpsImode_Proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1048.188 ; gain = 343.316
update_compile_order -fileset sources_1
open_bd_design {E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - start_tri_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /start_tri_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - start_tri_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /start_tri_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:newGpsIp:1.0 - newGpsIp_0
Adding cell -- xilinx.com:user:myImode:1.0 - myGmode_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay3_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay3_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay3_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay3_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay4_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay4_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay4_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay4_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:delay:1.0 - delay_0
Adding cell -- xilinx.com:user:myip_fifo_ctrl:1.0 - myip_fifo_ctrl_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - motor_angle_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /motor_angle_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - motor_angle_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /motor_angle_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:dec_pwm:1.0 - dec_pwm_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <gpsImode> from BD file <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd>
ipx::edit_ip_in_project -upgrade true -name newGpsIp_v1_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/newGpsIp_v1_0_project e:/Lin/vivado_learing/Gmode/ip_repo/newGpsIp_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::unload_core e:/Lin/vivado_learing/Gmode/ip_repo/newGpsIp_1.0/component.xml
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/newgpsip_v1_0_project/newGpsIp_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 31 16:54:19 2017...
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M05_AXI] [get_bd_nets sig_in_1] [get_bd_nets B_1] [get_bd_nets clr_1] [get_bd_nets dec_pwm_0_pwmo] [get_bd_nets dec_pwm_0_pwmd] [get_bd_nets dec_pwm_0_motor_angle_data] [get_bd_cells dec_pwm_0]
save_bd_design
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:motor:2.0 motor_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins motor_0/MOTOR_AXI]
</motor_0/MOTOR_AXI/MOTOR_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C40000 [ 64K ]>
set_property location {4 1515 4046} [get_bd_cells motor_0]
set_property location {1 305 4054} [get_bd_cells motor_0]
connect_bd_net [get_bd_ports sig_in] [get_bd_pins motor_0/raster_a]
connect_bd_net [get_bd_ports B] [get_bd_pins motor_0/raster_b]
connect_bd_net [get_bd_ports clr] [get_bd_pins motor_0/raster_z]
set_property location {4 2058 4036} [get_bd_cells motor_0]
set_property location {2232 4047} [get_bd_ports pwmd]
connect_bd_net [get_bd_ports pwmo] [get_bd_pins motor_0/pos_pwm]
connect_bd_net [get_bd_ports pwmd] [get_bd_pins motor_0/dir]
save_bd_design
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
ipx::edit_ip_in_project -upgrade true -name motor_v2_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/motor_v2_0_project e:/Lin/vivado_learing/Gmode/ip_repo/motor_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/motor_v2_0_project/motor_v2_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 31 17:01:20 2017...
update_ip_catalog -rebuild -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  gpsImode_motor_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:motor:2.0 [get_ips  gpsImode_motor_0_0] -log ip_upgrade.log
Upgrading 'E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd'
INFO: [IP_Flow 19-3422] Upgraded gpsImode_motor_0_0 (motor_v2.0 2.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4698] Upgrade has added port 'raster_val'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'record_flag'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP gpsImode_motor_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP gpsImode_motor_0_0' has identified issues that may require user intervention. Please review the upgrade log 'e:/Lin/vivado_learing/Gmode/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Lin/vivado_learing/Gmode/ip_upgrade.log'.
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name motor_v2_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/motor_v2_0_project e:/Lin/vivado_learing/Gmode/ip_repo/motor_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/motor_v2_0_project/motor_v2_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 31 17:02:47 2017...
connect_bd_net [get_bd_pins motor_0/record_flag] [get_bd_pins delay_0/time_record_flag]
connect_bd_net [get_bd_pins myip_fifo_ctrl_0/motor_angle_data_to_be_wr] [get_bd_pins motor_0/raster_val]
save_bd_design
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1395.457 ; gain = 22.141
generate_target all [get_files  E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd]
INFO: [BD 41-1662] The design 'gpsImode.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block newGpsIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myGmode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_fifo_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.113 ; gain = 91.453
export_ip_user_files -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/sim_scripts -ip_user_files_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files -ipstatic_source_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/ipstatic -force -quiet
make_wrapper -files [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 31 17:06:49 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/synth_1/runme.log
[Fri Mar 31 17:06:49 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 639 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-1160-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-1160-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-1160-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-1160-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.613 ; gain = 12.316
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.613 ; gain = 12.316
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 28 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2009.281 ; gain = 358.309
file copy -force E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/gpsImode_wrapper.sysdef E:/Lin/vivado_learing/Gmode/gpsImode_Proj.sdk/gpsImode_wrapper.hdf

file copy -force E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/gpsImode_wrapper.sysdef E:/Lin/vivado_learing/Gmode/gpsImode_Proj.sdk/gpsImode_wrapper.hdf

open_bd_design {E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd}
ipx::edit_ip_in_project -upgrade true -name myip_fifo_ctrl_v1_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/myip_fifo_ctrl_v1_0_project e:/Lin/vivado_learing/Gmode/ip_repo/myip_fifo_ctrl_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.070 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project gpsImode_Proj
set_property location {2340 4015} [get_bd_ports pwmo]
set_property location {2368 4014} [get_bd_ports pwmo]
set_property location {2351 4023} [get_bd_ports pwmo]
set_property location {2336 4041} [get_bd_ports pwmd]
ipx::edit_ip_in_project -upgrade true -name motor_v2_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/motor_v2_0_project e:/Lin/vivado_learing/Gmode/ip_repo/motor_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/motor_v2_0_project/motor_v2_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 01 10:11:05 2017...
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/myip_fifo_ctrl_v1_0_project/myip_fifo_ctrl_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 01 10:11:11 2017...
remove_files -fileset constrs_1 E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/constrs_1/new/motor.xdc
add_files -fileset constrs_1 -norecurse E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/constrs_1/new/motor.xdc
import_files -fileset constrs_1 E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/constrs_1/new/motor.xdc
delete_bd_objs [get_bd_nets motor_0_pos_pwm] [get_bd_ports pwmo]
delete_bd_objs [get_bd_nets motor_0_dir] [get_bd_ports pwmd]
delete_bd_objs [get_bd_nets sig_in_1] [get_bd_ports sig_in]
delete_bd_objs [get_bd_nets B_1] [get_bd_ports B]
delete_bd_objs [get_bd_nets clr_1] [get_bd_ports clr]
startgroup
create_bd_port -dir I raster_a
connect_bd_net [get_bd_pins /motor_0/raster_a] [get_bd_ports raster_a]
endgroup
startgroup
create_bd_port -dir I raster_b
connect_bd_net [get_bd_pins /motor_0/raster_b] [get_bd_ports raster_b]
endgroup
startgroup
create_bd_port -dir I raster_z
connect_bd_net [get_bd_pins /motor_0/raster_z] [get_bd_ports raster_z]
endgroup
startgroup
create_bd_port -dir O pos_pwm
connect_bd_net [get_bd_pins /motor_0/pos_pwm] [get_bd_ports pos_pwm]
endgroup
startgroup
create_bd_port -dir O dir
connect_bd_net [get_bd_pins /motor_0/dir] [get_bd_ports dir]
endgroup
save_bd_design
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
validate_bd_design
make_wrapper -files [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
INFO: [BD 41-1662] The design 'gpsImode.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'gpsImode.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block newGpsIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myGmode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_fifo_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.hwdef
[Sat Apr 01 10:14:45 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/synth_1/runme.log
[Sat Apr 01 10:14:45 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2482.949 ; gain = 44.512
reset_run synth_1 -noclean_dir 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 01 10:21:20 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/synth_1/runme.log
[Sat Apr 01 10:21:20 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
reset_run synth_1 -noclean_dir 
make_wrapper -files [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 01 10:22:56 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/synth_1/runme.log
[Sat Apr 01 10:22:56 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
file copy -force E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/gpsImode_wrapper.sysdef E:/Lin/vivado_learing/Gmode/gpsImode_Proj.sdk/gpsImode_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name motor_v2_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/motor_v2_0_project e:/Lin/vivado_learing/Gmode/ip_repo/motor_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2485.352 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/motor_v2_0_project/motor_v2_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 15:23:18 2017...
update_ip_catalog -rebuild -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  gpsImode_motor_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:motor:2.0 [get_ips  gpsImode_motor_0_0] -log ip_upgrade.log
Upgrading 'E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd'
INFO: [IP_Flow 19-3422] Upgraded gpsImode_motor_0_0 (motor_v2.0 2.0) from revision 3 to revision 4
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Lin/vivado_learing/Gmode/ip_upgrade.log'.
generate_target all [get_files  E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd]
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block newGpsIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myGmode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_fifo_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2584.984 ; gain = 30.176
export_ip_user_files -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/sim_scripts -ip_user_files_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files -ipstatic_source_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 05 15:40:38 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/synth_1/runme.log
[Wed Apr 05 15:40:38 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
file copy -force E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/gpsImode_wrapper.sysdef E:/Lin/vivado_learing/Gmode/gpsImode_Proj.sdk/gpsImode_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name motor_v2_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/motor_v2_0_project e:/Lin/vivado_learing/Gmode/ip_repo/motor_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/motor_v2_0_project/motor_v2_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 17:03:06 2017...
update_ip_catalog -rebuild -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  gpsImode_motor_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:motor:2.0 [get_ips  gpsImode_motor_0_0] -log ip_upgrade.log
Upgrading 'E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd'
INFO: [IP_Flow 19-3422] Upgraded gpsImode_motor_0_0 (motor_v2.0 2.0) from revision 4 to revision 5
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Lin/vivado_learing/Gmode/ip_upgrade.log'.
generate_target all [get_files  E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd]
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block newGpsIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myGmode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_fifo_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2609.340 ; gain = 24.355
export_ip_user_files -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/sim_scripts -ip_user_files_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files -ipstatic_source_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/ipstatic -force -quiet
make_wrapper -files [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 05 17:04:48 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/synth_1/runme.log
[Wed Apr 05 17:04:48 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
file copy -force E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/gpsImode_wrapper.sysdef E:/Lin/vivado_learing/Gmode/gpsImode_Proj.sdk/gpsImode_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name motor_v2_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/motor_v2_0_project e:/Lin/vivado_learing/Gmode/ip_repo/motor_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/motor_v2_0_project/motor_v2_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 05 17:34:59 2017...
update_ip_catalog -rebuild -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  gpsImode_motor_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:motor:2.0 [get_ips  gpsImode_motor_0_0] -log ip_upgrade.log
Upgrading 'E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd'
INFO: [IP_Flow 19-3422] Upgraded gpsImode_motor_0_0 (motor_v2.0 2.0) from revision 5 to revision 6
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Lin/vivado_learing/Gmode/ip_upgrade.log'.
generate_target all [get_files  E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd]
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block newGpsIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myGmode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_fifo_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay3_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay4_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_angle_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.422 ; gain = 46.547
export_ip_user_files -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/sim_scripts -ip_user_files_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files -ipstatic_source_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 05 17:36:08 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/synth_1/runme.log
[Wed Apr 05 17:36:08 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
file copy -force E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/gpsImode_wrapper.sysdef E:/Lin/vivado_learing/Gmode/gpsImode_Proj.sdk/gpsImode_wrapper.hdf

open_bd_design {E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd}
open_bd_design {E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 06 10:44:29 2017...
