# Vivado synthesis script for Simple Test Network_pruned\n# Generated by Spiking-FPGA-Toolchain\n\n# Create project\ncreate_project snn_simple_test_network_pruned ./snn_simple_test_network_pruned -part xc7a35tcpg236-1\n\n# Add source files\nadd_files {test_output_gen2/hdl/snn_top.v}\nadd_files {test_output_gen2/hdl/lif_neuron.v}\nadd_files {test_output_gen2/hdl/spike_router.v}\nadd_files {test_output_gen2/hdl/memory_interface.v}\n\n# Add constraints\nadd_files -fileset constrs_1 {test_output_gen2/hdl/constraints.xdc}\n\n# Set top module\nset_property top snn_top [current_fileset]\n\n# Run synthesis\nlaunch_runs synth_1 -jobs 4\nwait_on_run synth_1\n\n# Generate reports\nopen_run synth_1 -name synth_1\nreport_utilization -file utilization_post_synth.rpt\nreport_timing_summary -file timing_post_synth.rpt\n\nputs "Synthesis completed for Simple Test Network_pruned"