// Seed: 455409674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout uwire id_2;
  input wire id_1;
  tri1 id_12 = -1;
  tri1 id_13 = id_7 == id_5;
  generate
    assign id_2 = id_10 / id_13;
  endgenerate
endmodule
module module_1 #(
    parameter id_3 = 32'd2,
    parameter id_6 = 32'd74
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  input wire _id_3;
  output tri id_2;
  output reg id_1;
  logic [7:0] id_5;
  assign id_2 = id_3 | id_5 + (1);
  assign id_2 = -1 + 1;
  parameter id_6 = 1;
  assign id_1 = (id_6);
  assign id_1 = id_4;
  logic [7:0] id_7;
  assign id_5[id_3] = id_4;
  assign id_7[-1 : id_6] = id_7;
  parameter id_8 = id_6;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_8,
      id_4,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic [1 : 1] id_10;
  ;
  logic [7:0][1 : 'h0 ==  -1] id_11;
  bit id_12;
  always @(posedge id_11[1==-1 :-1]) begin : LABEL_0
    if (-1 || id_6) begin : LABEL_1
      id_12 = 1;
    end else begin : LABEL_2
      id_12 = id_4;
    end
  end
  final begin : LABEL_3
    id_1 <= -1;
  end
  assign id_7 = id_11;
endmodule
