{
    "signal": [
    { "name": "clk", "wave": "P........." },
  ["RAM_Read",      
    {"name":"rd_en",
    "wave":"01...0...."
    }, 
    
    {
    "name":"r_addr",
    "wave":"23456x...",
    "data": ["0","addr1", "addr2", "addr3","addr4"]
    },
  
  
    { "name": "clk_rd", "wave": "P.........","phase":"0.5"},
    
    { "name": "a_re",
     "wave": "2.3456x...", 
    "data": ["0","ar1", "ar2", "ar3","ar4"],
    "phase" :"0.5"   
    },

    { "name": "b_re",
     "wave": "2.3456x...", 
    "data": ["0","br1", "br2", "br3","br4"],
    "phase" :"0.5"   
    },

    { "name": "c_re",
    "wave": "2.3456x...", 
   "data": ["0","cr1", "cr2", "cr3","cr4"],
   "phase" :"0.5"   
   }
],

    {},
["First Cycle",
    { "name": "en_multi","wave":"0.1...0...","phase":"0.5"},

    { "name": "a_re*2^13",
      "wave": "2.3456x...", 
      "data": ["0", "ar1'", "ar2'", "ar3'","ar4'"]  
   },

    { "name": "b_re*c_re",
    "wave": "2.3456x...", 
   "data": ["0","bcr1", "bcr2", "bcr3","bcr4"]   
   }
],

{},
["Second cycle",
  { "name": "en_multi_r0","wave":"0.1...0..."},


   { "name": "a_re_mid_n1",
    "wave": "2..3456x..", 
   "data": ["0", "ar1'", "ar2'", "ar3'","ar4'"]  
   },

   { "name": "a_re_addend",
    "wave": "2..3456x..", 
   "data": ["0","ar'_d1", "ar'_d2", "ar'_d3","ar'_d4"]   
   }
],

{},
["Third Cycle",
   { "name": "en_multi_r1","wave":"0..1...0."},
   { "name": "outa_re",
    "wave": "2...3456x.", 
   "data": ["0","outa1", "outa2", "outa3","outa4"]   
   }
],

  {},

  ["RAM_Write",
  {"name":"wr_en",
    "wave":"0...1...0." 
  }, 
  {
    "name":"w_addr",
    "wave":"2...3456x.",
    "data": ["0","addr1", "addr2", "addr3","addr4"]
  }
  ]
],
  
    "config": {"skin":"default"},
    "head":{"tick":1},
    "foot":{
      "text":"Buttfly_pipeline"
    }
    
  
 
  
}