{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759813524897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759813524897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 23:05:24 2025 " "Processing started: Mon Oct 06 23:05:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759813524897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813524897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAFSM -c VGAFSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAFSM -c VGAFSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813524897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759813525181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759813525181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_game_fsm_bc.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_game_fsm_bc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game_fsm_bc " "Found entity 1: memory_game_fsm_bc" {  } { { "memory_game_fsm_bc.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memory_game_fsm_bc.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_core " "Found entity 1: board_core" {  } { { "board_core.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/board_core.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pair_check_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pair_check_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pair_check_rom " "Found entity 1: pair_check_rom" {  } { { "pair_check_rom.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/pair_check_rom.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_pair_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_pair_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_pair_top " "Found entity 1: board_pair_top" {  } { { "board_pair_top.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/board_pair_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_game_top_bc.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_game_top_bc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game_top_bc " "Found entity 1: memory_game_top_bc" {  } { { "memory_game_top_bc.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memory_game_top_bc.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/videoGen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 2 2 " "Found 2 design units, including 2 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530827 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll " "Found entity 2: pll" {  } { { "rectgen.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/rectgen.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "top_fpga.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/top_fpga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file btn_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 btn_debouncer " "Found entity 1: btn_debouncer" {  } { { "btn_debouncer.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/btn_debouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R cardGrid_game.sv(21) " "Verilog HDL Declaration information at cardGrid_game.sv(21): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1759813530831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cardgrid_game.sv 2 2 " "Found 2 design units, including 2 entities, in source file cardgrid_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cardGrid_game " "Found entity 1: cardGrid_game" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530831 ""} { "Info" "ISGN_ENTITY_NAME" "2 videoGen_game " "Found entity 2: videoGen_game" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_fpga_top " "Found entity 1: memoria_fpga_top" {  } { { "memoria_fpga_top.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memoria_fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_leds.sv 1 1 " "Found 1 design units, including 1 entities, in source file turn_leds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turn_leds " "Found entity 1: turn_leds" {  } { { "turn_leds.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/turn_leds.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard_pairs.sv 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard_pairs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard_pairs " "Found entity 1: scoreboard_pairs" {  } { { "scoreboard_pairs.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/scoreboard_pairs.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_decoder " "Found entity 1: hex7seg_decoder" {  } { { "hex7seg_decoder.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/hex7seg_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813530833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813530833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoria_fpga_top " "Elaborating entity \"memoria_fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759813530853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "memoria_fpga_top.sv" "u_pll" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memoria_fpga_top.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:u_vgac " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:u_vgac\"" {  } { { "memoria_fpga_top.sv" "u_vgac" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memoria_fpga_top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debouncer btn_debouncer:u_db_start " "Elaborating entity \"btn_debouncer\" for hierarchy \"btn_debouncer:u_db_start\"" {  } { { "memoria_fpga_top.sv" "u_db_start" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memoria_fpga_top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_game_top_bc memory_game_top_bc:u_game " "Elaborating entity \"memory_game_top_bc\" for hierarchy \"memory_game_top_bc:u_game\"" {  } { { "memoria_fpga_top.sv" "u_game" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memoria_fpga_top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_core memory_game_top_bc:u_game\|board_core:u_board " "Elaborating entity \"board_core\" for hierarchy \"memory_game_top_bc:u_game\|board_core:u_board\"" {  } { { "memory_game_top_bc.sv" "u_board" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memory_game_top_bc.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pair_check_rom memory_game_top_bc:u_game\|pair_check_rom:u_pair " "Elaborating entity \"pair_check_rom\" for hierarchy \"memory_game_top_bc:u_game\|pair_check_rom:u_pair\"" {  } { { "memory_game_top_bc.sv" "u_pair" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memory_game_top_bc.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_game_fsm_bc memory_game_top_bc:u_game\|memory_game_fsm_bc:u_fsm " "Elaborating entity \"memory_game_fsm_bc\" for hierarchy \"memory_game_top_bc:u_game\|memory_game_fsm_bc:u_fsm\"" {  } { { "memory_game_top_bc.sv" "u_fsm" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memory_game_top_bc.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_match memory_game_fsm_bc.sv(105) " "Verilog HDL or VHDL warning at memory_game_fsm_bc.sv(105): object \"last_match\" assigned a value but never read" {  } { { "memory_game_fsm_bc.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memory_game_fsm_bc.sv" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759813530876 "|memoria_fpga_top|memory_game_top_bc:u_game|memory_game_fsm_bc:u_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory_game_fsm_bc.sv(127) " "Verilog HDL Case Statement information at memory_game_fsm_bc.sv(127): all case item expressions in this case statement are onehot" {  } { { "memory_game_fsm_bc.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memory_game_fsm_bc.sv" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759813530876 "|memoria_fpga_top|memory_game_top_bc:u_game|memory_game_fsm_bc:u_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreboard_pairs memory_game_top_bc:u_game\|scoreboard_pairs:u_score " "Elaborating entity \"scoreboard_pairs\" for hierarchy \"memory_game_top_bc:u_game\|scoreboard_pairs:u_score\"" {  } { { "memory_game_top_bc.sv" "u_score" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memory_game_top_bc.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn_leds turn_leds:u_leds " "Elaborating entity \"turn_leds\" for hierarchy \"turn_leds:u_leds\"" {  } { { "memoria_fpga_top.sv" "u_leds" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memoria_fpga_top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_decoder hex7seg_decoder:u_hex_p1 " "Elaborating entity \"hex7seg_decoder\" for hierarchy \"hex7seg_decoder:u_hex_p1\"" {  } { { "memoria_fpga_top.sv" "u_hex_p1" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memoria_fpga_top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen_game videoGen_game:u_vgen " "Elaborating entity \"videoGen_game\" for hierarchy \"videoGen_game:u_vgen\"" {  } { { "memoria_fpga_top.sv" "u_vgen" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/memoria_fpga_top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cardGrid_game videoGen_game:u_vgen\|cardGrid_game:u_grid " "Elaborating entity \"cardGrid_game\" for hierarchy \"videoGen_game:u_vgen\|cardGrid_game:u_grid\"" {  } { { "cardGrid_game.sv" "u_grid" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813530880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cardGrid_game.sv(64) " "Verilog HDL assignment warning at cardGrid_game.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759813530882 "|memoria_fpga_top|videoGen_game:u_vgen|cardGrid_game:u_grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cardGrid_game.sv(89) " "Verilog HDL assignment warning at cardGrid_game.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759813530882 "|memoria_fpga_top|videoGen_game:u_vgen|cardGrid_game:u_grid"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen_game:u_vgen\|cardGrid_game:u_grid\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen_game:u_vgen\|cardGrid_game:u_grid\|Div0\"" {  } { { "cardGrid_game.sv" "Div0" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759813531544 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen_game:u_vgen\|cardGrid_game:u_grid\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen_game:u_vgen\|cardGrid_game:u_grid\|Div1\"" {  } { { "cardGrid_game.sv" "Div1" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759813531544 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759813531544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen_game:u_vgen\|cardGrid_game:u_grid\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"videoGen_game:u_vgen\|cardGrid_game:u_grid\|lpm_divide:Div0\"" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813531572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen_game:u_vgen\|cardGrid_game:u_grid\|lpm_divide:Div0 " "Instantiated megafunction \"videoGen_game:u_vgen\|cardGrid_game:u_grid\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531572 ""}  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759813531572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fpo " "Found entity 1: lpm_divide_fpo" {  } { { "db/lpm_divide_fpo.tdf" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/db/lpm_divide_fpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813531598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813531598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/db/abs_divider_obg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813531607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813531607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813531628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813531628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_on9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_on9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_on9 " "Found entity 1: lpm_abs_on9" {  } { { "db/lpm_abs_on9.tdf" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/db/lpm_abs_on9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813531638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813531638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813531638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813531638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen_game:u_vgen\|cardGrid_game:u_grid\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"videoGen_game:u_vgen\|cardGrid_game:u_grid\|lpm_divide:Div1\"" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813531638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen_game:u_vgen\|cardGrid_game:u_grid\|lpm_divide:Div1 " "Instantiated megafunction \"videoGen_game:u_vgen\|cardGrid_game:u_grid\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759813531638 ""}  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/cardGrid_game.sv" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759813531638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813531670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813531670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813531670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813531670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813531706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813531706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/Users/ffuch/Documents/Lab3VGA+FSM/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759813531717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813531717 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759813532675 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759813533415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ffuch/Documents/Lab3VGA+FSM/output_files/VGAFSM.map.smsg " "Generated suppressed messages file C:/Users/ffuch/Documents/Lab3VGA+FSM/output_files/VGAFSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813533447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759813533557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759813533557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1778 " "Implemented 1778 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759813533667 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759813533667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1709 " "Implemented 1709 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759813533667 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1759813533667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759813533667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759813533680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 23:05:33 2025 " "Processing ended: Mon Oct 06 23:05:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759813533680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759813533680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759813533680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759813533680 ""}
