# 19-bit-architecture-in-Verilog