;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV 0, 13
	SPL <-400, -109
	MOV 0, 13
	SPL @300, 90
	SPL 12, <10
	JMN -1, @-20
	MOV 0, 13
	MOV -7, <-20
	SUB #500, -60
	SPL -140, -900
	MOV -1, <-20
	DJN @0, 46
	SUB #0, -40
	SUB @300, -90
	SUB #500, -60
	SUB @300, -90
	MOV 0, 13
	SUB @121, 106
	SPL @300, 90
	ADD 210, 61
	SPL <127, 106
	DJN @0, 46
	JMP -1, @-27
	SPL @300, 90
	SPL @300, 90
	SPL @300, 90
	ADD 210, 60
	ADD 210, 60
	SUB -100, @-109
	SPL 0, 834
	CMP 400, -46
	CMP 400, -46
	ADD 210, 60
	SUB @121, 106
	DJN -51, <-20
	SUB @121, 106
	SUB @121, 106
	ADD 210, 60
	JMP -140, -900
	SPL 0, <402
	SPL 0, 834
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
