library ieee;
use ieee.std_logic_1164.all;

entity DS1_tb is
end entity;
	
architecture Behavioral of DS1 is
		signal iA 	   : std_logic_vector(15 downto 0);
		signal iB 	   : std_logic_vector(3 downto 0);
		signal oRESULT : std_logic_vector(3 downto 0):
	
begin

stimulus : process


end process;