C:/verilog/2023_12_16_hoffman/B_ICC2018_priliminary_grad_cell_based-20231216T060347Z-001/B_ICC2018_priliminary_grad_cell_based/huffman.v {1 {vlog -work work -stats=none {C:\verilog\2023_12_16_hoffman\B_ICC2018_priliminary_grad_cell_based-20231216T060347Z-001\B_ICC2018_priliminary_grad_cell_based\huffman.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module huffman

Top level modules:
	huffman

} {} {}} C:/verilog/2023_12_16_hoffman/B_ICC2018_priliminary_grad_cell_based-20231216T060347Z-001/B_ICC2018_priliminary_grad_cell_based/tb.v {1 {vlog -work work -stats=none C:/verilog/2023_12_16_hoffman/B_ICC2018_priliminary_grad_cell_based-20231216T060347Z-001/B_ICC2018_priliminary_grad_cell_based/tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb

Top level modules:
	tb

} {} {}}
