;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -101, <-1
	SUB -207, <-120
	SUB #212, @0
	SUB #212, @0
	DJN <-123, 108
	SUB #212, @0
	SUB #219, @6
	ADD 270, 60
	ADD #270, <0
	ADD #270, <0
	JMP <121, 303
	SUB -807, <-120
	SPL 721, @-509
	ADD #270, <0
	SLT 721, -501
	SPL 0, <112
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	DJN <-123, 108
	SUB #-16, <-20
	ADD 210, 60
	SLT #162, @200
	JMP <-127, 100
	ADD #-30, 9
	JMP <-127, 100
	CMP @127, 106
	SUB @0, @2
	SUB 12, -11
	SLT -0, 100
	SUB @127, 106
	SLT -0, 100
	CMP #210, @0
	JMN -101, @-1
	JMN -101, @-1
	JMP <-131, 143
	SLT #162, @200
	SUB -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	SUB #-16, <-20
	SUB -0, 901
	SPL 210, 60
	SUB -0, 901
	SUB -0, 901
	SUB @126, @110
