// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        kernel_data_V_0,
        kernel_data_V_1237,
        kernel_data_V_2238,
        kernel_data_V_3239,
        kernel_data_V_4,
        kernel_data_V_5,
        kernel_data_V_6,
        kernel_data_V_7,
        kernel_data_V_8,
        kernel_data_V_9,
        kernel_data_V_10,
        kernel_data_V_11,
        kernel_data_V_12,
        kernel_data_V_13,
        kernel_data_V_14,
        kernel_data_V_15,
        kernel_data_V_16,
        kernel_data_V_17,
        kernel_data_V_18,
        kernel_data_V_19,
        kernel_data_V_20,
        kernel_data_V_21,
        kernel_data_V_22,
        kernel_data_V_23,
        kernel_data_V_24,
        kernel_data_V_25,
        kernel_data_V_26,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] kernel_data_V_0;
input  [15:0] kernel_data_V_1237;
input  [15:0] kernel_data_V_2238;
input  [15:0] kernel_data_V_3239;
input  [15:0] kernel_data_V_4;
input  [15:0] kernel_data_V_5;
input  [15:0] kernel_data_V_6;
input  [15:0] kernel_data_V_7;
input  [15:0] kernel_data_V_8;
input  [15:0] kernel_data_V_9;
input  [15:0] kernel_data_V_10;
input  [15:0] kernel_data_V_11;
input  [15:0] kernel_data_V_12;
input  [15:0] kernel_data_V_13;
input  [15:0] kernel_data_V_14;
input  [15:0] kernel_data_V_15;
input  [15:0] kernel_data_V_16;
input  [15:0] kernel_data_V_17;
input  [15:0] kernel_data_V_18;
input  [15:0] kernel_data_V_19;
input  [15:0] kernel_data_V_20;
input  [15:0] kernel_data_V_21;
input  [15:0] kernel_data_V_22;
input  [15:0] kernel_data_V_23;
input  [15:0] kernel_data_V_24;
input  [15:0] kernel_data_V_25;
input  [15:0] kernel_data_V_26;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln129_fu_698_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [6:0] outidx3_address0;
reg    outidx3_ce0;
wire   [1:0] outidx3_q0;
wire   [6:0] w2_V_address0;
reg    w2_V_ce0;
wire  signed [5:0] w2_V_q0;
reg   [6:0] w_index30_reg_196;
reg   [31:0] in_index_0_i_i29_reg_210;
reg   [31:0] p_Val2_20_0_i28_reg_298;
reg   [31:0] p_Val2_20_1_i26_reg_312;
reg   [31:0] p_Val2_20_2_i24_reg_326;
reg   [31:0] p_Val2_20_3_i22_reg_340;
reg   [31:0] acc_0_V_020_reg_354;
reg   [31:0] acc_1_V_019_reg_368;
reg   [31:0] acc_2_V_018_reg_382;
reg   [31:0] acc_3_V_017_reg_396;
wire   [4:0] trunc_ln139_fu_560_p1;
wire   [6:0] w_index_fu_564_p2;
reg   [6:0] w_index_reg_833;
wire   [31:0] select_ln148_fu_690_p3;
reg   [31:0] select_ln148_reg_978;
reg   [0:0] icmp_ln129_reg_983;
reg   [0:0] icmp_ln129_reg_983_pp0_iter1_reg;
reg   [1:0] out_index_reg_987;
wire  signed [20:0] mul_ln728_fu_818_p2;
reg  signed [20:0] mul_ln728_reg_992;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [6:0] ap_phi_mux_w_index30_phi_fu_200_p6;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_in_index_0_i_i29_phi_fu_214_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_224;
reg  signed [15:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224;
reg   [31:0] ap_phi_mux_p_Val2_20_01_i_phi_fu_540_p8;
reg   [31:0] ap_phi_mux_p_Val2_20_13_i_phi_fu_522_p8;
reg   [31:0] ap_phi_mux_p_Val2_20_25_i_phi_fu_504_p8;
reg   [31:0] ap_phi_mux_p_Val2_20_37_i_phi_fu_486_p8;
reg   [31:0] ap_phi_mux_acc_0_V_1_phi_fu_468_p8;
reg   [31:0] ap_phi_mux_acc_1_V_1_phi_fu_450_p8;
reg   [31:0] ap_phi_mux_acc_2_V_1_phi_fu_432_p8;
reg   [31:0] ap_phi_mux_acc_3_V_1_phi_fu_414_p8;
wire   [31:0] acc_0_V_fu_736_p2;
wire   [31:0] ap_phi_reg_pp0_iter2_acc_3_V_1_reg_410;
wire   [31:0] ap_phi_reg_pp0_iter2_acc_2_V_1_reg_428;
wire   [31:0] ap_phi_reg_pp0_iter2_acc_1_V_1_reg_446;
wire   [31:0] ap_phi_reg_pp0_iter2_acc_0_V_1_reg_464;
wire   [31:0] ap_phi_reg_pp0_iter2_p_Val2_20_37_i_reg_482;
wire   [31:0] ap_phi_reg_pp0_iter2_p_Val2_20_25_i_reg_500;
wire   [31:0] ap_phi_reg_pp0_iter2_p_Val2_20_13_i_reg_518;
wire   [31:0] ap_phi_reg_pp0_iter2_p_Val2_20_01_i_reg_536;
wire   [63:0] zext_ln133_fu_554_p1;
wire   [31:0] in_index_fu_678_p2;
wire   [0:0] icmp_ln148_fu_684_p2;
wire   [21:0] shl_ln_fu_712_p3;
wire  signed [31:0] sext_ln728_fu_719_p1;
wire   [31:0] tmp_fu_723_p6;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_316;
reg    ap_condition_285;
reg    ap_condition_40;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
end

dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3 #(
    .DataWidth( 2 ),
    .AddressRange( 108 ),
    .AddressWidth( 7 ))
outidx3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx3_address0),
    .ce0(outidx3_ce0),
    .q0(outidx3_q0)
);

dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V #(
    .DataWidth( 6 ),
    .AddressRange( 108 ),
    .AddressWidth( 7 ))
w2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_V_address0),
    .ce0(w2_V_ce0),
    .q0(w2_V_q0)
);

myproject_axi_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
myproject_axi_mux_42_32_1_1_U31(
    .din0(acc_0_V_020_reg_354),
    .din1(acc_1_V_019_reg_368),
    .din2(acc_2_V_018_reg_382),
    .din3(acc_3_V_017_reg_396),
    .din4(out_index_reg_987),
    .dout(tmp_fu_723_p6)
);

myproject_axi_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_1_1_U32(
    .din0(w2_V_q0),
    .din1(ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224),
    .dout(mul_ln728_fu_818_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_0_preg <= {{ap_phi_mux_p_Val2_20_01_i_phi_fu_540_p8[21:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_1_preg <= {{ap_phi_mux_p_Val2_20_13_i_phi_fu_522_p8[21:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_2_preg <= {{ap_phi_mux_p_Val2_20_25_i_phi_fu_504_p8[21:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_3_preg <= {{ap_phi_mux_p_Val2_20_37_i_phi_fu_486_p8[21:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_0_V_020_reg_354 <= ap_phi_mux_acc_0_V_1_phi_fu_468_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_0_V_020_reg_354 <= 32'd4294957056;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_1_V_019_reg_368 <= ap_phi_mux_acc_1_V_1_phi_fu_450_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1_V_019_reg_368 <= 32'd8192;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_2_V_018_reg_382 <= ap_phi_mux_acc_2_V_1_phi_fu_432_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2_V_018_reg_382 <= 32'd12288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_3_V_017_reg_396 <= ap_phi_mux_acc_3_V_1_phi_fu_414_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_3_V_017_reg_396 <= 32'd4096;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((1'b1 == ap_condition_285)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_26;
        end else if ((trunc_ln139_fu_560_p1 == 5'd25)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_25;
        end else if ((trunc_ln139_fu_560_p1 == 5'd24)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_24;
        end else if ((trunc_ln139_fu_560_p1 == 5'd23)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_23;
        end else if ((trunc_ln139_fu_560_p1 == 5'd22)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_22;
        end else if ((trunc_ln139_fu_560_p1 == 5'd21)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_21;
        end else if ((trunc_ln139_fu_560_p1 == 5'd20)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_20;
        end else if ((trunc_ln139_fu_560_p1 == 5'd19)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_19;
        end else if ((trunc_ln139_fu_560_p1 == 5'd18)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_18;
        end else if ((trunc_ln139_fu_560_p1 == 5'd17)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_17;
        end else if ((trunc_ln139_fu_560_p1 == 5'd16)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_16;
        end else if ((trunc_ln139_fu_560_p1 == 5'd15)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_15;
        end else if ((trunc_ln139_fu_560_p1 == 5'd14)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_14;
        end else if ((trunc_ln139_fu_560_p1 == 5'd13)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_13;
        end else if ((trunc_ln139_fu_560_p1 == 5'd12)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_12;
        end else if ((trunc_ln139_fu_560_p1 == 5'd11)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_11;
        end else if ((trunc_ln139_fu_560_p1 == 5'd10)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_10;
        end else if ((trunc_ln139_fu_560_p1 == 5'd9)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_9;
        end else if ((trunc_ln139_fu_560_p1 == 5'd8)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_8;
        end else if ((trunc_ln139_fu_560_p1 == 5'd7)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_7;
        end else if ((trunc_ln139_fu_560_p1 == 5'd6)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_6;
        end else if ((trunc_ln139_fu_560_p1 == 5'd5)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_5;
        end else if ((trunc_ln139_fu_560_p1 == 5'd4)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_4;
        end else if ((trunc_ln139_fu_560_p1 == 5'd3)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_3239;
        end else if ((trunc_ln139_fu_560_p1 == 5'd2)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_2238;
        end else if ((trunc_ln139_fu_560_p1 == 5'd1)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_1237;
        end else if ((trunc_ln139_fu_560_p1 == 5'd0)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_224;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_0_i_i29_reg_210 <= select_ln148_reg_978;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i_i29_reg_210 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_20_0_i28_reg_298 <= ap_phi_mux_p_Val2_20_01_i_phi_fu_540_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_20_0_i28_reg_298 <= 32'd4294957056;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_20_1_i26_reg_312 <= ap_phi_mux_p_Val2_20_13_i_phi_fu_522_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_20_1_i26_reg_312 <= 32'd8192;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_20_2_i24_reg_326 <= ap_phi_mux_p_Val2_20_25_i_phi_fu_504_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_20_2_i24_reg_326 <= 32'd12288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_20_3_i22_reg_340 <= ap_phi_mux_p_Val2_20_37_i_phi_fu_486_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_20_3_i22_reg_340 <= 32'd4096;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index30_reg_196 <= w_index_reg_833;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index30_reg_196 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_reg_983 <= icmp_ln129_fu_698_p2;
        icmp_ln129_reg_983_pp0_iter1_reg <= icmp_ln129_reg_983;
        mul_ln728_reg_992 <= mul_ln728_fu_818_p2;
        out_index_reg_987 <= outidx3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln148_reg_978 <= select_ln148_fu_690_p3;
        w_index_reg_833 <= w_index_fu_564_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((out_index_reg_987 == 2'd0)) begin
        ap_phi_mux_acc_0_V_1_phi_fu_468_p8 = acc_0_V_fu_736_p2;
    end else if (((out_index_reg_987 == 2'd1) | (out_index_reg_987 == 2'd2) | (out_index_reg_987 == 2'd3))) begin
        ap_phi_mux_acc_0_V_1_phi_fu_468_p8 = acc_0_V_020_reg_354;
    end else begin
        ap_phi_mux_acc_0_V_1_phi_fu_468_p8 = ap_phi_reg_pp0_iter2_acc_0_V_1_reg_464;
    end
end

always @ (*) begin
    if ((out_index_reg_987 == 2'd1)) begin
        ap_phi_mux_acc_1_V_1_phi_fu_450_p8 = acc_0_V_fu_736_p2;
    end else if (((out_index_reg_987 == 2'd0) | (out_index_reg_987 == 2'd2) | (out_index_reg_987 == 2'd3))) begin
        ap_phi_mux_acc_1_V_1_phi_fu_450_p8 = acc_1_V_019_reg_368;
    end else begin
        ap_phi_mux_acc_1_V_1_phi_fu_450_p8 = ap_phi_reg_pp0_iter2_acc_1_V_1_reg_446;
    end
end

always @ (*) begin
    if ((out_index_reg_987 == 2'd2)) begin
        ap_phi_mux_acc_2_V_1_phi_fu_432_p8 = acc_0_V_fu_736_p2;
    end else if (((out_index_reg_987 == 2'd0) | (out_index_reg_987 == 2'd1) | (out_index_reg_987 == 2'd3))) begin
        ap_phi_mux_acc_2_V_1_phi_fu_432_p8 = acc_2_V_018_reg_382;
    end else begin
        ap_phi_mux_acc_2_V_1_phi_fu_432_p8 = ap_phi_reg_pp0_iter2_acc_2_V_1_reg_428;
    end
end

always @ (*) begin
    if (((out_index_reg_987 == 2'd0) | (out_index_reg_987 == 2'd1) | (out_index_reg_987 == 2'd2))) begin
        ap_phi_mux_acc_3_V_1_phi_fu_414_p8 = acc_3_V_017_reg_396;
    end else if ((out_index_reg_987 == 2'd3)) begin
        ap_phi_mux_acc_3_V_1_phi_fu_414_p8 = acc_0_V_fu_736_p2;
    end else begin
        ap_phi_mux_acc_3_V_1_phi_fu_414_p8 = ap_phi_reg_pp0_iter2_acc_3_V_1_reg_410;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_316)) begin
        if ((icmp_ln129_reg_983 == 1'd1)) begin
            ap_phi_mux_in_index_0_i_i29_phi_fu_214_p6 = 32'd0;
        end else if ((icmp_ln129_reg_983 == 1'd0)) begin
            ap_phi_mux_in_index_0_i_i29_phi_fu_214_p6 = select_ln148_reg_978;
        end else begin
            ap_phi_mux_in_index_0_i_i29_phi_fu_214_p6 = in_index_0_i_i29_reg_210;
        end
    end else begin
        ap_phi_mux_in_index_0_i_i29_phi_fu_214_p6 = in_index_0_i_i29_reg_210;
    end
end

always @ (*) begin
    if ((out_index_reg_987 == 2'd0)) begin
        ap_phi_mux_p_Val2_20_01_i_phi_fu_540_p8 = acc_0_V_fu_736_p2;
    end else if (((out_index_reg_987 == 2'd1) | (out_index_reg_987 == 2'd2) | (out_index_reg_987 == 2'd3))) begin
        ap_phi_mux_p_Val2_20_01_i_phi_fu_540_p8 = p_Val2_20_0_i28_reg_298;
    end else begin
        ap_phi_mux_p_Val2_20_01_i_phi_fu_540_p8 = ap_phi_reg_pp0_iter2_p_Val2_20_01_i_reg_536;
    end
end

always @ (*) begin
    if ((out_index_reg_987 == 2'd1)) begin
        ap_phi_mux_p_Val2_20_13_i_phi_fu_522_p8 = acc_0_V_fu_736_p2;
    end else if (((out_index_reg_987 == 2'd0) | (out_index_reg_987 == 2'd2) | (out_index_reg_987 == 2'd3))) begin
        ap_phi_mux_p_Val2_20_13_i_phi_fu_522_p8 = p_Val2_20_1_i26_reg_312;
    end else begin
        ap_phi_mux_p_Val2_20_13_i_phi_fu_522_p8 = ap_phi_reg_pp0_iter2_p_Val2_20_13_i_reg_518;
    end
end

always @ (*) begin
    if ((out_index_reg_987 == 2'd2)) begin
        ap_phi_mux_p_Val2_20_25_i_phi_fu_504_p8 = acc_0_V_fu_736_p2;
    end else if (((out_index_reg_987 == 2'd0) | (out_index_reg_987 == 2'd1) | (out_index_reg_987 == 2'd3))) begin
        ap_phi_mux_p_Val2_20_25_i_phi_fu_504_p8 = p_Val2_20_2_i24_reg_326;
    end else begin
        ap_phi_mux_p_Val2_20_25_i_phi_fu_504_p8 = ap_phi_reg_pp0_iter2_p_Val2_20_25_i_reg_500;
    end
end

always @ (*) begin
    if (((out_index_reg_987 == 2'd0) | (out_index_reg_987 == 2'd1) | (out_index_reg_987 == 2'd2))) begin
        ap_phi_mux_p_Val2_20_37_i_phi_fu_486_p8 = p_Val2_20_3_i22_reg_340;
    end else if ((out_index_reg_987 == 2'd3)) begin
        ap_phi_mux_p_Val2_20_37_i_phi_fu_486_p8 = acc_0_V_fu_736_p2;
    end else begin
        ap_phi_mux_p_Val2_20_37_i_phi_fu_486_p8 = ap_phi_reg_pp0_iter2_p_Val2_20_37_i_reg_482;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_316)) begin
        if ((icmp_ln129_reg_983 == 1'd1)) begin
            ap_phi_mux_w_index30_phi_fu_200_p6 = 7'd0;
        end else if ((icmp_ln129_reg_983 == 1'd0)) begin
            ap_phi_mux_w_index30_phi_fu_200_p6 = w_index_reg_833;
        end else begin
            ap_phi_mux_w_index30_phi_fu_200_p6 = w_index30_reg_196;
        end
    end else begin
        ap_phi_mux_w_index30_phi_fu_200_p6 = w_index30_reg_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_fu_698_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_0 = {{ap_phi_mux_p_Val2_20_01_i_phi_fu_540_p8[21:6]}};
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_1 = {{ap_phi_mux_p_Val2_20_13_i_phi_fu_522_p8[21:6]}};
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_2 = {{ap_phi_mux_p_Val2_20_25_i_phi_fu_504_p8[21:6]}};
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_983_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_3 = {{ap_phi_mux_p_Val2_20_37_i_phi_fu_486_p8[21:6]}};
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx3_ce0 = 1'b1;
    end else begin
        outidx3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_V_ce0 = 1'b1;
    end else begin
        w2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_736_p2 = ($signed(sext_ln728_fu_719_p1) + $signed(tmp_fu_723_p6));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_285 = ((trunc_ln139_fu_560_p1 == 5'd26) | ((trunc_ln139_fu_560_p1 == 5'd27) | ((trunc_ln139_fu_560_p1 == 5'd28) | ((trunc_ln139_fu_560_p1 == 5'd29) | ((trunc_ln139_fu_560_p1 == 5'd30) | (trunc_ln139_fu_560_p1 == 5'd31))))));
end

always @ (*) begin
    ap_condition_316 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_40 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_224 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_0_V_1_reg_464 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_1_V_1_reg_446 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_2_V_1_reg_428 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_3_V_1_reg_410 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_20_01_i_reg_536 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_20_13_i_reg_518 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_20_25_i_reg_500 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_20_37_i_reg_482 = 'bx;

assign icmp_ln129_fu_698_p2 = ((ap_phi_mux_w_index30_phi_fu_200_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_684_p2 = (($signed(in_index_fu_678_p2) > $signed(32'd26)) ? 1'b1 : 1'b0);

assign in_index_fu_678_p2 = (ap_phi_mux_in_index_0_i_i29_phi_fu_214_p6 + 32'd1);

assign outidx3_address0 = zext_ln133_fu_554_p1;

assign select_ln148_fu_690_p3 = ((icmp_ln148_fu_684_p2[0:0] === 1'b1) ? 32'd0 : in_index_fu_678_p2);

assign sext_ln728_fu_719_p1 = $signed(shl_ln_fu_712_p3);

assign shl_ln_fu_712_p3 = {{mul_ln728_reg_992}, {1'd0}};

assign trunc_ln139_fu_560_p1 = ap_phi_mux_in_index_0_i_i29_phi_fu_214_p6[4:0];

assign w2_V_address0 = zext_ln133_fu_554_p1;

assign w_index_fu_564_p2 = (7'd1 + ap_phi_mux_w_index30_phi_fu_200_p6);

assign zext_ln133_fu_554_p1 = ap_phi_mux_w_index30_phi_fu_200_p6;

endmodule //dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s
