$date
	Fri Jul 11 14:08:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_simple_fifo $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var parameter 32 $ ADDR_WIDTH $end
$var parameter 32 % DATA_WIDTH $end
$var reg 1 & clk $end
$var reg 8 ' din [7:0] $end
$var reg 1 ( rd_en $end
$var reg 1 ) rst $end
$var reg 1 * wr_en $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 8 + din [7:0] $end
$var wire 1 ( rd_en $end
$var wire 1 ) rst $end
$var wire 1 * wr_en $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var parameter 32 , ADDR_WIDTH $end
$var parameter 32 - DATA_WIDTH $end
$var parameter 36 . DEPTH $end
$var reg 8 / dout [7:0] $end
$var reg 5 0 fifo_count [4:0] $end
$var reg 4 1 rd_ptr [3:0] $end
$var reg 4 2 wr_ptr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 .
b1000 -
b100 ,
b1000 %
b100 $
$end
#0
$dumpvars
bx 2
bx 1
bx 0
bx /
b0 +
0*
1)
0(
b0 '
0&
bx #
x"
x!
$end
#5000
b0 2
b0 #
b0 /
b0 1
1"
0!
b0 0
1&
#10000
0&
0)
#15000
0"
b1 0
b1 2
b10001 '
b10001 +
1*
1&
#20000
0&
#25000
b10 2
b10 0
b100010 '
b100010 +
1&
#30000
0&
#35000
b11 0
b11 2
b110011 '
b110011 +
1&
#40000
0&
#45000
b100 2
b100 0
b1000100 '
b1000100 +
1&
#50000
0&
#55000
b101 0
b101 2
b1010101 '
b1010101 +
1&
#60000
0&
#65000
b110 2
b110 0
b1100110 '
b1100110 +
1&
#70000
0&
#75000
b111 0
b111 2
b1110111 '
b1110111 +
1&
#80000
0&
#85000
b1000 2
b1000 0
b10001000 '
b10001000 +
1&
#90000
0&
#95000
0*
1&
#100000
0&
#105000
1&
#110000
0&
#115000
b111 0
b1 1
b10001 #
b10001 /
1(
1&
#120000
0&
#125000
b10 1
b110 0
1&
#130000
0&
#135000
b101 0
b11 1
b110011 #
b110011 /
1&
#140000
0&
#145000
b100 1
b100 0
1&
#150000
0&
#155000
b11 0
b101 1
b1010101 #
b1010101 /
1&
#160000
0&
#165000
b110 1
b10 0
1&
#170000
0&
#175000
b1 0
b111 1
b1110111 #
b1110111 /
1&
#180000
0&
#185000
b1000 1
1"
b0 0
1&
#190000
0&
#195000
0(
1&
#200000
0&
#205000
1&
#210000
0&
#215000
1&
