module row(
	input clk,
	input row,
	output rout
);



reg [1:0] count;

initial 
rows <= 4'b1111;


always @ (posedge clk) 
	begin
		case (count)
			2'b00: 
				begin
					rows <= 4'b1110; // set row 1 to '0'
				end
			2'b01: 
				begin
					rows <= 4'b1101; // set row 2 to '0'
				end
			2'b10: 
				begin
					rows <= 4'b1011; // set row 3 to '0'
				end
			2'b11: 
				begin
					rows <= 4'b0111; // set row 4 to '0'
				end
			default: 
				begin
					rows <= 4'b1111; // all rows set to '1'
				end
    endcase
		count <= count + 1;
  end

endmodule 
