cpg_mode_rates	,	V_8
of_clk_add_provider	,	F_20
spin_lock_init	,	F_14
data	,	V_21
r8a7778_cpg_clocks_init	,	F_6
clk_num	,	V_22
"plla"	,	L_1
mode	,	V_17
u32	,	T_2
reg	,	V_23
cpg_mode_divs	,	V_13
lock	,	V_20
cpg	,	V_5
of_property_count_strings	,	F_10
ARRAY_SIZE	,	F_4
cpg_mstp_add_clk_domain	,	F_21
clk	,	V_1
PTR_ERR	,	F_19
of_clk_get_parent_name	,	F_3
of_property_read_string_index	,	F_17
__func__	,	V_18
name	,	V_6
pr_err	,	F_11
plla_mult	,	V_9
GFP_KERNEL	,	V_19
"clock-output-names"	,	L_3
clks	,	V_15
np	,	V_3
BUG_ON	,	F_8
num_clks	,	V_16
device_node	,	V_2
kzalloc	,	F_12
"%s: failed to register %s %s clock (%ld)\n"	,	L_5
r8a7778_rates	,	V_7
clk_register_fixed_factor	,	F_2
"%s: failed to count clocks\n"	,	L_4
pllb_mult	,	V_10
i	,	V_11
kcalloc	,	F_13
WARN_ON	,	F_16
rcar_rst_read_mode_pins	,	F_7
BIT	,	F_9
"pllb"	,	L_2
EINVAL	,	V_14
__init	,	T_1
of_iomap	,	F_15
r8a7778_cpg_register_clock	,	F_1
of_clk_src_onecell_get	,	V_24
r8a7778_cpg	,	V_4
r8a7778_divs	,	V_12
ERR_PTR	,	F_5
IS_ERR	,	F_18
