{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411826619092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411826619096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 15:03:38 2014 " "Processing started: Sat Sep 27 15:03:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411826619096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411826619096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pce_top -c pce_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pce_top -c pce_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411826619097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1411826623419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Found design unit 1: sdram_controller-rtl" {  } { { "../src/sdram_controller.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/sdram_controller.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624839 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../src/sdram_controller.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/sdram_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chameleon_sdram-rtl " "Found design unit 1: chameleon_sdram-rtl" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624854 ""} { "Info" "ISGN_ENTITY_NAME" "1 chameleon_sdram " "Found entity 1: chameleon_sdram" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/g00_audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/g00_audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g00_audio_interface-a " "Found design unit 1: g00_audio_interface-a" {  } { { "../src/g00_audio_interface.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/g00_audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624862 ""} { "Info" "ISGN_ENTITY_NAME" "1 g00_audio_interface " "Found entity 1: g00_audio_interface" {  } { { "../src/g00_audio_interface.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/g00_audio_interface.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/psg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/psg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psg-rtl " "Found design unit 1: psg-rtl" {  } { { "../src/psg.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/psg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624874 ""} { "Info" "ISGN_ENTITY_NAME" "1 psg " "Found entity 1: psg" {  } { { "../src/psg.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/psg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/satram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/satram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 satram-SYN " "Found design unit 1: satram-SYN" {  } { { "../src/satram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/satram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624879 ""} { "Info" "ISGN_ENTITY_NAME" "1 satram " "Found entity 1: satram" {  } { { "../src/satram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/satram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6270-rtl " "Found design unit 1: huc6270-rtl" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624889 ""} { "Info" "ISGN_ENTITY_NAME" "1 huc6270 " "Found entity 1: huc6270" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/cpu65xx_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/cpu65xx_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Found entity 1: cpu65xx" {  } { { "../src/cpu65xx_e.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/cpu65xx_e.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/cpu65xx_fast.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/cpu65xx_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Found design unit 1: cpu65xx-fast" {  } { { "../src/cpu65xx_fast.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/cpu65xx_fast.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-rtl " "Found design unit 1: hex-rtl" {  } { { "../src/hex.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/hex.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624923 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "../src/hex.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/hex.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6260-rtl " "Found design unit 1: huc6260-rtl" {  } { { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624927 ""} { "Info" "ISGN_ENTITY_NAME" "1 huc6260 " "Found entity 1: huc6260" {  } { { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6280-rtl " "Found design unit 1: huc6280-rtl" {  } { { "../src/huc6280.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624931 ""} { "Info" "ISGN_ENTITY_NAME" "1 huc6280 " "Found entity 1: huc6280" {  } { { "../src/huc6280.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pce_top-rtl " "Found design unit 1: pce_top-rtl" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624936 ""} { "Info" "ISGN_ENTITY_NAME" "1 pce_top " "Found entity 1: pce_top" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../src/pll.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624941 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../src/pll.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../src/ram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624952 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/colram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/colram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colram-SYN " "Found design unit 1: colram-SYN" {  } { { "../src/colram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/colram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624968 ""} { "Info" "ISGN_ENTITY_NAME" "1 colram " "Found entity 1: colram" {  } { { "../src/colram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/colram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanline-SYN " "Found design unit 1: scanline-SYN" {  } { { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624971 ""} { "Info" "ISGN_ENTITY_NAME" "1 scanline " "Found entity 1: scanline" {  } { { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/linebuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/linebuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linebuf-SYN " "Found design unit 1: linebuf-SYN" {  } { { "../src/linebuf.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/linebuf.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624975 ""} { "Info" "ISGN_ENTITY_NAME" "1 linebuf " "Found entity 1: linebuf" {  } { { "../src/linebuf.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/linebuf.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amr/FPGA/Projects/FPGAPCE/src/voltab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/amr/FPGA/Projects/FPGAPCE/src/voltab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voltab-SYN " "Found design unit 1: voltab-SYN" {  } { { "../src/voltab.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/voltab.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624986 ""} { "Info" "ISGN_ENTITY_NAME" "1 voltab " "Found entity 1: voltab" {  } { { "../src/voltab.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/voltab.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826624986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826624986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pce_top " "Elaborating entity \"pce_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411826625726 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR pce_top.vhd(35) " "VHDL Signal Declaration warning at pce_top.vhd(35): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411826625781 "|pce_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N pce_top.vhd(36) " "VHDL Signal Declaration warning at pce_top.vhd(36): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411826625784 "|pce_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N pce_top.vhd(38) " "VHDL Signal Declaration warning at pce_top.vhd(38): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411826625784 "|pce_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N pce_top.vhd(39) " "VHDL Signal Declaration warning at pce_top.vhd(39): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411826625784 "|pce_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N pce_top.vhd(40) " "VHDL Signal Declaration warning at pce_top.vhd(40): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411826625784 "|pce_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N pce_top.vhd(41) " "VHDL Signal Declaration warning at pce_top.vhd(41): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411826625786 "|pce_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPU_HSM pce_top.vhd(116) " "Verilog HDL or VHDL warning at pce_top.vhd(116): object \"CPU_HSM\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826625786 "|pce_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R pce_top.vhd(152) " "Verilog HDL or VHDL warning at pce_top.vhd(152): object \"R\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826625786 "|pce_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G pce_top.vhd(153) " "Verilog HDL or VHDL warning at pce_top.vhd(153): object \"G\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826625786 "|pce_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B pce_top.vhd(154) " "Verilog HDL or VHDL warning at pce_top.vhd(154): object \"B\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826625787 "|pce_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDR_INIT_DONE pce_top.vhd(193) " "Verilog HDL or VHDL warning at pce_top.vhd(193): object \"SDR_INIT_DONE\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826625787 "|pce_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:hexd3 " "Elaborating entity \"hex\" for hierarchy \"hex:hexd3\"" {  } { { "../src/pce_top.vhd" "hexd3" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826625797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "../src/pce_top.vhd" "pll" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826625815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll.vhd" "altpll_component" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pll.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pll.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826626177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 7 " "Parameter \"clk0_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2000 " "Parameter \"clk2_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626178 ""}  } { { "../src/pll.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pll.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411826626178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "huc6280 huc6280:CPU " "Elaborating entity \"huc6280\" for hierarchy \"huc6280:CPU\"" {  } { { "../src/pce_top.vhd" "CPU" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_OPCODE huc6280.vhd(68) " "Verilog HDL or VHDL warning at huc6280.vhd(68): object \"D_OPCODE\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826626200 "|pce_top|huc6280:CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_PC huc6280.vhd(69) " "Verilog HDL or VHDL warning at huc6280.vhd(69): object \"D_PC\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826626200 "|pce_top|huc6280:CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_A huc6280.vhd(70) " "Verilog HDL or VHDL warning at huc6280.vhd(70): object \"D_A\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826626200 "|pce_top|huc6280:CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_X huc6280.vhd(71) " "Verilog HDL or VHDL warning at huc6280.vhd(71): object \"D_X\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826626200 "|pce_top|huc6280:CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_Y huc6280.vhd(72) " "Verilog HDL or VHDL warning at huc6280.vhd(72): object \"D_Y\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826626201 "|pce_top|huc6280:CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_S huc6280.vhd(73) " "Verilog HDL or VHDL warning at huc6280.vhd(73): object \"D_S\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826626201 "|pce_top|huc6280:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cpu65xx huc6280:CPU\|cpu65xx:CPU A:fast " "Elaborating entity \"cpu65xx\" using architecture \"A:fast\" for hierarchy \"huc6280:CPU\|cpu65xx:CPU\"" {  } { { "../src/huc6280.vhd" "CPU" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nvtbdizc cpu65xx_fast.vhd(793) " "Verilog HDL or VHDL warning at cpu65xx_fast.vhd(793): object \"nvtbdizc\" assigned a value but never read" {  } { { "../src/cpu65xx_fast.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/cpu65xx_fast.vhd" 793 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826626250 "|pce_top|huc6280:CPU|cpu65xx:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psg huc6280:CPU\|psg:PSG " "Elaborating entity \"psg\" for hierarchy \"huc6280:CPU\|psg:PSG\"" {  } { { "../src/huc6280.vhd" "PSG" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voltab huc6280:CPU\|psg:PSG\|voltab:VT " "Elaborating entity \"voltab\" for hierarchy \"huc6280:CPU\|psg:PSG\|voltab:VT\"" {  } { { "../src/psg.vhd" "VT" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/psg.vhd" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\"" {  } { { "../src/voltab.vhd" "altsyncram_component" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/voltab.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\"" {  } { { "../src/voltab.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/voltab.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component " "Instantiated megafunction \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data/voltab.mif " "Parameter \"init_file\" = \"../data/voltab.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626505 ""}  } { { "../src/voltab.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/voltab.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411826626505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1r71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1r71 " "Found entity 1: altsyncram_1r71" {  } { { "db/altsyncram_1r71.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_1r71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826626685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826626685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1r71 huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\|altsyncram_1r71:auto_generated " "Elaborating entity \"altsyncram_1r71\" for hierarchy \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\|altsyncram_1r71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g00_audio_interface huc6280:CPU\|g00_audio_interface:DAC " "Elaborating entity \"g00_audio_interface\" for hierarchy \"huc6280:CPU\|g00_audio_interface:DAC\"" {  } { { "../src/huc6280.vhd" "DAC" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6280.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "../src/pce_top.vhd" "RAM" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "../src/ram.vhd" "altsyncram_component" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/ram.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "../src/ram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/ram.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626755 ""}  } { { "../src/ram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/ram.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411826626755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7a1 " "Found entity 1: altsyncram_u7a1" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_u7a1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826626957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826626957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u7a1 ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated " "Elaborating entity \"altsyncram_u7a1\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826626960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826627117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826627117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_u7a1.tdf" "decode3" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_u7a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_u7a1.tdf" "deep_decode" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_u7a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826627284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826627284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_u7a1.tdf" "mux2" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_u7a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "huc6260 huc6260:VCE " "Elaborating entity \"huc6260\" for hierarchy \"huc6260:VCE\"" {  } { { "../src/pce_top.vhd" "VCE" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BW huc6260.vhd(53) " "Verilog HDL or VHDL warning at huc6260.vhd(53): object \"BW\" assigned a value but never read" {  } { { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826627306 "|pce_top|huc6260:VCE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BL_N huc6260.vhd(66) " "Verilog HDL or VHDL warning at huc6260.vhd(66): object \"BL_N\" assigned a value but never read" {  } { { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826627307 "|pce_top|huc6260:VCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colram huc6260:VCE\|colram:ram " "Elaborating entity \"colram\" for hierarchy \"huc6260:VCE\|colram:ram\"" {  } { { "../src/huc6260.vhd" "ram" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\"" {  } { { "../src/colram.vhd" "altsyncram_component" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/colram.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\"" {  } { { "../src/colram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/colram.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data/vce.mif " "Parameter \"init_file\" = \"../data/vce.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627334 ""}  } { { "../src/colram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/colram.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411826627334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9q72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9q72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9q72 " "Found entity 1: altsyncram_9q72" {  } { { "db/altsyncram_9q72.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_9q72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826627526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826627526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9q72 huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\|altsyncram_9q72:auto_generated " "Elaborating entity \"altsyncram_9q72\" for hierarchy \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\|altsyncram_9q72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanline huc6260:VCE\|scanline:sl0 " "Elaborating entity \"scanline\" for hierarchy \"huc6260:VCE\|scanline:sl0\"" {  } { { "../src/huc6260.vhd" "sl0" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\"" {  } { { "../src/scanline.vhd" "altsyncram_component" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\"" {  } { { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826627605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component " "Instantiated megafunction \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627606 ""}  } { { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411826627606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0go1 " "Found entity 1: altsyncram_0go1" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826627789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826627789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0go1 huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated " "Elaborating entity \"altsyncram_0go1\" for hierarchy \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "huc6270 huc6270:VDC " "Elaborating entity \"huc6270\" for hierarchy \"huc6270:VDC\"" {  } { { "../src/pce_top.vhd" "VDC" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826627826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VRR huc6270.vhd(76) " "Verilog HDL or VHDL warning at huc6270.vhd(76): object \"VRR\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628040 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VWR huc6270.vhd(77) " "Verilog HDL or VHDL warning at huc6270.vhd(77): object \"VWR\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628040 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HDS huc6270.vhd(103) " "Verilog HDL or VHDL warning at huc6270.vhd(103): object \"HDS\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628040 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HSW huc6270.vhd(104) " "Verilog HDL or VHDL warning at huc6270.vhd(104): object \"HSW\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628040 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HDE huc6270.vhd(105) " "Verilog HDL or VHDL warning at huc6270.vhd(105): object \"HDE\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628041 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VDS huc6270.vhd(108) " "Verilog HDL or VHDL warning at huc6270.vhd(108): object \"VDS\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628041 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSW huc6270.vhd(109) " "Verilog HDL or VHDL warning at huc6270.vhd(109): object \"VSW\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628041 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VDW huc6270.vhd(110) " "Verilog HDL or VHDL warning at huc6270.vhd(110): object \"VDW\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628041 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCR huc6270.vhd(111) " "Verilog HDL or VHDL warning at huc6270.vhd(111): object \"VCR\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628041 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBG_VBL huc6270.vhd(147) " "Verilog HDL or VHDL warning at huc6270.vhd(147): object \"DBG_VBL\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628041 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SP_CG huc6270.vhd(229) " "Verilog HDL or VHDL warning at huc6270.vhd(229): object \"SP_CG\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628051 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[0\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[0\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628051 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[1\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[1\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628051 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[2\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[2\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628052 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[3\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[3\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628052 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[4\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[4\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628052 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[5\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[5\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628052 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[6\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[6\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628052 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[7\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[7\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628052 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[8\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[8\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628053 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[9\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[9\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628053 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[10\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[10\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628053 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[11\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[11\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628053 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[12\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[12\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628053 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[13\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[13\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628053 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[14\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[14\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628054 "|pce_top|huc6270:VDC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[15\].CG huc6270.vhd(252) " "Using initial value X (don't care) for net \"SP_PREBUF\[15\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411826628055 "|pce_top|huc6270:VDC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuf huc6270:VDC\|linebuf:bg_buf " "Elaborating entity \"linebuf\" for hierarchy \"huc6270:VDC\|linebuf:bg_buf\"" {  } { { "../src/huc6270.vhd" "bg_buf" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\"" {  } { { "../src/linebuf.vhd" "altsyncram_component" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/linebuf.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\"" {  } { { "../src/linebuf.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/linebuf.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826628117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component " "Instantiated megafunction \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628118 ""}  } { { "../src/linebuf.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/linebuf.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411826628118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5l52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5l52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5l52 " "Found entity 1: altsyncram_5l52" {  } { { "db/altsyncram_5l52.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_5l52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826628311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826628311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5l52 huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\|altsyncram_5l52:auto_generated " "Elaborating entity \"altsyncram_5l52\" for hierarchy \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\|altsyncram_5l52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "satram huc6270:VDC\|satram:sat " "Elaborating entity \"satram\" for hierarchy \"huc6270:VDC\|satram:sat\"" {  } { { "../src/huc6270.vhd" "sat" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\"" {  } { { "../src/satram.vhd" "altsyncram_component" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/satram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\"" {  } { { "../src/satram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/satram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826628358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component " "Instantiated megafunction \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data/sat.mif " "Parameter \"init_file\" = \"../data/sat.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628360 ""}  } { { "../src/satram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/satram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411826628360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0oq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0oq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0oq1 " "Found entity 1: altsyncram_0oq1" {  } { { "db/altsyncram_0oq1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0oq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826628581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826628581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0oq1 huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated " "Elaborating entity \"altsyncram_0oq1\" for hierarchy \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:SDRC " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:SDRC\"" {  } { { "../src/pce_top.vhd" "SDRC" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chameleon_sdram sdram_controller:SDRC\|chameleon_sdram:sdr " "Elaborating entity \"chameleon_sdram\" for hierarchy \"sdram_controller:SDRC\|chameleon_sdram:sdr\"" {  } { { "../src/sdram_controller.vhd" "sdr" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/sdram_controller.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826628619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bankActive chameleon_old_sdram.vhd(286) " "Verilog HDL or VHDL warning at chameleon_old_sdram.vhd(286): object \"bankActive\" assigned a value but never read" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628662 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bankRow chameleon_old_sdram.vhd(287) " "Verilog HDL or VHDL warning at chameleon_old_sdram.vhd(287): object \"bankRow\" assigned a value but never read" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411826628664 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_req chameleon_old_sdram.vhd(344) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(344): signal \"vdcsp_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628664 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_ackReg chameleon_old_sdram.vhd(344) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(344): signal \"vdcsp_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628664 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(344) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(344): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628665 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_a chameleon_old_sdram.vhd(347) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(347): signal \"vdcsp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628665 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_a chameleon_old_sdram.vhd(348) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(348): signal \"vdcsp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628665 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_a chameleon_old_sdram.vhd(349) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(349): signal \"vdcsp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628665 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_req chameleon_old_sdram.vhd(351) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(351): signal \"vdcbg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628665 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_ackReg chameleon_old_sdram.vhd(351) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(351): signal \"vdcbg_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628665 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(351) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(351): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628667 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_a chameleon_old_sdram.vhd(354) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(354): signal \"vdcbg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628667 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_a chameleon_old_sdram.vhd(355) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(355): signal \"vdcbg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628667 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_a chameleon_old_sdram.vhd(356) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(356): signal \"vdcbg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628667 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_req chameleon_old_sdram.vhd(358) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(358): signal \"vdcdmas_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628667 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_ackReg chameleon_old_sdram.vhd(358) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(358): signal \"vdcdmas_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628668 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(358) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(358): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628673 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_a chameleon_old_sdram.vhd(361) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(361): signal \"vdcdmas_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628673 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_a chameleon_old_sdram.vhd(362) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(362): signal \"vdcdmas_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628675 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_a chameleon_old_sdram.vhd(363) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(363): signal \"vdcdmas_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628675 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_req chameleon_old_sdram.vhd(365) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(365): signal \"vdcdma_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628675 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_ackReg chameleon_old_sdram.vhd(365) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(365): signal \"vdcdma_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628675 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(365) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(365): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628675 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_we chameleon_old_sdram.vhd(367) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(367): signal \"vdcdma_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628675 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_a chameleon_old_sdram.vhd(371) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(371): signal \"vdcdma_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628676 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_a chameleon_old_sdram.vhd(372) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(372): signal \"vdcdma_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628676 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_a chameleon_old_sdram.vhd(373) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(373): signal \"vdcdma_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628676 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_req chameleon_old_sdram.vhd(375) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(375): signal \"vdccpu_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628676 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_ackReg chameleon_old_sdram.vhd(375) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(375): signal \"vdccpu_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628677 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(375) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(375): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628677 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_we chameleon_old_sdram.vhd(377) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(377): signal \"vdccpu_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628677 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_a chameleon_old_sdram.vhd(381) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(381): signal \"vdccpu_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628677 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_a chameleon_old_sdram.vhd(382) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(382): signal \"vdccpu_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628677 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_a chameleon_old_sdram.vhd(383) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(383): signal \"vdccpu_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628678 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_req chameleon_old_sdram.vhd(385) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(385): signal \"romwr_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628678 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_ackReg chameleon_old_sdram.vhd(385) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(385): signal \"romwr_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628678 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(385) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(385): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628680 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(387) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(387): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628681 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(388) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(388): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628681 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(390) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(390): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628685 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(391) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(391): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628685 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(392) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(392): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628686 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_req chameleon_old_sdram.vhd(394) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(394): signal \"romrd_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628686 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_ackReg chameleon_old_sdram.vhd(394) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(394): signal \"romrd_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628686 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(394) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(394): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628686 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_a chameleon_old_sdram.vhd(397) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(397): signal \"romrd_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628686 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_a chameleon_old_sdram.vhd(398) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(398): signal \"romrd_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628687 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_a chameleon_old_sdram.vhd(399) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(399): signal \"romrd_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628687 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_request chameleon_old_sdram.vhd(401) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(401): signal \"cpu6510_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628687 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_ackLoc chameleon_old_sdram.vhd(401) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(401): signal \"cpu6510_ackLoc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628687 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(401) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(401): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628687 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_we chameleon_old_sdram.vhd(403) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(403): signal \"cpu6510_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628687 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(405) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(405): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628688 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(406) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(406): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628688 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(409) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(409): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628688 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(410) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(410): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628688 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(411) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(411): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628688 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_req chameleon_old_sdram.vhd(413) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(413): signal \"cache_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628688 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_ack_reg chameleon_old_sdram.vhd(413) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(413): signal \"cache_ack_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628689 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(413) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(413): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628689 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(415) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(415): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628689 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(416) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(416): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628692 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(417) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(417): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628692 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_burst chameleon_old_sdram.vhd(418) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(418): signal \"cache_burst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628693 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_we chameleon_old_sdram.vhd(423) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(423): signal \"cache_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628693 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_burst chameleon_old_sdram.vhd(425) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(425): signal \"cache_burst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628693 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(426) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(426): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628693 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(427) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(427): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628694 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reserve chameleon_old_sdram.vhd(430) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(430): signal \"reserve\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628694 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reu_pending chameleon_old_sdram.vhd(431) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(431): signal \"reu_pending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628694 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuWe chameleon_old_sdram.vhd(433) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(433): signal \"reuWe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628694 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(435) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(435): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628694 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(436) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(436): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628695 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(439) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(439): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628695 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(440) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(440): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628695 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(441) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(441): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628695 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_req chameleon_old_sdram.vhd(442) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(442): signal \"cpu1541_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628695 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_ack_reg chameleon_old_sdram.vhd(442) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(442): signal \"cpu1541_ack_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628696 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(442) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(442): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628698 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_we chameleon_old_sdram.vhd(444) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(444): signal \"cpu1541_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628698 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(446) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(446): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628698 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(447) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(447): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628699 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(450) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(450): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628699 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(451) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(451): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628699 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(452) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(452): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628699 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_pending chameleon_old_sdram.vhd(453) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(453): signal \"vicvid_pending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628699 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_addr chameleon_old_sdram.vhd(456) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(456): signal \"vicvid_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628699 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_addr chameleon_old_sdram.vhd(457) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(457): signal \"vicvid_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628700 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_addr chameleon_old_sdram.vhd(458) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(458): signal \"vicvid_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628700 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_req chameleon_old_sdram.vhd(459) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(459): signal \"vid0_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628702 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_ackReg chameleon_old_sdram.vhd(459) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(459): signal \"vid0_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628702 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(459) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(459): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628703 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_addr chameleon_old_sdram.vhd(462) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(462): signal \"vid0_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628703 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_addr chameleon_old_sdram.vhd(463) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(463): signal \"vid0_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628703 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_addr chameleon_old_sdram.vhd(464) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(464): signal \"vid0_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628703 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_pending chameleon_old_sdram.vhd(465) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(465): signal \"vid1_pending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628703 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_addr chameleon_old_sdram.vhd(468) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(468): signal \"vid1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628704 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_addr chameleon_old_sdram.vhd(469) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(469): signal \"vid1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628704 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_addr chameleon_old_sdram.vhd(470) " "VHDL Process Statement warning at chameleon_old_sdram.vhd(470): signal \"vid1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/chameleon_old_sdram.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1411826628704 "|pce_top|sdram_controller:SDRC|chameleon_sdram:sdr"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated\|q_b\[14\] " "Synthesized away node \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_0oq1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0oq1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/satram.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/satram.vhd" 97 0 0 } } { "../src/huc6270.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6270.vhd" 447 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 371 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826631585 "|pce_top|huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated|ram_block1a14"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1411826631585 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1411826631585 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[0\] " "Converted tri-state buffer \"CPU_DI\[0\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1411826633522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[1\] " "Converted tri-state buffer \"CPU_DI\[1\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1411826633522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[2\] " "Converted tri-state buffer \"CPU_DI\[2\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1411826633522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[3\] " "Converted tri-state buffer \"CPU_DI\[3\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1411826633522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[4\] " "Converted tri-state buffer \"CPU_DI\[4\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1411826633522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[5\] " "Converted tri-state buffer \"CPU_DI\[5\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1411826633522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[6\] " "Converted tri-state buffer \"CPU_DI\[6\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1411826633522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[7\] " "Converted tri-state buffer \"CPU_DI\[7\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1411826633522 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1411826633522 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1411826654950 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "2 " "Converted the following 2 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM 512 " "Converted the following logical RAM block \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5 " "RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3 " "RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4 " "RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8 " "RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6 " "RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7 " "RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2 " "RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0 " "RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1 " "RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM 512 " "Converted the following logical RAM block \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5 " "RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3 " "RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4 " "RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8 " "RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6 " "RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7 " "RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2 " "RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0 " "RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1 " "RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "/home/amr/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/scanline.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695639 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1411826695639 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1411826695639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826695741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411826695742 ""}  } { { "db/altsyncram_0go1.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411826695742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ce73.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ce73.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ce73 " "Found entity 1: altsyncram_ce73" {  } { { "db/altsyncram_ce73.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/altsyncram_ce73.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826695878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826695878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826696004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826696004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/syn/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411826696114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411826696114 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1411826701648 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1411826701648 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411826701651 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1411826701651 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826725943 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1411826725943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411826725945 "|pce_top|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1411826725945 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1411826753539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1411826756692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826756692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826759600 "|pce_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826759600 "|pce_top|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826759600 "|pce_top|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826759600 "|pce_top|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "../src/pce_top.vhd" "" { Text "/home/amr/FPGA/Projects/FPGAPCE/src/pce_top.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411826759600 "|pce_top|CLOCK_27[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1411826759600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12229 " "Implemented 12229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1411826759602 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1411826759602 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "76 " "Implemented 76 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1411826759602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11853 " "Implemented 11853 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1411826759602 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1411826759602 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1411826759602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1411826759602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 223 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 223 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411826759759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 15:05:59 2014 " "Processing ended: Sat Sep 27 15:05:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411826759759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:21 " "Elapsed time: 00:02:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411826759759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411826759759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411826759759 ""}
